
RTOS-BLUETOOTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a8e4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040a8e4  0040a8e4  0001a8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b10  20400000  0040a8ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004b8  20400b10  0040b3fc  00020b10  2**2
                  ALLOC
  4 .stack        00002000  20400fc8  0040b8b4  00020b10  2**0
                  ALLOC
  5 .heap         00000200  20402fc8  0040d8b4  00020b10  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020b10  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020b3e  2**0
                  CONTENTS, READONLY
  8 .debug_info   00023b23  00000000  00000000  00020b97  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004797  00000000  00000000  000446ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009d09  00000000  00000000  00048e51  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000fb8  00000000  00000000  00052b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001178  00000000  00000000  00053b12  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00023169  00000000  00000000  00054c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012ecb  00000000  00000000  00077df3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00094d52  00000000  00000000  0008acbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003a34  00000000  00000000  0011fa10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 2f 40 20 c5 0d 40 00 c3 0d 40 00 c3 0d 40 00     ./@ ..@...@...@.
  400010:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	9d 11 40 00 c3 0d 40 00 00 00 00 00 3d 12 40 00     ..@...@.....=.@.
  40003c:	a5 12 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  40004c:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  40005c:	c3 0d 40 00 c3 0d 40 00 00 00 00 00 ad 0a 40 00     ..@...@.......@.
  40006c:	c1 0a 40 00 d5 0a 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  40007c:	c3 0d 40 00 e9 0a 40 00 fd 0a 40 00 c3 0d 40 00     ..@...@...@...@.
  40008c:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  40009c:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  4000ac:	c3 0d 40 00 c3 0d 40 00 65 07 40 00 c3 0d 40 00     ..@...@.e.@...@.
  4000bc:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  4000cc:	c3 0d 40 00 00 00 00 00 c3 0d 40 00 00 00 00 00     ..@.......@.....
  4000dc:	c3 0d 40 00 79 07 40 00 c3 0d 40 00 c3 0d 40 00     ..@.y.@...@...@.
  4000ec:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  4000fc:	c3 0d 40 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ..@...@...@...@.
  40010c:	c3 0d 40 00 c3 0d 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 c3 0d 40 00 c3 0d 40 00 c3 0d 40 00     ......@...@...@.
  40012c:	c3 0d 40 00 c3 0d 40 00 00 00 00 00 c3 0d 40 00     ..@...@.......@.
  40013c:	c3 0d 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400b10 	.word	0x20400b10
  40015c:	00000000 	.word	0x00000000
  400160:	0040a8ec 	.word	0x0040a8ec

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040a8ec 	.word	0x0040a8ec
  4001a0:	20400b14 	.word	0x20400b14
  4001a4:	0040a8ec 	.word	0x0040a8ec
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400f99 	.word	0x00400f99
  4001f8:	00400bad 	.word	0x00400bad
  4001fc:	00400c01 	.word	0x00400c01
  400200:	00400c11 	.word	0x00400c11
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400c21 	.word	0x00400c21
  400210:	00400b11 	.word	0x00400b11
  400214:	00400b49 	.word	0x00400b49
  400218:	00400e8d 	.word	0x00400e8d

0040021c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40021c:	2a00      	cmp	r2, #0
  40021e:	d054      	beq.n	4002ca <usart_serial_write_packet+0xae>
{
  400220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400224:	4692      	mov	sl, r2
  400226:	4606      	mov	r6, r0
  400228:	460f      	mov	r7, r1
  40022a:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40022c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4002e8 <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  400230:	4d27      	ldr	r5, [pc, #156]	; (4002d0 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400232:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4002ec <usart_serial_write_packet+0xd0>
  400236:	e006      	b.n	400246 <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400238:	4621      	mov	r1, r4
  40023a:	4640      	mov	r0, r8
  40023c:	47a8      	blx	r5
  40023e:	2800      	cmp	r0, #0
  400240:	d1fa      	bne.n	400238 <usart_serial_write_packet+0x1c>
	while (len) {
  400242:	45ba      	cmp	sl, r7
  400244:	d03e      	beq.n	4002c4 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  400246:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40024a:	4546      	cmp	r6, r8
  40024c:	d0f4      	beq.n	400238 <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  40024e:	454e      	cmp	r6, r9
  400250:	d016      	beq.n	400280 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400252:	4b20      	ldr	r3, [pc, #128]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400254:	429e      	cmp	r6, r3
  400256:	d019      	beq.n	40028c <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400258:	4b1f      	ldr	r3, [pc, #124]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40025a:	429e      	cmp	r6, r3
  40025c:	d01c      	beq.n	400298 <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40025e:	4b1f      	ldr	r3, [pc, #124]	; (4002dc <usart_serial_write_packet+0xc0>)
  400260:	429e      	cmp	r6, r3
  400262:	d01f      	beq.n	4002a4 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400264:	4b1e      	ldr	r3, [pc, #120]	; (4002e0 <usart_serial_write_packet+0xc4>)
  400266:	429e      	cmp	r6, r3
  400268:	d024      	beq.n	4002b4 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40026a:	4b1e      	ldr	r3, [pc, #120]	; (4002e4 <usart_serial_write_packet+0xc8>)
  40026c:	429e      	cmp	r6, r3
  40026e:	d1e8      	bne.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400270:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4002f0 <usart_serial_write_packet+0xd4>
  400274:	4621      	mov	r1, r4
  400276:	481b      	ldr	r0, [pc, #108]	; (4002e4 <usart_serial_write_packet+0xc8>)
  400278:	47d8      	blx	fp
  40027a:	2800      	cmp	r0, #0
  40027c:	d1fa      	bne.n	400274 <usart_serial_write_packet+0x58>
  40027e:	e7e0      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400280:	4621      	mov	r1, r4
  400282:	4648      	mov	r0, r9
  400284:	47a8      	blx	r5
  400286:	2800      	cmp	r0, #0
  400288:	d1fa      	bne.n	400280 <usart_serial_write_packet+0x64>
  40028a:	e7da      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40028c:	4621      	mov	r1, r4
  40028e:	4811      	ldr	r0, [pc, #68]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400290:	47a8      	blx	r5
  400292:	2800      	cmp	r0, #0
  400294:	d1fa      	bne.n	40028c <usart_serial_write_packet+0x70>
  400296:	e7d4      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400298:	4621      	mov	r1, r4
  40029a:	480f      	ldr	r0, [pc, #60]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40029c:	47a8      	blx	r5
  40029e:	2800      	cmp	r0, #0
  4002a0:	d1fa      	bne.n	400298 <usart_serial_write_packet+0x7c>
  4002a2:	e7ce      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002a4:	f8df b048 	ldr.w	fp, [pc, #72]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002a8:	4621      	mov	r1, r4
  4002aa:	480c      	ldr	r0, [pc, #48]	; (4002dc <usart_serial_write_packet+0xc0>)
  4002ac:	47d8      	blx	fp
  4002ae:	2800      	cmp	r0, #0
  4002b0:	d1fa      	bne.n	4002a8 <usart_serial_write_packet+0x8c>
  4002b2:	e7c6      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002b4:	f8df b038 	ldr.w	fp, [pc, #56]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002b8:	4621      	mov	r1, r4
  4002ba:	4809      	ldr	r0, [pc, #36]	; (4002e0 <usart_serial_write_packet+0xc4>)
  4002bc:	47d8      	blx	fp
  4002be:	2800      	cmp	r0, #0
  4002c0:	d1fa      	bne.n	4002b8 <usart_serial_write_packet+0x9c>
  4002c2:	e7be      	b.n	400242 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4002c4:	2000      	movs	r0, #0
  4002c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4002ca:	2000      	movs	r0, #0
  4002cc:	4770      	bx	lr
  4002ce:	bf00      	nop
  4002d0:	00400c85 	.word	0x00400c85
  4002d4:	400e1a00 	.word	0x400e1a00
  4002d8:	400e1c00 	.word	0x400e1c00
  4002dc:	40024000 	.word	0x40024000
  4002e0:	40028000 	.word	0x40028000
  4002e4:	4002c000 	.word	0x4002c000
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	400e0a00 	.word	0x400e0a00
  4002f0:	00400d95 	.word	0x00400d95

004002f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4002f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4002f8:	b980      	cbnz	r0, 40031c <_read+0x28>
  4002fa:	460c      	mov	r4, r1
  4002fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4002fe:	2a00      	cmp	r2, #0
  400300:	dd0f      	ble.n	400322 <_read+0x2e>
  400302:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400304:	4e08      	ldr	r6, [pc, #32]	; (400328 <_read+0x34>)
  400306:	4d09      	ldr	r5, [pc, #36]	; (40032c <_read+0x38>)
  400308:	6830      	ldr	r0, [r6, #0]
  40030a:	4621      	mov	r1, r4
  40030c:	682b      	ldr	r3, [r5, #0]
  40030e:	4798      	blx	r3
		ptr++;
  400310:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400312:	42bc      	cmp	r4, r7
  400314:	d1f8      	bne.n	400308 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400316:	4640      	mov	r0, r8
  400318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40031c:	f04f 38ff 	mov.w	r8, #4294967295
  400320:	e7f9      	b.n	400316 <_read+0x22>
	for (; len > 0; --len) {
  400322:	4680      	mov	r8, r0
  400324:	e7f7      	b.n	400316 <_read+0x22>
  400326:	bf00      	nop
  400328:	20400ec0 	.word	0x20400ec0
  40032c:	20400eb8 	.word	0x20400eb8

00400330 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400330:	3801      	subs	r0, #1
  400332:	2802      	cmp	r0, #2
  400334:	d815      	bhi.n	400362 <_write+0x32>
{
  400336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40033a:	460e      	mov	r6, r1
  40033c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40033e:	b19a      	cbz	r2, 400368 <_write+0x38>
  400340:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400342:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40037c <_write+0x4c>
  400346:	4f0c      	ldr	r7, [pc, #48]	; (400378 <_write+0x48>)
  400348:	f8d8 0000 	ldr.w	r0, [r8]
  40034c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400350:	683b      	ldr	r3, [r7, #0]
  400352:	4798      	blx	r3
  400354:	2800      	cmp	r0, #0
  400356:	db0a      	blt.n	40036e <_write+0x3e>
  400358:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40035a:	3c01      	subs	r4, #1
  40035c:	d1f4      	bne.n	400348 <_write+0x18>
  40035e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400362:	f04f 30ff 	mov.w	r0, #4294967295
  400366:	4770      	bx	lr
	for (; len != 0; --len) {
  400368:	4610      	mov	r0, r2
  40036a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40036e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400376:	bf00      	nop
  400378:	20400ebc 	.word	0x20400ebc
  40037c:	20400ec0 	.word	0x20400ec0

00400380 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400382:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400386:	4b5c      	ldr	r3, [pc, #368]	; (4004f8 <board_init+0x178>)
  400388:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40038e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400392:	4b5a      	ldr	r3, [pc, #360]	; (4004fc <board_init+0x17c>)
  400394:	2200      	movs	r2, #0
  400396:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40039a:	695a      	ldr	r2, [r3, #20]
  40039c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4003a0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4003a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4003a6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4003aa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4003ae:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4003b2:	f007 0007 	and.w	r0, r7, #7
  4003b6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4003b8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4003bc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4003c0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4003c4:	f3bf 8f4f 	dsb	sy
  4003c8:	f04f 34ff 	mov.w	r4, #4294967295
  4003cc:	fa04 fc00 	lsl.w	ip, r4, r0
  4003d0:	fa06 f000 	lsl.w	r0, r6, r0
  4003d4:	fa04 f40e 	lsl.w	r4, r4, lr
  4003d8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4003dc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4003de:	463a      	mov	r2, r7
  4003e0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4003e2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4003e6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4003ea:	3a01      	subs	r2, #1
  4003ec:	4423      	add	r3, r4
  4003ee:	f1b2 3fff 	cmp.w	r2, #4294967295
  4003f2:	d1f6      	bne.n	4003e2 <board_init+0x62>
        } while(sets--);
  4003f4:	3e01      	subs	r6, #1
  4003f6:	4460      	add	r0, ip
  4003f8:	f1b6 3fff 	cmp.w	r6, #4294967295
  4003fc:	d1ef      	bne.n	4003de <board_init+0x5e>
  4003fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400402:	4b3e      	ldr	r3, [pc, #248]	; (4004fc <board_init+0x17c>)
  400404:	695a      	ldr	r2, [r3, #20]
  400406:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40040a:	615a      	str	r2, [r3, #20]
  40040c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400410:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400414:	4a3a      	ldr	r2, [pc, #232]	; (400500 <board_init+0x180>)
  400416:	493b      	ldr	r1, [pc, #236]	; (400504 <board_init+0x184>)
  400418:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40041a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40041e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400424:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400428:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40042c:	f022 0201 	bic.w	r2, r2, #1
  400430:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400434:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400438:	f022 0201 	bic.w	r2, r2, #1
  40043c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400440:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400444:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400448:	200a      	movs	r0, #10
  40044a:	4c2f      	ldr	r4, [pc, #188]	; (400508 <board_init+0x188>)
  40044c:	47a0      	blx	r4
  40044e:	200b      	movs	r0, #11
  400450:	47a0      	blx	r4
  400452:	200c      	movs	r0, #12
  400454:	47a0      	blx	r4
  400456:	2010      	movs	r0, #16
  400458:	47a0      	blx	r4
  40045a:	2011      	movs	r0, #17
  40045c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40045e:	4b2b      	ldr	r3, [pc, #172]	; (40050c <board_init+0x18c>)
  400460:	f44f 7280 	mov.w	r2, #256	; 0x100
  400464:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400466:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40046a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40046c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400470:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400474:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400476:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40047a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40047c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400480:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400482:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400488:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40048a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40048e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400490:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400492:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400496:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400498:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40049c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4004a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4004a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004c0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004c6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4004c8:	4a11      	ldr	r2, [pc, #68]	; (400510 <board_init+0x190>)
  4004ca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4004ce:	f043 0310 	orr.w	r3, r3, #16
  4004d2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <board_init+0x194>)
  4004d8:	2210      	movs	r2, #16
  4004da:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004e0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004e2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4004e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004ea:	4311      	orrs	r1, r2
  4004ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4004ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004f0:	4311      	orrs	r1, r2
  4004f2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004f4:	605a      	str	r2, [r3, #4]
  4004f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004f8:	400e1850 	.word	0x400e1850
  4004fc:	e000ed00 	.word	0xe000ed00
  400500:	400e0c00 	.word	0x400e0c00
  400504:	5a00080c 	.word	0x5a00080c
  400508:	00400c31 	.word	0x00400c31
  40050c:	400e1200 	.word	0x400e1200
  400510:	40088000 	.word	0x40088000
  400514:	400e1000 	.word	0x400e1000

00400518 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400518:	b570      	push	{r4, r5, r6, lr}
  40051a:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  40051c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40051e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400520:	4013      	ands	r3, r2
  400522:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400524:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400526:	4e1c      	ldr	r6, [pc, #112]	; (400598 <afec_process_callback+0x80>)
  400528:	4d1c      	ldr	r5, [pc, #112]	; (40059c <afec_process_callback+0x84>)
  40052a:	42a8      	cmp	r0, r5
  40052c:	bf14      	ite	ne
  40052e:	2000      	movne	r0, #0
  400530:	2001      	moveq	r0, #1
  400532:	0105      	lsls	r5, r0, #4
  400534:	e00b      	b.n	40054e <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400536:	2c0e      	cmp	r4, #14
  400538:	d81e      	bhi.n	400578 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40053a:	9a01      	ldr	r2, [sp, #4]
  40053c:	f104 010c 	add.w	r1, r4, #12
  400540:	2301      	movs	r3, #1
  400542:	408b      	lsls	r3, r1
  400544:	4213      	tst	r3, r2
  400546:	d110      	bne.n	40056a <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400548:	3401      	adds	r4, #1
  40054a:	2c10      	cmp	r4, #16
  40054c:	d022      	beq.n	400594 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40054e:	2c0b      	cmp	r4, #11
  400550:	d8f1      	bhi.n	400536 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400552:	9a01      	ldr	r2, [sp, #4]
  400554:	2301      	movs	r3, #1
  400556:	40a3      	lsls	r3, r4
  400558:	4213      	tst	r3, r2
  40055a:	d0f5      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40055c:	192b      	adds	r3, r5, r4
  40055e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400562:	2b00      	cmp	r3, #0
  400564:	d0f0      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400566:	4798      	blx	r3
  400568:	e7ee      	b.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40056a:	192b      	adds	r3, r5, r4
  40056c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400570:	2b00      	cmp	r3, #0
  400572:	d0e9      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400574:	4798      	blx	r3
  400576:	e7e7      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400578:	9a01      	ldr	r2, [sp, #4]
  40057a:	f104 010f 	add.w	r1, r4, #15
  40057e:	2301      	movs	r3, #1
  400580:	408b      	lsls	r3, r1
  400582:	4213      	tst	r3, r2
  400584:	d0e0      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400586:	192b      	adds	r3, r5, r4
  400588:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40058c:	2b00      	cmp	r3, #0
  40058e:	d0db      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400590:	4798      	blx	r3
  400592:	e7d9      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400594:	b002      	add	sp, #8
  400596:	bd70      	pop	{r4, r5, r6, pc}
  400598:	20400ec4 	.word	0x20400ec4
  40059c:	40064000 	.word	0x40064000

004005a0 <afec_ch_set_config>:
{
  4005a0:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  4005a2:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4005a4:	2301      	movs	r3, #1
  4005a6:	408b      	lsls	r3, r1
  4005a8:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4005ac:	7815      	ldrb	r5, [r2, #0]
  4005ae:	2d00      	cmp	r5, #0
  4005b0:	bf08      	it	eq
  4005b2:	2300      	moveq	r3, #0
  4005b4:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4005b6:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4005b8:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4005ba:	004b      	lsls	r3, r1, #1
  4005bc:	2103      	movs	r1, #3
  4005be:	4099      	lsls	r1, r3
  4005c0:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4005c4:	7851      	ldrb	r1, [r2, #1]
  4005c6:	4099      	lsls	r1, r3
  4005c8:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4005ca:	6541      	str	r1, [r0, #84]	; 0x54
}
  4005cc:	bc30      	pop	{r4, r5}
  4005ce:	4770      	bx	lr

004005d0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4005d0:	2200      	movs	r2, #0
  4005d2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4005d4:	4b08      	ldr	r3, [pc, #32]	; (4005f8 <afec_get_config_defaults+0x28>)
  4005d6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4005d8:	4b08      	ldr	r3, [pc, #32]	; (4005fc <afec_get_config_defaults+0x2c>)
  4005da:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4005dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4005e0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4005e2:	2302      	movs	r3, #2
  4005e4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4005e6:	2301      	movs	r3, #1
  4005e8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4005ea:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4005ec:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4005ee:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  4005f0:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  4005f2:	7583      	strb	r3, [r0, #22]
  4005f4:	4770      	bx	lr
  4005f6:	bf00      	nop
  4005f8:	11e1a300 	.word	0x11e1a300
  4005fc:	005b8d80 	.word	0x005b8d80

00400600 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400600:	2300      	movs	r3, #0
  400602:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400604:	2301      	movs	r3, #1
  400606:	7043      	strb	r3, [r0, #1]
  400608:	4770      	bx	lr
	...

0040060c <afec_init>:
	return afec->AFEC_ISR;
  40060c:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  40060e:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400612:	d001      	beq.n	400618 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400614:	2019      	movs	r0, #25
  400616:	4770      	bx	lr
{
  400618:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40061a:	2301      	movs	r3, #1
  40061c:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40061e:	7ccb      	ldrb	r3, [r1, #19]
  400620:	2b00      	cmp	r3, #0
  400622:	bf18      	it	ne
  400624:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400628:	684b      	ldr	r3, [r1, #4]
  40062a:	688c      	ldr	r4, [r1, #8]
  40062c:	fbb3 f3f4 	udiv	r3, r3, r4
  400630:	3b01      	subs	r3, #1
  400632:	021b      	lsls	r3, r3, #8
  400634:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400636:	68cc      	ldr	r4, [r1, #12]
  400638:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  40063c:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  40063e:	7c0c      	ldrb	r4, [r1, #16]
  400640:	0624      	lsls	r4, r4, #24
  400642:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400646:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400648:	7c4c      	ldrb	r4, [r1, #17]
  40064a:	0724      	lsls	r4, r4, #28
  40064c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400650:	4323      	orrs	r3, r4
  400652:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400654:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400656:	7d0b      	ldrb	r3, [r1, #20]
  400658:	2b00      	cmp	r3, #0
  40065a:	bf14      	ite	ne
  40065c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400660:	2300      	moveq	r3, #0
  400662:	680a      	ldr	r2, [r1, #0]
  400664:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400666:	7d4a      	ldrb	r2, [r1, #21]
  400668:	2a00      	cmp	r2, #0
  40066a:	bf14      	ite	ne
  40066c:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400670:	2200      	moveq	r2, #0
			(config->resolution) |
  400672:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400674:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400676:	7d8b      	ldrb	r3, [r1, #22]
  400678:	021b      	lsls	r3, r3, #8
  40067a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40067e:	f043 030c 	orr.w	r3, r3, #12
  400682:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400686:	4b0f      	ldr	r3, [pc, #60]	; (4006c4 <afec_init+0xb8>)
  400688:	4298      	cmp	r0, r3
  40068a:	d006      	beq.n	40069a <afec_init+0x8e>
	if(afec == AFEC1) {
  40068c:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <afec_init+0xbc>)
  40068e:	4298      	cmp	r0, r3
  400690:	d00d      	beq.n	4006ae <afec_init+0xa2>
	return STATUS_OK;
  400692:	2000      	movs	r0, #0
}
  400694:	f85d 4b04 	ldr.w	r4, [sp], #4
  400698:	4770      	bx	lr
  40069a:	4b0c      	ldr	r3, [pc, #48]	; (4006cc <afec_init+0xc0>)
  40069c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4006a0:	2200      	movs	r2, #0
  4006a2:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006a6:	428b      	cmp	r3, r1
  4006a8:	d1fb      	bne.n	4006a2 <afec_init+0x96>
	return STATUS_OK;
  4006aa:	2000      	movs	r0, #0
  4006ac:	e7f2      	b.n	400694 <afec_init+0x88>
  4006ae:	4b08      	ldr	r3, [pc, #32]	; (4006d0 <afec_init+0xc4>)
  4006b0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4006b4:	2200      	movs	r2, #0
  4006b6:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006ba:	428b      	cmp	r3, r1
  4006bc:	d1fb      	bne.n	4006b6 <afec_init+0xaa>
	return STATUS_OK;
  4006be:	2000      	movs	r0, #0
  4006c0:	e7e8      	b.n	400694 <afec_init+0x88>
  4006c2:	bf00      	nop
  4006c4:	4003c000 	.word	0x4003c000
  4006c8:	40064000 	.word	0x40064000
  4006cc:	20400ec0 	.word	0x20400ec0
  4006d0:	20400f04 	.word	0x20400f04

004006d4 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4006d4:	4b0c      	ldr	r3, [pc, #48]	; (400708 <afec_enable_interrupt+0x34>)
  4006d6:	4299      	cmp	r1, r3
  4006d8:	d007      	beq.n	4006ea <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4006da:	290b      	cmp	r1, #11
  4006dc:	d80b      	bhi.n	4006f6 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4006de:	d006      	beq.n	4006ee <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  4006e0:	2301      	movs	r3, #1
  4006e2:	fa03 f101 	lsl.w	r1, r3, r1
  4006e6:	6241      	str	r1, [r0, #36]	; 0x24
  4006e8:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4006ea:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4006ec:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4006ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4006f2:	6243      	str	r3, [r0, #36]	; 0x24
  4006f4:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4006f6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4006f8:	bf94      	ite	ls
  4006fa:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4006fc:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4006fe:	2301      	movs	r3, #1
  400700:	fa03 f101 	lsl.w	r1, r3, r1
  400704:	6241      	str	r1, [r0, #36]	; 0x24
  400706:	4770      	bx	lr
  400708:	47000fff 	.word	0x47000fff

0040070c <afec_set_callback>:
{
  40070c:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  40070e:	4c11      	ldr	r4, [pc, #68]	; (400754 <afec_set_callback+0x48>)
  400710:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400712:	bf0c      	ite	eq
  400714:	2410      	moveq	r4, #16
  400716:	2400      	movne	r4, #0
  400718:	440c      	add	r4, r1
  40071a:	4d0f      	ldr	r5, [pc, #60]	; (400758 <afec_set_callback+0x4c>)
  40071c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400720:	d10a      	bne.n	400738 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400722:	4a0e      	ldr	r2, [pc, #56]	; (40075c <afec_set_callback+0x50>)
  400724:	f44f 7480 	mov.w	r4, #256	; 0x100
  400728:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40072c:	015b      	lsls	r3, r3, #5
  40072e:	b2db      	uxtb	r3, r3
  400730:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400734:	6054      	str	r4, [r2, #4]
  400736:	e009      	b.n	40074c <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400738:	4a08      	ldr	r2, [pc, #32]	; (40075c <afec_set_callback+0x50>)
  40073a:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  40073e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400742:	015b      	lsls	r3, r3, #5
  400744:	b2db      	uxtb	r3, r3
  400746:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40074a:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  40074c:	4b04      	ldr	r3, [pc, #16]	; (400760 <afec_set_callback+0x54>)
  40074e:	4798      	blx	r3
  400750:	bd38      	pop	{r3, r4, r5, pc}
  400752:	bf00      	nop
  400754:	40064000 	.word	0x40064000
  400758:	20400ec4 	.word	0x20400ec4
  40075c:	e000e100 	.word	0xe000e100
  400760:	004006d5 	.word	0x004006d5

00400764 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400764:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400766:	4802      	ldr	r0, [pc, #8]	; (400770 <AFEC0_Handler+0xc>)
  400768:	4b02      	ldr	r3, [pc, #8]	; (400774 <AFEC0_Handler+0x10>)
  40076a:	4798      	blx	r3
  40076c:	bd08      	pop	{r3, pc}
  40076e:	bf00      	nop
  400770:	4003c000 	.word	0x4003c000
  400774:	00400519 	.word	0x00400519

00400778 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400778:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40077a:	4802      	ldr	r0, [pc, #8]	; (400784 <AFEC1_Handler+0xc>)
  40077c:	4b02      	ldr	r3, [pc, #8]	; (400788 <AFEC1_Handler+0x10>)
  40077e:	4798      	blx	r3
  400780:	bd08      	pop	{r3, pc}
  400782:	bf00      	nop
  400784:	40064000 	.word	0x40064000
  400788:	00400519 	.word	0x00400519

0040078c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  40078c:	b500      	push	{lr}
  40078e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400790:	4b13      	ldr	r3, [pc, #76]	; (4007e0 <afec_enable+0x54>)
  400792:	4298      	cmp	r0, r3
  400794:	bf0c      	ite	eq
  400796:	2028      	moveq	r0, #40	; 0x28
  400798:	201d      	movne	r0, #29
  40079a:	4b12      	ldr	r3, [pc, #72]	; (4007e4 <afec_enable+0x58>)
  40079c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40079e:	4b12      	ldr	r3, [pc, #72]	; (4007e8 <afec_enable+0x5c>)
  4007a0:	789b      	ldrb	r3, [r3, #2]
  4007a2:	2bff      	cmp	r3, #255	; 0xff
  4007a4:	d01a      	beq.n	4007dc <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4007a6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4007aa:	fab3 f383 	clz	r3, r3
  4007ae:	095b      	lsrs	r3, r3, #5
  4007b0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4007b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4007b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4007b8:	2200      	movs	r2, #0
  4007ba:	4b0c      	ldr	r3, [pc, #48]	; (4007ec <afec_enable+0x60>)
  4007bc:	701a      	strb	r2, [r3, #0]
	return flags;
  4007be:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4007c0:	4a09      	ldr	r2, [pc, #36]	; (4007e8 <afec_enable+0x5c>)
  4007c2:	7893      	ldrb	r3, [r2, #2]
  4007c4:	3301      	adds	r3, #1
  4007c6:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007c8:	b129      	cbz	r1, 4007d6 <afec_enable+0x4a>
		cpu_irq_enable();
  4007ca:	2201      	movs	r2, #1
  4007cc:	4b07      	ldr	r3, [pc, #28]	; (4007ec <afec_enable+0x60>)
  4007ce:	701a      	strb	r2, [r3, #0]
  4007d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007d4:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4007d6:	b003      	add	sp, #12
  4007d8:	f85d fb04 	ldr.w	pc, [sp], #4
  4007dc:	e7fe      	b.n	4007dc <afec_enable+0x50>
  4007de:	bf00      	nop
  4007e0:	40064000 	.word	0x40064000
  4007e4:	00400c31 	.word	0x00400c31
  4007e8:	20400eb0 	.word	0x20400eb0
  4007ec:	2040000a 	.word	0x2040000a

004007f0 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4007f0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4007f4:	0053      	lsls	r3, r2, #1
  4007f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007fa:	fbb2 f2f3 	udiv	r2, r2, r3
  4007fe:	3a01      	subs	r2, #1
  400800:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400804:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400808:	4770      	bx	lr

0040080a <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40080a:	6301      	str	r1, [r0, #48]	; 0x30
  40080c:	4770      	bx	lr

0040080e <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40080e:	6341      	str	r1, [r0, #52]	; 0x34
  400810:	4770      	bx	lr

00400812 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400812:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400816:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40081a:	d105      	bne.n	400828 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  40081c:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  40081e:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400820:	bf14      	ite	ne
  400822:	2001      	movne	r0, #1
  400824:	2000      	moveq	r0, #0
  400826:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400828:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  40082a:	e7f8      	b.n	40081e <pio_get+0xc>

0040082c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40082c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40082e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400832:	d03a      	beq.n	4008aa <pio_set_peripheral+0x7e>
  400834:	d813      	bhi.n	40085e <pio_set_peripheral+0x32>
  400836:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40083a:	d025      	beq.n	400888 <pio_set_peripheral+0x5c>
  40083c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400840:	d10a      	bne.n	400858 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400842:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400844:	4313      	orrs	r3, r2
  400846:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400848:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40084a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40084c:	400b      	ands	r3, r1
  40084e:	ea23 0302 	bic.w	r3, r3, r2
  400852:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400854:	6042      	str	r2, [r0, #4]
  400856:	4770      	bx	lr
	switch (ul_type) {
  400858:	2900      	cmp	r1, #0
  40085a:	d1fb      	bne.n	400854 <pio_set_peripheral+0x28>
  40085c:	4770      	bx	lr
  40085e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400862:	d021      	beq.n	4008a8 <pio_set_peripheral+0x7c>
  400864:	d809      	bhi.n	40087a <pio_set_peripheral+0x4e>
  400866:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40086a:	d1f3      	bne.n	400854 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40086c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40086e:	4313      	orrs	r3, r2
  400870:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400872:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400874:	4313      	orrs	r3, r2
  400876:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400878:	e7ec      	b.n	400854 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40087a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40087e:	d013      	beq.n	4008a8 <pio_set_peripheral+0x7c>
  400880:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400884:	d010      	beq.n	4008a8 <pio_set_peripheral+0x7c>
  400886:	e7e5      	b.n	400854 <pio_set_peripheral+0x28>
{
  400888:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40088a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40088c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40088e:	43d3      	mvns	r3, r2
  400890:	4021      	ands	r1, r4
  400892:	461c      	mov	r4, r3
  400894:	4019      	ands	r1, r3
  400896:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400898:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40089a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40089c:	400b      	ands	r3, r1
  40089e:	4023      	ands	r3, r4
  4008a0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4008a2:	6042      	str	r2, [r0, #4]
}
  4008a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008a8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008ac:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4008ae:	400b      	ands	r3, r1
  4008b0:	ea23 0302 	bic.w	r3, r3, r2
  4008b4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008b6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008b8:	4313      	orrs	r3, r2
  4008ba:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008bc:	e7ca      	b.n	400854 <pio_set_peripheral+0x28>

004008be <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4008be:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008c0:	f012 0f01 	tst.w	r2, #1
  4008c4:	d10d      	bne.n	4008e2 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4008c6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4008c8:	f012 0f0a 	tst.w	r2, #10
  4008cc:	d00b      	beq.n	4008e6 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4008ce:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4008d0:	f012 0f02 	tst.w	r2, #2
  4008d4:	d109      	bne.n	4008ea <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4008d6:	f012 0f08 	tst.w	r2, #8
  4008da:	d008      	beq.n	4008ee <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4008dc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4008e0:	e005      	b.n	4008ee <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4008e2:	6641      	str	r1, [r0, #100]	; 0x64
  4008e4:	e7f0      	b.n	4008c8 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4008e6:	6241      	str	r1, [r0, #36]	; 0x24
  4008e8:	e7f2      	b.n	4008d0 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4008ea:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4008ee:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4008f0:	6001      	str	r1, [r0, #0]
  4008f2:	4770      	bx	lr

004008f4 <pio_set_output>:
{
  4008f4:	b410      	push	{r4}
  4008f6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4008f8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008fa:	b94c      	cbnz	r4, 400910 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4008fc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4008fe:	b14b      	cbz	r3, 400914 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400900:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400902:	b94a      	cbnz	r2, 400918 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400904:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400906:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400908:	6001      	str	r1, [r0, #0]
}
  40090a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40090e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400910:	6641      	str	r1, [r0, #100]	; 0x64
  400912:	e7f4      	b.n	4008fe <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400914:	6541      	str	r1, [r0, #84]	; 0x54
  400916:	e7f4      	b.n	400902 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400918:	6301      	str	r1, [r0, #48]	; 0x30
  40091a:	e7f4      	b.n	400906 <pio_set_output+0x12>

0040091c <pio_configure>:
{
  40091c:	b570      	push	{r4, r5, r6, lr}
  40091e:	b082      	sub	sp, #8
  400920:	4605      	mov	r5, r0
  400922:	4616      	mov	r6, r2
  400924:	461c      	mov	r4, r3
	switch (ul_type) {
  400926:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40092a:	d014      	beq.n	400956 <pio_configure+0x3a>
  40092c:	d90a      	bls.n	400944 <pio_configure+0x28>
  40092e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400932:	d024      	beq.n	40097e <pio_configure+0x62>
  400934:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400938:	d021      	beq.n	40097e <pio_configure+0x62>
  40093a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40093e:	d017      	beq.n	400970 <pio_configure+0x54>
		return 0;
  400940:	2000      	movs	r0, #0
  400942:	e01a      	b.n	40097a <pio_configure+0x5e>
	switch (ul_type) {
  400944:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400948:	d005      	beq.n	400956 <pio_configure+0x3a>
  40094a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40094e:	d002      	beq.n	400956 <pio_configure+0x3a>
  400950:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400954:	d1f4      	bne.n	400940 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400956:	4632      	mov	r2, r6
  400958:	4628      	mov	r0, r5
  40095a:	4b11      	ldr	r3, [pc, #68]	; (4009a0 <pio_configure+0x84>)
  40095c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40095e:	f014 0f01 	tst.w	r4, #1
  400962:	d102      	bne.n	40096a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400964:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400966:	2001      	movs	r0, #1
  400968:	e007      	b.n	40097a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40096a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40096c:	2001      	movs	r0, #1
  40096e:	e004      	b.n	40097a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400970:	461a      	mov	r2, r3
  400972:	4631      	mov	r1, r6
  400974:	4b0b      	ldr	r3, [pc, #44]	; (4009a4 <pio_configure+0x88>)
  400976:	4798      	blx	r3
	return 1;
  400978:	2001      	movs	r0, #1
}
  40097a:	b002      	add	sp, #8
  40097c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40097e:	f004 0301 	and.w	r3, r4, #1
  400982:	9300      	str	r3, [sp, #0]
  400984:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400988:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40098c:	bf14      	ite	ne
  40098e:	2200      	movne	r2, #0
  400990:	2201      	moveq	r2, #1
  400992:	4631      	mov	r1, r6
  400994:	4628      	mov	r0, r5
  400996:	4c04      	ldr	r4, [pc, #16]	; (4009a8 <pio_configure+0x8c>)
  400998:	47a0      	blx	r4
	return 1;
  40099a:	2001      	movs	r0, #1
		break;
  40099c:	e7ed      	b.n	40097a <pio_configure+0x5e>
  40099e:	bf00      	nop
  4009a0:	0040082d 	.word	0x0040082d
  4009a4:	004008bf 	.word	0x004008bf
  4009a8:	004008f5 	.word	0x004008f5

004009ac <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4009ac:	f012 0f10 	tst.w	r2, #16
  4009b0:	d012      	beq.n	4009d8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4009b2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4009b6:	f012 0f20 	tst.w	r2, #32
  4009ba:	d007      	beq.n	4009cc <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4009bc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4009c0:	f012 0f40 	tst.w	r2, #64	; 0x40
  4009c4:	d005      	beq.n	4009d2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4009c6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4009ca:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4009cc:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4009d0:	e7f6      	b.n	4009c0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4009d2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4009d6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4009d8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4009dc:	4770      	bx	lr

004009de <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4009de:	6401      	str	r1, [r0, #64]	; 0x40
  4009e0:	4770      	bx	lr

004009e2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4009e2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4009e4:	4770      	bx	lr

004009e6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4009e6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4009e8:	4770      	bx	lr
	...

004009ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009f0:	4604      	mov	r4, r0
  4009f2:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009f4:	4b0e      	ldr	r3, [pc, #56]	; (400a30 <pio_handler_process+0x44>)
  4009f6:	4798      	blx	r3
  4009f8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4009fa:	4620      	mov	r0, r4
  4009fc:	4b0d      	ldr	r3, [pc, #52]	; (400a34 <pio_handler_process+0x48>)
  4009fe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a00:	4005      	ands	r5, r0
  400a02:	d013      	beq.n	400a2c <pio_handler_process+0x40>
  400a04:	4c0c      	ldr	r4, [pc, #48]	; (400a38 <pio_handler_process+0x4c>)
  400a06:	f504 78f8 	add.w	r8, r4, #496	; 0x1f0
  400a0a:	e003      	b.n	400a14 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a0c:	4544      	cmp	r4, r8
  400a0e:	d00d      	beq.n	400a2c <pio_handler_process+0x40>
  400a10:	3410      	adds	r4, #16
		while (status != 0) {
  400a12:	b15d      	cbz	r5, 400a2c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a14:	6820      	ldr	r0, [r4, #0]
  400a16:	42b8      	cmp	r0, r7
  400a18:	d1f8      	bne.n	400a0c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a1a:	6861      	ldr	r1, [r4, #4]
  400a1c:	4229      	tst	r1, r5
  400a1e:	d0f5      	beq.n	400a0c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a20:	68e3      	ldr	r3, [r4, #12]
  400a22:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a24:	6863      	ldr	r3, [r4, #4]
  400a26:	ea25 0503 	bic.w	r5, r5, r3
  400a2a:	e7ef      	b.n	400a0c <pio_handler_process+0x20>
  400a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a30:	004009e3 	.word	0x004009e3
  400a34:	004009e7 	.word	0x004009e7
  400a38:	20400b2c 	.word	0x20400b2c

00400a3c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400a3e:	4c18      	ldr	r4, [pc, #96]	; (400aa0 <pio_handler_set+0x64>)
  400a40:	6826      	ldr	r6, [r4, #0]
  400a42:	2e1f      	cmp	r6, #31
  400a44:	d82a      	bhi.n	400a9c <pio_handler_set+0x60>
  400a46:	f04f 0c00 	mov.w	ip, #0
  400a4a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a4c:	4f15      	ldr	r7, [pc, #84]	; (400aa4 <pio_handler_set+0x68>)
  400a4e:	e004      	b.n	400a5a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a50:	3401      	adds	r4, #1
  400a52:	b2e4      	uxtb	r4, r4
  400a54:	46a4      	mov	ip, r4
  400a56:	42a6      	cmp	r6, r4
  400a58:	d309      	bcc.n	400a6e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400a5a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a5c:	0125      	lsls	r5, r4, #4
  400a5e:	597d      	ldr	r5, [r7, r5]
  400a60:	428d      	cmp	r5, r1
  400a62:	d1f5      	bne.n	400a50 <pio_handler_set+0x14>
  400a64:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400a68:	686d      	ldr	r5, [r5, #4]
  400a6a:	4295      	cmp	r5, r2
  400a6c:	d1f0      	bne.n	400a50 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a6e:	4d0d      	ldr	r5, [pc, #52]	; (400aa4 <pio_handler_set+0x68>)
  400a70:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400a74:	eb05 040e 	add.w	r4, r5, lr
  400a78:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400a7c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400a7e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400a80:	9906      	ldr	r1, [sp, #24]
  400a82:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a84:	3601      	adds	r6, #1
  400a86:	4566      	cmp	r6, ip
  400a88:	d005      	beq.n	400a96 <pio_handler_set+0x5a>
  400a8a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a8c:	461a      	mov	r2, r3
  400a8e:	4b06      	ldr	r3, [pc, #24]	; (400aa8 <pio_handler_set+0x6c>)
  400a90:	4798      	blx	r3

	return 0;
  400a92:	2000      	movs	r0, #0
  400a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400a96:	4902      	ldr	r1, [pc, #8]	; (400aa0 <pio_handler_set+0x64>)
  400a98:	600e      	str	r6, [r1, #0]
  400a9a:	e7f6      	b.n	400a8a <pio_handler_set+0x4e>
		return 1;
  400a9c:	2001      	movs	r0, #1
}
  400a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400aa0:	20400d2c 	.word	0x20400d2c
  400aa4:	20400b2c 	.word	0x20400b2c
  400aa8:	004009ad 	.word	0x004009ad

00400aac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400aac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400aae:	210a      	movs	r1, #10
  400ab0:	4801      	ldr	r0, [pc, #4]	; (400ab8 <PIOA_Handler+0xc>)
  400ab2:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOA_Handler+0x10>)
  400ab4:	4798      	blx	r3
  400ab6:	bd08      	pop	{r3, pc}
  400ab8:	400e0e00 	.word	0x400e0e00
  400abc:	004009ed 	.word	0x004009ed

00400ac0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ac0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400ac2:	210b      	movs	r1, #11
  400ac4:	4801      	ldr	r0, [pc, #4]	; (400acc <PIOB_Handler+0xc>)
  400ac6:	4b02      	ldr	r3, [pc, #8]	; (400ad0 <PIOB_Handler+0x10>)
  400ac8:	4798      	blx	r3
  400aca:	bd08      	pop	{r3, pc}
  400acc:	400e1000 	.word	0x400e1000
  400ad0:	004009ed 	.word	0x004009ed

00400ad4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ad4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400ad6:	210c      	movs	r1, #12
  400ad8:	4801      	ldr	r0, [pc, #4]	; (400ae0 <PIOC_Handler+0xc>)
  400ada:	4b02      	ldr	r3, [pc, #8]	; (400ae4 <PIOC_Handler+0x10>)
  400adc:	4798      	blx	r3
  400ade:	bd08      	pop	{r3, pc}
  400ae0:	400e1200 	.word	0x400e1200
  400ae4:	004009ed 	.word	0x004009ed

00400ae8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ae8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400aea:	2110      	movs	r1, #16
  400aec:	4801      	ldr	r0, [pc, #4]	; (400af4 <PIOD_Handler+0xc>)
  400aee:	4b02      	ldr	r3, [pc, #8]	; (400af8 <PIOD_Handler+0x10>)
  400af0:	4798      	blx	r3
  400af2:	bd08      	pop	{r3, pc}
  400af4:	400e1400 	.word	0x400e1400
  400af8:	004009ed 	.word	0x004009ed

00400afc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400afc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400afe:	2111      	movs	r1, #17
  400b00:	4801      	ldr	r0, [pc, #4]	; (400b08 <PIOE_Handler+0xc>)
  400b02:	4b02      	ldr	r3, [pc, #8]	; (400b0c <PIOE_Handler+0x10>)
  400b04:	4798      	blx	r3
  400b06:	bd08      	pop	{r3, pc}
  400b08:	400e1600 	.word	0x400e1600
  400b0c:	004009ed 	.word	0x004009ed

00400b10 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b10:	2803      	cmp	r0, #3
  400b12:	d011      	beq.n	400b38 <pmc_mck_set_division+0x28>
  400b14:	2804      	cmp	r0, #4
  400b16:	d012      	beq.n	400b3e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b18:	2802      	cmp	r0, #2
  400b1a:	bf0c      	ite	eq
  400b1c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400b20:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b22:	4a08      	ldr	r2, [pc, #32]	; (400b44 <pmc_mck_set_division+0x34>)
  400b24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400b2a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400b2c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b30:	f013 0f08 	tst.w	r3, #8
  400b34:	d0fb      	beq.n	400b2e <pmc_mck_set_division+0x1e>
}
  400b36:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b38:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400b3c:	e7f1      	b.n	400b22 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b3e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400b42:	e7ee      	b.n	400b22 <pmc_mck_set_division+0x12>
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b48:	4a17      	ldr	r2, [pc, #92]	; (400ba8 <pmc_switch_mck_to_pllack+0x60>)
  400b4a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b50:	4318      	orrs	r0, r3
  400b52:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b54:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b56:	f013 0f08 	tst.w	r3, #8
  400b5a:	d10a      	bne.n	400b72 <pmc_switch_mck_to_pllack+0x2a>
  400b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b60:	4911      	ldr	r1, [pc, #68]	; (400ba8 <pmc_switch_mck_to_pllack+0x60>)
  400b62:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b64:	f012 0f08 	tst.w	r2, #8
  400b68:	d103      	bne.n	400b72 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b6a:	3b01      	subs	r3, #1
  400b6c:	d1f9      	bne.n	400b62 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b6e:	2001      	movs	r0, #1
  400b70:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b72:	4a0d      	ldr	r2, [pc, #52]	; (400ba8 <pmc_switch_mck_to_pllack+0x60>)
  400b74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b76:	f023 0303 	bic.w	r3, r3, #3
  400b7a:	f043 0302 	orr.w	r3, r3, #2
  400b7e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b80:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b82:	f013 0f08 	tst.w	r3, #8
  400b86:	d10a      	bne.n	400b9e <pmc_switch_mck_to_pllack+0x56>
  400b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b8c:	4906      	ldr	r1, [pc, #24]	; (400ba8 <pmc_switch_mck_to_pllack+0x60>)
  400b8e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b90:	f012 0f08 	tst.w	r2, #8
  400b94:	d105      	bne.n	400ba2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b96:	3b01      	subs	r3, #1
  400b98:	d1f9      	bne.n	400b8e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b9a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b9c:	4770      	bx	lr
	return 0;
  400b9e:	2000      	movs	r0, #0
  400ba0:	4770      	bx	lr
  400ba2:	2000      	movs	r0, #0
  400ba4:	4770      	bx	lr
  400ba6:	bf00      	nop
  400ba8:	400e0600 	.word	0x400e0600

00400bac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bac:	b9a0      	cbnz	r0, 400bd8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bae:	480e      	ldr	r0, [pc, #56]	; (400be8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bb0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bb2:	0209      	lsls	r1, r1, #8
  400bb4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bb6:	4a0d      	ldr	r2, [pc, #52]	; (400bec <pmc_switch_mainck_to_xtal+0x40>)
  400bb8:	401a      	ands	r2, r3
  400bba:	4b0d      	ldr	r3, [pc, #52]	; (400bf0 <pmc_switch_mainck_to_xtal+0x44>)
  400bbc:	4313      	orrs	r3, r2
  400bbe:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bc0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400bc2:	4602      	mov	r2, r0
  400bc4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bc6:	f013 0f01 	tst.w	r3, #1
  400bca:	d0fb      	beq.n	400bc4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bcc:	4a06      	ldr	r2, [pc, #24]	; (400be8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bce:	6a11      	ldr	r1, [r2, #32]
  400bd0:	4b08      	ldr	r3, [pc, #32]	; (400bf4 <pmc_switch_mainck_to_xtal+0x48>)
  400bd2:	430b      	orrs	r3, r1
  400bd4:	6213      	str	r3, [r2, #32]
  400bd6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bd8:	4903      	ldr	r1, [pc, #12]	; (400be8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bda:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bdc:	4a06      	ldr	r2, [pc, #24]	; (400bf8 <pmc_switch_mainck_to_xtal+0x4c>)
  400bde:	401a      	ands	r2, r3
  400be0:	4b06      	ldr	r3, [pc, #24]	; (400bfc <pmc_switch_mainck_to_xtal+0x50>)
  400be2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400be4:	620b      	str	r3, [r1, #32]
  400be6:	4770      	bx	lr
  400be8:	400e0600 	.word	0x400e0600
  400bec:	ffc8fffc 	.word	0xffc8fffc
  400bf0:	00370001 	.word	0x00370001
  400bf4:	01370000 	.word	0x01370000
  400bf8:	fec8fffc 	.word	0xfec8fffc
  400bfc:	01370002 	.word	0x01370002

00400c00 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c00:	4b02      	ldr	r3, [pc, #8]	; (400c0c <pmc_osc_is_ready_mainck+0xc>)
  400c02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c04:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c08:	4770      	bx	lr
  400c0a:	bf00      	nop
  400c0c:	400e0600 	.word	0x400e0600

00400c10 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c14:	4b01      	ldr	r3, [pc, #4]	; (400c1c <pmc_disable_pllack+0xc>)
  400c16:	629a      	str	r2, [r3, #40]	; 0x28
  400c18:	4770      	bx	lr
  400c1a:	bf00      	nop
  400c1c:	400e0600 	.word	0x400e0600

00400c20 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c20:	4b02      	ldr	r3, [pc, #8]	; (400c2c <pmc_is_locked_pllack+0xc>)
  400c22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c24:	f000 0002 	and.w	r0, r0, #2
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop
  400c2c:	400e0600 	.word	0x400e0600

00400c30 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c30:	283f      	cmp	r0, #63	; 0x3f
  400c32:	d81e      	bhi.n	400c72 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c34:	281f      	cmp	r0, #31
  400c36:	d80c      	bhi.n	400c52 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c38:	4b11      	ldr	r3, [pc, #68]	; (400c80 <pmc_enable_periph_clk+0x50>)
  400c3a:	699a      	ldr	r2, [r3, #24]
  400c3c:	2301      	movs	r3, #1
  400c3e:	4083      	lsls	r3, r0
  400c40:	4393      	bics	r3, r2
  400c42:	d018      	beq.n	400c76 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c44:	2301      	movs	r3, #1
  400c46:	fa03 f000 	lsl.w	r0, r3, r0
  400c4a:	4b0d      	ldr	r3, [pc, #52]	; (400c80 <pmc_enable_periph_clk+0x50>)
  400c4c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c4e:	2000      	movs	r0, #0
  400c50:	4770      	bx	lr
		ul_id -= 32;
  400c52:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c54:	4b0a      	ldr	r3, [pc, #40]	; (400c80 <pmc_enable_periph_clk+0x50>)
  400c56:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c5a:	2301      	movs	r3, #1
  400c5c:	4083      	lsls	r3, r0
  400c5e:	4393      	bics	r3, r2
  400c60:	d00b      	beq.n	400c7a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c62:	2301      	movs	r3, #1
  400c64:	fa03 f000 	lsl.w	r0, r3, r0
  400c68:	4b05      	ldr	r3, [pc, #20]	; (400c80 <pmc_enable_periph_clk+0x50>)
  400c6a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c6e:	2000      	movs	r0, #0
  400c70:	4770      	bx	lr
		return 1;
  400c72:	2001      	movs	r0, #1
  400c74:	4770      	bx	lr
	return 0;
  400c76:	2000      	movs	r0, #0
  400c78:	4770      	bx	lr
  400c7a:	2000      	movs	r0, #0
}
  400c7c:	4770      	bx	lr
  400c7e:	bf00      	nop
  400c80:	400e0600 	.word	0x400e0600

00400c84 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400c84:	6943      	ldr	r3, [r0, #20]
  400c86:	f013 0f02 	tst.w	r3, #2
  400c8a:	d002      	beq.n	400c92 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400c8c:	61c1      	str	r1, [r0, #28]
	return 0;
  400c8e:	2000      	movs	r0, #0
  400c90:	4770      	bx	lr
		return 1;
  400c92:	2001      	movs	r0, #1
}
  400c94:	4770      	bx	lr

00400c96 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400c96:	6943      	ldr	r3, [r0, #20]
  400c98:	f013 0f01 	tst.w	r3, #1
  400c9c:	d003      	beq.n	400ca6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c9e:	6983      	ldr	r3, [r0, #24]
  400ca0:	700b      	strb	r3, [r1, #0]
	return 0;
  400ca2:	2000      	movs	r0, #0
  400ca4:	4770      	bx	lr
		return 1;
  400ca6:	2001      	movs	r0, #1
}
  400ca8:	4770      	bx	lr

00400caa <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400caa:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400cac:	010b      	lsls	r3, r1, #4
  400cae:	4293      	cmp	r3, r2
  400cb0:	d914      	bls.n	400cdc <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400cb2:	00c9      	lsls	r1, r1, #3
  400cb4:	084b      	lsrs	r3, r1, #1
  400cb6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400cba:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400cbe:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400cc0:	1e5c      	subs	r4, r3, #1
  400cc2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400cc6:	428c      	cmp	r4, r1
  400cc8:	d901      	bls.n	400cce <usart_set_async_baudrate+0x24>
		return 1;
  400cca:	2001      	movs	r0, #1
  400ccc:	e017      	b.n	400cfe <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400cce:	6841      	ldr	r1, [r0, #4]
  400cd0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400cd4:	6041      	str	r1, [r0, #4]
  400cd6:	e00c      	b.n	400cf2 <usart_set_async_baudrate+0x48>
		return 1;
  400cd8:	2001      	movs	r0, #1
  400cda:	e010      	b.n	400cfe <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400cdc:	0859      	lsrs	r1, r3, #1
  400cde:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400ce2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400ce6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400ce8:	1e5c      	subs	r4, r3, #1
  400cea:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400cee:	428c      	cmp	r4, r1
  400cf0:	d8f2      	bhi.n	400cd8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400cf2:	0412      	lsls	r2, r2, #16
  400cf4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400cf8:	431a      	orrs	r2, r3
  400cfa:	6202      	str	r2, [r0, #32]

	return 0;
  400cfc:	2000      	movs	r0, #0
}
  400cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d02:	4770      	bx	lr

00400d04 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400d04:	4b08      	ldr	r3, [pc, #32]	; (400d28 <usart_reset+0x24>)
  400d06:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400d0a:	2300      	movs	r3, #0
  400d0c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400d0e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400d10:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400d12:	2388      	movs	r3, #136	; 0x88
  400d14:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400d16:	2324      	movs	r3, #36	; 0x24
  400d18:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400d1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d1e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400d20:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400d24:	6003      	str	r3, [r0, #0]
  400d26:	4770      	bx	lr
  400d28:	55534100 	.word	0x55534100

00400d2c <usart_init_rs232>:
{
  400d2c:	b570      	push	{r4, r5, r6, lr}
  400d2e:	4605      	mov	r5, r0
  400d30:	460c      	mov	r4, r1
  400d32:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400d34:	4b0f      	ldr	r3, [pc, #60]	; (400d74 <usart_init_rs232+0x48>)
  400d36:	4798      	blx	r3
	ul_reg_val = 0;
  400d38:	2200      	movs	r2, #0
  400d3a:	4b0f      	ldr	r3, [pc, #60]	; (400d78 <usart_init_rs232+0x4c>)
  400d3c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400d3e:	b1a4      	cbz	r4, 400d6a <usart_init_rs232+0x3e>
  400d40:	4632      	mov	r2, r6
  400d42:	6821      	ldr	r1, [r4, #0]
  400d44:	4628      	mov	r0, r5
  400d46:	4b0d      	ldr	r3, [pc, #52]	; (400d7c <usart_init_rs232+0x50>)
  400d48:	4798      	blx	r3
  400d4a:	4602      	mov	r2, r0
  400d4c:	b978      	cbnz	r0, 400d6e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d4e:	6863      	ldr	r3, [r4, #4]
  400d50:	68a1      	ldr	r1, [r4, #8]
  400d52:	430b      	orrs	r3, r1
  400d54:	6921      	ldr	r1, [r4, #16]
  400d56:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d58:	68e1      	ldr	r1, [r4, #12]
  400d5a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d5c:	4906      	ldr	r1, [pc, #24]	; (400d78 <usart_init_rs232+0x4c>)
  400d5e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400d60:	6869      	ldr	r1, [r5, #4]
  400d62:	430b      	orrs	r3, r1
  400d64:	606b      	str	r3, [r5, #4]
}
  400d66:	4610      	mov	r0, r2
  400d68:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400d6a:	2201      	movs	r2, #1
  400d6c:	e7fb      	b.n	400d66 <usart_init_rs232+0x3a>
  400d6e:	2201      	movs	r2, #1
  400d70:	e7f9      	b.n	400d66 <usart_init_rs232+0x3a>
  400d72:	bf00      	nop
  400d74:	00400d05 	.word	0x00400d05
  400d78:	20400d30 	.word	0x20400d30
  400d7c:	00400cab 	.word	0x00400cab

00400d80 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400d80:	2340      	movs	r3, #64	; 0x40
  400d82:	6003      	str	r3, [r0, #0]
  400d84:	4770      	bx	lr

00400d86 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400d86:	2310      	movs	r3, #16
  400d88:	6003      	str	r3, [r0, #0]
  400d8a:	4770      	bx	lr

00400d8c <usart_is_tx_ready>:
	return (p_usart->US_CSR & US_CSR_TXRDY) > 0;
  400d8c:	6940      	ldr	r0, [r0, #20]
}
  400d8e:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400d92:	4770      	bx	lr

00400d94 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400d94:	6943      	ldr	r3, [r0, #20]
  400d96:	f013 0f02 	tst.w	r3, #2
  400d9a:	d004      	beq.n	400da6 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400d9c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400da0:	61c1      	str	r1, [r0, #28]
	return 0;
  400da2:	2000      	movs	r0, #0
  400da4:	4770      	bx	lr
		return 1;
  400da6:	2001      	movs	r0, #1
}
  400da8:	4770      	bx	lr

00400daa <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400daa:	6943      	ldr	r3, [r0, #20]
  400dac:	f013 0f01 	tst.w	r3, #1
  400db0:	d005      	beq.n	400dbe <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400db2:	6983      	ldr	r3, [r0, #24]
  400db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400db8:	600b      	str	r3, [r1, #0]
	return 0;
  400dba:	2000      	movs	r0, #0
  400dbc:	4770      	bx	lr
		return 1;
  400dbe:	2001      	movs	r0, #1
}
  400dc0:	4770      	bx	lr

00400dc2 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400dc2:	e7fe      	b.n	400dc2 <Dummy_Handler>

00400dc4 <Reset_Handler>:
{
  400dc4:	b500      	push	{lr}
  400dc6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400dc8:	4b25      	ldr	r3, [pc, #148]	; (400e60 <Reset_Handler+0x9c>)
  400dca:	4a26      	ldr	r2, [pc, #152]	; (400e64 <Reset_Handler+0xa0>)
  400dcc:	429a      	cmp	r2, r3
  400dce:	d010      	beq.n	400df2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400dd0:	4b25      	ldr	r3, [pc, #148]	; (400e68 <Reset_Handler+0xa4>)
  400dd2:	4a23      	ldr	r2, [pc, #140]	; (400e60 <Reset_Handler+0x9c>)
  400dd4:	429a      	cmp	r2, r3
  400dd6:	d20c      	bcs.n	400df2 <Reset_Handler+0x2e>
  400dd8:	3b01      	subs	r3, #1
  400dda:	1a9b      	subs	r3, r3, r2
  400ddc:	f023 0303 	bic.w	r3, r3, #3
  400de0:	3304      	adds	r3, #4
  400de2:	4413      	add	r3, r2
  400de4:	491f      	ldr	r1, [pc, #124]	; (400e64 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400de6:	f851 0b04 	ldr.w	r0, [r1], #4
  400dea:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400dee:	429a      	cmp	r2, r3
  400df0:	d1f9      	bne.n	400de6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400df2:	4b1e      	ldr	r3, [pc, #120]	; (400e6c <Reset_Handler+0xa8>)
  400df4:	4a1e      	ldr	r2, [pc, #120]	; (400e70 <Reset_Handler+0xac>)
  400df6:	429a      	cmp	r2, r3
  400df8:	d20a      	bcs.n	400e10 <Reset_Handler+0x4c>
  400dfa:	3b01      	subs	r3, #1
  400dfc:	1a9b      	subs	r3, r3, r2
  400dfe:	f023 0303 	bic.w	r3, r3, #3
  400e02:	3304      	adds	r3, #4
  400e04:	4413      	add	r3, r2
                *pDest++ = 0;
  400e06:	2100      	movs	r1, #0
  400e08:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400e0c:	4293      	cmp	r3, r2
  400e0e:	d1fb      	bne.n	400e08 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e10:	4a18      	ldr	r2, [pc, #96]	; (400e74 <Reset_Handler+0xb0>)
  400e12:	4b19      	ldr	r3, [pc, #100]	; (400e78 <Reset_Handler+0xb4>)
  400e14:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400e18:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e1a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e1e:	fab3 f383 	clz	r3, r3
  400e22:	095b      	lsrs	r3, r3, #5
  400e24:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400e26:	b672      	cpsid	i
  400e28:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e2c:	2200      	movs	r2, #0
  400e2e:	4b13      	ldr	r3, [pc, #76]	; (400e7c <Reset_Handler+0xb8>)
  400e30:	701a      	strb	r2, [r3, #0]
	return flags;
  400e32:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400e34:	4a12      	ldr	r2, [pc, #72]	; (400e80 <Reset_Handler+0xbc>)
  400e36:	6813      	ldr	r3, [r2, #0]
  400e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400e3c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400e3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e42:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400e46:	b129      	cbz	r1, 400e54 <Reset_Handler+0x90>
		cpu_irq_enable();
  400e48:	2201      	movs	r2, #1
  400e4a:	4b0c      	ldr	r3, [pc, #48]	; (400e7c <Reset_Handler+0xb8>)
  400e4c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400e4e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e52:	b662      	cpsie	i
        __libc_init_array();
  400e54:	4b0b      	ldr	r3, [pc, #44]	; (400e84 <Reset_Handler+0xc0>)
  400e56:	4798      	blx	r3
        main();
  400e58:	4b0b      	ldr	r3, [pc, #44]	; (400e88 <Reset_Handler+0xc4>)
  400e5a:	4798      	blx	r3
  400e5c:	e7fe      	b.n	400e5c <Reset_Handler+0x98>
  400e5e:	bf00      	nop
  400e60:	20400000 	.word	0x20400000
  400e64:	0040a8ec 	.word	0x0040a8ec
  400e68:	20400b10 	.word	0x20400b10
  400e6c:	20400fc8 	.word	0x20400fc8
  400e70:	20400b10 	.word	0x20400b10
  400e74:	e000ed00 	.word	0xe000ed00
  400e78:	00400000 	.word	0x00400000
  400e7c:	2040000a 	.word	0x2040000a
  400e80:	e000ed88 	.word	0xe000ed88
  400e84:	0040483d 	.word	0x0040483d
  400e88:	00403e61 	.word	0x00403e61

00400e8c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400e8c:	4b3b      	ldr	r3, [pc, #236]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e90:	f003 0303 	and.w	r3, r3, #3
  400e94:	2b01      	cmp	r3, #1
  400e96:	d01d      	beq.n	400ed4 <SystemCoreClockUpdate+0x48>
  400e98:	b183      	cbz	r3, 400ebc <SystemCoreClockUpdate+0x30>
  400e9a:	2b02      	cmp	r3, #2
  400e9c:	d036      	beq.n	400f0c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400e9e:	4b37      	ldr	r3, [pc, #220]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ea2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ea6:	2b70      	cmp	r3, #112	; 0x70
  400ea8:	d05f      	beq.n	400f6a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400eaa:	4b34      	ldr	r3, [pc, #208]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400eac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400eae:	4934      	ldr	r1, [pc, #208]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400eb0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400eb4:	680b      	ldr	r3, [r1, #0]
  400eb6:	40d3      	lsrs	r3, r2
  400eb8:	600b      	str	r3, [r1, #0]
  400eba:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400ebc:	4b31      	ldr	r3, [pc, #196]	; (400f84 <SystemCoreClockUpdate+0xf8>)
  400ebe:	695b      	ldr	r3, [r3, #20]
  400ec0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ec4:	bf14      	ite	ne
  400ec6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400eca:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400ece:	4b2c      	ldr	r3, [pc, #176]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400ed0:	601a      	str	r2, [r3, #0]
  400ed2:	e7e4      	b.n	400e9e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ed4:	4b29      	ldr	r3, [pc, #164]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400ed6:	6a1b      	ldr	r3, [r3, #32]
  400ed8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400edc:	d003      	beq.n	400ee6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400ede:	4a2a      	ldr	r2, [pc, #168]	; (400f88 <SystemCoreClockUpdate+0xfc>)
  400ee0:	4b27      	ldr	r3, [pc, #156]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400ee2:	601a      	str	r2, [r3, #0]
  400ee4:	e7db      	b.n	400e9e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ee6:	4a29      	ldr	r2, [pc, #164]	; (400f8c <SystemCoreClockUpdate+0x100>)
  400ee8:	4b25      	ldr	r3, [pc, #148]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400eea:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400eec:	4b23      	ldr	r3, [pc, #140]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400eee:	6a1b      	ldr	r3, [r3, #32]
  400ef0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ef4:	2b10      	cmp	r3, #16
  400ef6:	d005      	beq.n	400f04 <SystemCoreClockUpdate+0x78>
  400ef8:	2b20      	cmp	r3, #32
  400efa:	d1d0      	bne.n	400e9e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400efc:	4a22      	ldr	r2, [pc, #136]	; (400f88 <SystemCoreClockUpdate+0xfc>)
  400efe:	4b20      	ldr	r3, [pc, #128]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f00:	601a      	str	r2, [r3, #0]
          break;
  400f02:	e7cc      	b.n	400e9e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400f04:	4a22      	ldr	r2, [pc, #136]	; (400f90 <SystemCoreClockUpdate+0x104>)
  400f06:	4b1e      	ldr	r3, [pc, #120]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f08:	601a      	str	r2, [r3, #0]
          break;
  400f0a:	e7c8      	b.n	400e9e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f0c:	4b1b      	ldr	r3, [pc, #108]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400f0e:	6a1b      	ldr	r3, [r3, #32]
  400f10:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f14:	d016      	beq.n	400f44 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400f16:	4a1c      	ldr	r2, [pc, #112]	; (400f88 <SystemCoreClockUpdate+0xfc>)
  400f18:	4b19      	ldr	r3, [pc, #100]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f1a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400f1c:	4b17      	ldr	r3, [pc, #92]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f20:	f003 0303 	and.w	r3, r3, #3
  400f24:	2b02      	cmp	r3, #2
  400f26:	d1ba      	bne.n	400e9e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f28:	4a14      	ldr	r2, [pc, #80]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400f2a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f2c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400f2e:	4814      	ldr	r0, [pc, #80]	; (400f80 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f30:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400f34:	6803      	ldr	r3, [r0, #0]
  400f36:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f3a:	b2d2      	uxtb	r2, r2
  400f3c:	fbb3 f3f2 	udiv	r3, r3, r2
  400f40:	6003      	str	r3, [r0, #0]
  400f42:	e7ac      	b.n	400e9e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f44:	4a11      	ldr	r2, [pc, #68]	; (400f8c <SystemCoreClockUpdate+0x100>)
  400f46:	4b0e      	ldr	r3, [pc, #56]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f48:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f4a:	4b0c      	ldr	r3, [pc, #48]	; (400f7c <SystemCoreClockUpdate+0xf0>)
  400f4c:	6a1b      	ldr	r3, [r3, #32]
  400f4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f52:	2b10      	cmp	r3, #16
  400f54:	d005      	beq.n	400f62 <SystemCoreClockUpdate+0xd6>
  400f56:	2b20      	cmp	r3, #32
  400f58:	d1e0      	bne.n	400f1c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400f5a:	4a0b      	ldr	r2, [pc, #44]	; (400f88 <SystemCoreClockUpdate+0xfc>)
  400f5c:	4b08      	ldr	r3, [pc, #32]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f5e:	601a      	str	r2, [r3, #0]
          break;
  400f60:	e7dc      	b.n	400f1c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400f62:	4a0b      	ldr	r2, [pc, #44]	; (400f90 <SystemCoreClockUpdate+0x104>)
  400f64:	4b06      	ldr	r3, [pc, #24]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f66:	601a      	str	r2, [r3, #0]
          break;
  400f68:	e7d8      	b.n	400f1c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400f6a:	4a05      	ldr	r2, [pc, #20]	; (400f80 <SystemCoreClockUpdate+0xf4>)
  400f6c:	6813      	ldr	r3, [r2, #0]
  400f6e:	4909      	ldr	r1, [pc, #36]	; (400f94 <SystemCoreClockUpdate+0x108>)
  400f70:	fba1 1303 	umull	r1, r3, r1, r3
  400f74:	085b      	lsrs	r3, r3, #1
  400f76:	6013      	str	r3, [r2, #0]
  400f78:	4770      	bx	lr
  400f7a:	bf00      	nop
  400f7c:	400e0600 	.word	0x400e0600
  400f80:	2040000c 	.word	0x2040000c
  400f84:	400e1810 	.word	0x400e1810
  400f88:	00b71b00 	.word	0x00b71b00
  400f8c:	003d0900 	.word	0x003d0900
  400f90:	007a1200 	.word	0x007a1200
  400f94:	aaaaaaab 	.word	0xaaaaaaab

00400f98 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400f98:	4b16      	ldr	r3, [pc, #88]	; (400ff4 <system_init_flash+0x5c>)
  400f9a:	4298      	cmp	r0, r3
  400f9c:	d913      	bls.n	400fc6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400f9e:	4b16      	ldr	r3, [pc, #88]	; (400ff8 <system_init_flash+0x60>)
  400fa0:	4298      	cmp	r0, r3
  400fa2:	d915      	bls.n	400fd0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400fa4:	4b15      	ldr	r3, [pc, #84]	; (400ffc <system_init_flash+0x64>)
  400fa6:	4298      	cmp	r0, r3
  400fa8:	d916      	bls.n	400fd8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400faa:	4b15      	ldr	r3, [pc, #84]	; (401000 <system_init_flash+0x68>)
  400fac:	4298      	cmp	r0, r3
  400fae:	d917      	bls.n	400fe0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400fb0:	4b14      	ldr	r3, [pc, #80]	; (401004 <system_init_flash+0x6c>)
  400fb2:	4298      	cmp	r0, r3
  400fb4:	d918      	bls.n	400fe8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400fb6:	4b14      	ldr	r3, [pc, #80]	; (401008 <system_init_flash+0x70>)
  400fb8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400fba:	bf94      	ite	ls
  400fbc:	4a13      	ldrls	r2, [pc, #76]	; (40100c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400fbe:	4a14      	ldrhi	r2, [pc, #80]	; (401010 <system_init_flash+0x78>)
  400fc0:	4b14      	ldr	r3, [pc, #80]	; (401014 <system_init_flash+0x7c>)
  400fc2:	601a      	str	r2, [r3, #0]
  400fc4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fc6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400fca:	4b12      	ldr	r3, [pc, #72]	; (401014 <system_init_flash+0x7c>)
  400fcc:	601a      	str	r2, [r3, #0]
  400fce:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400fd0:	4a11      	ldr	r2, [pc, #68]	; (401018 <system_init_flash+0x80>)
  400fd2:	4b10      	ldr	r3, [pc, #64]	; (401014 <system_init_flash+0x7c>)
  400fd4:	601a      	str	r2, [r3, #0]
  400fd6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400fd8:	4a10      	ldr	r2, [pc, #64]	; (40101c <system_init_flash+0x84>)
  400fda:	4b0e      	ldr	r3, [pc, #56]	; (401014 <system_init_flash+0x7c>)
  400fdc:	601a      	str	r2, [r3, #0]
  400fde:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400fe0:	4a0f      	ldr	r2, [pc, #60]	; (401020 <system_init_flash+0x88>)
  400fe2:	4b0c      	ldr	r3, [pc, #48]	; (401014 <system_init_flash+0x7c>)
  400fe4:	601a      	str	r2, [r3, #0]
  400fe6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400fe8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400fec:	4b09      	ldr	r3, [pc, #36]	; (401014 <system_init_flash+0x7c>)
  400fee:	601a      	str	r2, [r3, #0]
  400ff0:	4770      	bx	lr
  400ff2:	bf00      	nop
  400ff4:	015ef3bf 	.word	0x015ef3bf
  400ff8:	02bde77f 	.word	0x02bde77f
  400ffc:	041cdb3f 	.word	0x041cdb3f
  401000:	057bceff 	.word	0x057bceff
  401004:	06dac2bf 	.word	0x06dac2bf
  401008:	0839b67f 	.word	0x0839b67f
  40100c:	04000500 	.word	0x04000500
  401010:	04000600 	.word	0x04000600
  401014:	400e0c00 	.word	0x400e0c00
  401018:	04000100 	.word	0x04000100
  40101c:	04000200 	.word	0x04000200
  401020:	04000300 	.word	0x04000300

00401024 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401024:	4b0a      	ldr	r3, [pc, #40]	; (401050 <_sbrk+0x2c>)
  401026:	681b      	ldr	r3, [r3, #0]
  401028:	b153      	cbz	r3, 401040 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40102a:	4b09      	ldr	r3, [pc, #36]	; (401050 <_sbrk+0x2c>)
  40102c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40102e:	181a      	adds	r2, r3, r0
  401030:	4908      	ldr	r1, [pc, #32]	; (401054 <_sbrk+0x30>)
  401032:	4291      	cmp	r1, r2
  401034:	db08      	blt.n	401048 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401036:	4610      	mov	r0, r2
  401038:	4a05      	ldr	r2, [pc, #20]	; (401050 <_sbrk+0x2c>)
  40103a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40103c:	4618      	mov	r0, r3
  40103e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401040:	4a05      	ldr	r2, [pc, #20]	; (401058 <_sbrk+0x34>)
  401042:	4b03      	ldr	r3, [pc, #12]	; (401050 <_sbrk+0x2c>)
  401044:	601a      	str	r2, [r3, #0]
  401046:	e7f0      	b.n	40102a <_sbrk+0x6>
		return (caddr_t) -1;	
  401048:	f04f 30ff 	mov.w	r0, #4294967295
}
  40104c:	4770      	bx	lr
  40104e:	bf00      	nop
  401050:	20400d34 	.word	0x20400d34
  401054:	2045fffc 	.word	0x2045fffc
  401058:	204031c8 	.word	0x204031c8

0040105c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40105c:	f04f 30ff 	mov.w	r0, #4294967295
  401060:	4770      	bx	lr

00401062 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401062:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401066:	604b      	str	r3, [r1, #4]

	return 0;
}
  401068:	2000      	movs	r0, #0
  40106a:	4770      	bx	lr

0040106c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40106c:	2001      	movs	r0, #1
  40106e:	4770      	bx	lr

00401070 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401070:	2000      	movs	r0, #0
  401072:	4770      	bx	lr

00401074 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401074:	f100 0308 	add.w	r3, r0, #8
  401078:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40107a:	f04f 32ff 	mov.w	r2, #4294967295
  40107e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401080:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401082:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401084:	2300      	movs	r3, #0
  401086:	6003      	str	r3, [r0, #0]
  401088:	4770      	bx	lr

0040108a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40108a:	2300      	movs	r3, #0
  40108c:	6103      	str	r3, [r0, #16]
  40108e:	4770      	bx	lr

00401090 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401090:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401092:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401094:	689a      	ldr	r2, [r3, #8]
  401096:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401098:	689a      	ldr	r2, [r3, #8]
  40109a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  40109c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40109e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4010a0:	6803      	ldr	r3, [r0, #0]
  4010a2:	3301      	adds	r3, #1
  4010a4:	6003      	str	r3, [r0, #0]
  4010a6:	4770      	bx	lr

004010a8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4010a8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4010aa:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4010ac:	f1b5 3fff 	cmp.w	r5, #4294967295
  4010b0:	d002      	beq.n	4010b8 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010b2:	f100 0208 	add.w	r2, r0, #8
  4010b6:	e002      	b.n	4010be <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4010b8:	6902      	ldr	r2, [r0, #16]
  4010ba:	e004      	b.n	4010c6 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010bc:	461a      	mov	r2, r3
  4010be:	6853      	ldr	r3, [r2, #4]
  4010c0:	681c      	ldr	r4, [r3, #0]
  4010c2:	42a5      	cmp	r5, r4
  4010c4:	d2fa      	bcs.n	4010bc <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4010c6:	6853      	ldr	r3, [r2, #4]
  4010c8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4010ca:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4010cc:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4010ce:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4010d0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4010d2:	6803      	ldr	r3, [r0, #0]
  4010d4:	3301      	adds	r3, #1
  4010d6:	6003      	str	r3, [r0, #0]
}
  4010d8:	bc30      	pop	{r4, r5}
  4010da:	4770      	bx	lr

004010dc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4010dc:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4010de:	6842      	ldr	r2, [r0, #4]
  4010e0:	6881      	ldr	r1, [r0, #8]
  4010e2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4010e4:	6882      	ldr	r2, [r0, #8]
  4010e6:	6841      	ldr	r1, [r0, #4]
  4010e8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4010ea:	685a      	ldr	r2, [r3, #4]
  4010ec:	4290      	cmp	r0, r2
  4010ee:	d005      	beq.n	4010fc <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4010f0:	2200      	movs	r2, #0
  4010f2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4010f4:	6818      	ldr	r0, [r3, #0]
  4010f6:	3801      	subs	r0, #1
  4010f8:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4010fa:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4010fc:	6882      	ldr	r2, [r0, #8]
  4010fe:	605a      	str	r2, [r3, #4]
  401100:	e7f6      	b.n	4010f0 <uxListRemove+0x14>
	...

00401104 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401104:	4b0d      	ldr	r3, [pc, #52]	; (40113c <prvTaskExitError+0x38>)
  401106:	681b      	ldr	r3, [r3, #0]
  401108:	f1b3 3fff 	cmp.w	r3, #4294967295
  40110c:	d00a      	beq.n	401124 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40110e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401112:	b672      	cpsid	i
  401114:	f383 8811 	msr	BASEPRI, r3
  401118:	f3bf 8f6f 	isb	sy
  40111c:	f3bf 8f4f 	dsb	sy
  401120:	b662      	cpsie	i
  401122:	e7fe      	b.n	401122 <prvTaskExitError+0x1e>
  401124:	f04f 0380 	mov.w	r3, #128	; 0x80
  401128:	b672      	cpsid	i
  40112a:	f383 8811 	msr	BASEPRI, r3
  40112e:	f3bf 8f6f 	isb	sy
  401132:	f3bf 8f4f 	dsb	sy
  401136:	b662      	cpsie	i
  401138:	e7fe      	b.n	401138 <prvTaskExitError+0x34>
  40113a:	bf00      	nop
  40113c:	20400010 	.word	0x20400010

00401140 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401140:	4806      	ldr	r0, [pc, #24]	; (40115c <prvPortStartFirstTask+0x1c>)
  401142:	6800      	ldr	r0, [r0, #0]
  401144:	6800      	ldr	r0, [r0, #0]
  401146:	f380 8808 	msr	MSP, r0
  40114a:	b662      	cpsie	i
  40114c:	b661      	cpsie	f
  40114e:	f3bf 8f4f 	dsb	sy
  401152:	f3bf 8f6f 	isb	sy
  401156:	df00      	svc	0
  401158:	bf00      	nop
  40115a:	0000      	.short	0x0000
  40115c:	e000ed08 	.word	0xe000ed08

00401160 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401160:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401170 <vPortEnableVFP+0x10>
  401164:	6801      	ldr	r1, [r0, #0]
  401166:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40116a:	6001      	str	r1, [r0, #0]
  40116c:	4770      	bx	lr
  40116e:	0000      	.short	0x0000
  401170:	e000ed88 	.word	0xe000ed88

00401174 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401174:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401178:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  40117c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401180:	4b05      	ldr	r3, [pc, #20]	; (401198 <pxPortInitialiseStack+0x24>)
  401182:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401186:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40118a:	f06f 0302 	mvn.w	r3, #2
  40118e:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401192:	3844      	subs	r0, #68	; 0x44
  401194:	4770      	bx	lr
  401196:	bf00      	nop
  401198:	00401105 	.word	0x00401105

0040119c <SVC_Handler>:
	__asm volatile (
  40119c:	4b06      	ldr	r3, [pc, #24]	; (4011b8 <pxCurrentTCBConst2>)
  40119e:	6819      	ldr	r1, [r3, #0]
  4011a0:	6808      	ldr	r0, [r1, #0]
  4011a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011a6:	f380 8809 	msr	PSP, r0
  4011aa:	f3bf 8f6f 	isb	sy
  4011ae:	f04f 0000 	mov.w	r0, #0
  4011b2:	f380 8811 	msr	BASEPRI, r0
  4011b6:	4770      	bx	lr

004011b8 <pxCurrentTCBConst2>:
  4011b8:	20400d40 	.word	0x20400d40
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop

004011c0 <vPortEnterCritical>:
  4011c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011c4:	b672      	cpsid	i
  4011c6:	f383 8811 	msr	BASEPRI, r3
  4011ca:	f3bf 8f6f 	isb	sy
  4011ce:	f3bf 8f4f 	dsb	sy
  4011d2:	b662      	cpsie	i
	uxCriticalNesting++;
  4011d4:	4a0b      	ldr	r2, [pc, #44]	; (401204 <vPortEnterCritical+0x44>)
  4011d6:	6813      	ldr	r3, [r2, #0]
  4011d8:	3301      	adds	r3, #1
  4011da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4011dc:	2b01      	cmp	r3, #1
  4011de:	d10f      	bne.n	401200 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4011e0:	4b09      	ldr	r3, [pc, #36]	; (401208 <vPortEnterCritical+0x48>)
  4011e2:	681b      	ldr	r3, [r3, #0]
  4011e4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4011e8:	d00a      	beq.n	401200 <vPortEnterCritical+0x40>
  4011ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011ee:	b672      	cpsid	i
  4011f0:	f383 8811 	msr	BASEPRI, r3
  4011f4:	f3bf 8f6f 	isb	sy
  4011f8:	f3bf 8f4f 	dsb	sy
  4011fc:	b662      	cpsie	i
  4011fe:	e7fe      	b.n	4011fe <vPortEnterCritical+0x3e>
  401200:	4770      	bx	lr
  401202:	bf00      	nop
  401204:	20400010 	.word	0x20400010
  401208:	e000ed04 	.word	0xe000ed04

0040120c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  40120c:	4b0a      	ldr	r3, [pc, #40]	; (401238 <vPortExitCritical+0x2c>)
  40120e:	681b      	ldr	r3, [r3, #0]
  401210:	b953      	cbnz	r3, 401228 <vPortExitCritical+0x1c>
  401212:	f04f 0380 	mov.w	r3, #128	; 0x80
  401216:	b672      	cpsid	i
  401218:	f383 8811 	msr	BASEPRI, r3
  40121c:	f3bf 8f6f 	isb	sy
  401220:	f3bf 8f4f 	dsb	sy
  401224:	b662      	cpsie	i
  401226:	e7fe      	b.n	401226 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401228:	3b01      	subs	r3, #1
  40122a:	4a03      	ldr	r2, [pc, #12]	; (401238 <vPortExitCritical+0x2c>)
  40122c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40122e:	b90b      	cbnz	r3, 401234 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401230:	f383 8811 	msr	BASEPRI, r3
  401234:	4770      	bx	lr
  401236:	bf00      	nop
  401238:	20400010 	.word	0x20400010

0040123c <PendSV_Handler>:
	__asm volatile
  40123c:	f3ef 8009 	mrs	r0, PSP
  401240:	f3bf 8f6f 	isb	sy
  401244:	4b15      	ldr	r3, [pc, #84]	; (40129c <pxCurrentTCBConst>)
  401246:	681a      	ldr	r2, [r3, #0]
  401248:	f01e 0f10 	tst.w	lr, #16
  40124c:	bf08      	it	eq
  40124e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401252:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401256:	6010      	str	r0, [r2, #0]
  401258:	f84d 3d04 	str.w	r3, [sp, #-4]!
  40125c:	f04f 0080 	mov.w	r0, #128	; 0x80
  401260:	b672      	cpsid	i
  401262:	f380 8811 	msr	BASEPRI, r0
  401266:	f3bf 8f4f 	dsb	sy
  40126a:	f3bf 8f6f 	isb	sy
  40126e:	b662      	cpsie	i
  401270:	f001 f8fe 	bl	402470 <vTaskSwitchContext>
  401274:	f04f 0000 	mov.w	r0, #0
  401278:	f380 8811 	msr	BASEPRI, r0
  40127c:	bc08      	pop	{r3}
  40127e:	6819      	ldr	r1, [r3, #0]
  401280:	6808      	ldr	r0, [r1, #0]
  401282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401286:	f01e 0f10 	tst.w	lr, #16
  40128a:	bf08      	it	eq
  40128c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401290:	f380 8809 	msr	PSP, r0
  401294:	f3bf 8f6f 	isb	sy
  401298:	4770      	bx	lr
  40129a:	bf00      	nop

0040129c <pxCurrentTCBConst>:
  40129c:	20400d40 	.word	0x20400d40
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop

004012a4 <SysTick_Handler>:
{
  4012a4:	b508      	push	{r3, lr}
	__asm volatile
  4012a6:	f3ef 8311 	mrs	r3, BASEPRI
  4012aa:	f04f 0280 	mov.w	r2, #128	; 0x80
  4012ae:	b672      	cpsid	i
  4012b0:	f382 8811 	msr	BASEPRI, r2
  4012b4:	f3bf 8f6f 	isb	sy
  4012b8:	f3bf 8f4f 	dsb	sy
  4012bc:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4012be:	4b05      	ldr	r3, [pc, #20]	; (4012d4 <SysTick_Handler+0x30>)
  4012c0:	4798      	blx	r3
  4012c2:	b118      	cbz	r0, 4012cc <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4012c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012c8:	4b03      	ldr	r3, [pc, #12]	; (4012d8 <SysTick_Handler+0x34>)
  4012ca:	601a      	str	r2, [r3, #0]
	__asm volatile
  4012cc:	2300      	movs	r3, #0
  4012ce:	f383 8811 	msr	BASEPRI, r3
  4012d2:	bd08      	pop	{r3, pc}
  4012d4:	004020dd 	.word	0x004020dd
  4012d8:	e000ed04 	.word	0xe000ed04

004012dc <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4012dc:	4a03      	ldr	r2, [pc, #12]	; (4012ec <vPortSetupTimerInterrupt+0x10>)
  4012de:	4b04      	ldr	r3, [pc, #16]	; (4012f0 <vPortSetupTimerInterrupt+0x14>)
  4012e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4012e2:	2207      	movs	r2, #7
  4012e4:	3b04      	subs	r3, #4
  4012e6:	601a      	str	r2, [r3, #0]
  4012e8:	4770      	bx	lr
  4012ea:	bf00      	nop
  4012ec:	000927bf 	.word	0x000927bf
  4012f0:	e000e014 	.word	0xe000e014

004012f4 <xPortStartScheduler>:
{
  4012f4:	b500      	push	{lr}
  4012f6:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4012f8:	4b25      	ldr	r3, [pc, #148]	; (401390 <xPortStartScheduler+0x9c>)
  4012fa:	781a      	ldrb	r2, [r3, #0]
  4012fc:	b2d2      	uxtb	r2, r2
  4012fe:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401300:	22ff      	movs	r2, #255	; 0xff
  401302:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401304:	781b      	ldrb	r3, [r3, #0]
  401306:	b2db      	uxtb	r3, r3
  401308:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  40130c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401310:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401314:	4a1f      	ldr	r2, [pc, #124]	; (401394 <xPortStartScheduler+0xa0>)
  401316:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401318:	2207      	movs	r2, #7
  40131a:	4b1f      	ldr	r3, [pc, #124]	; (401398 <xPortStartScheduler+0xa4>)
  40131c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40131e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401322:	f013 0f80 	tst.w	r3, #128	; 0x80
  401326:	d010      	beq.n	40134a <xPortStartScheduler+0x56>
  401328:	2206      	movs	r2, #6
  40132a:	e000      	b.n	40132e <xPortStartScheduler+0x3a>
  40132c:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40132e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401332:	005b      	lsls	r3, r3, #1
  401334:	b2db      	uxtb	r3, r3
  401336:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40133a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40133e:	1e51      	subs	r1, r2, #1
  401340:	f013 0f80 	tst.w	r3, #128	; 0x80
  401344:	d1f2      	bne.n	40132c <xPortStartScheduler+0x38>
  401346:	4b14      	ldr	r3, [pc, #80]	; (401398 <xPortStartScheduler+0xa4>)
  401348:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40134a:	4a13      	ldr	r2, [pc, #76]	; (401398 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  40134c:	6813      	ldr	r3, [r2, #0]
  40134e:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401350:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401354:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401356:	9b01      	ldr	r3, [sp, #4]
  401358:	b2db      	uxtb	r3, r3
  40135a:	4a0d      	ldr	r2, [pc, #52]	; (401390 <xPortStartScheduler+0x9c>)
  40135c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40135e:	4b0f      	ldr	r3, [pc, #60]	; (40139c <xPortStartScheduler+0xa8>)
  401360:	681a      	ldr	r2, [r3, #0]
  401362:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401366:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401368:	681a      	ldr	r2, [r3, #0]
  40136a:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40136e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401370:	4b0b      	ldr	r3, [pc, #44]	; (4013a0 <xPortStartScheduler+0xac>)
  401372:	4798      	blx	r3
	uxCriticalNesting = 0;
  401374:	2200      	movs	r2, #0
  401376:	4b0b      	ldr	r3, [pc, #44]	; (4013a4 <xPortStartScheduler+0xb0>)
  401378:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40137a:	4b0b      	ldr	r3, [pc, #44]	; (4013a8 <xPortStartScheduler+0xb4>)
  40137c:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40137e:	4a0b      	ldr	r2, [pc, #44]	; (4013ac <xPortStartScheduler+0xb8>)
  401380:	6813      	ldr	r3, [r2, #0]
  401382:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401386:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401388:	4b09      	ldr	r3, [pc, #36]	; (4013b0 <xPortStartScheduler+0xbc>)
  40138a:	4798      	blx	r3
	prvTaskExitError();
  40138c:	4b09      	ldr	r3, [pc, #36]	; (4013b4 <xPortStartScheduler+0xc0>)
  40138e:	4798      	blx	r3
  401390:	e000e400 	.word	0xe000e400
  401394:	20400d38 	.word	0x20400d38
  401398:	20400d3c 	.word	0x20400d3c
  40139c:	e000ed20 	.word	0xe000ed20
  4013a0:	004012dd 	.word	0x004012dd
  4013a4:	20400010 	.word	0x20400010
  4013a8:	00401161 	.word	0x00401161
  4013ac:	e000ef34 	.word	0xe000ef34
  4013b0:	00401141 	.word	0x00401141
  4013b4:	00401105 	.word	0x00401105

004013b8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4013b8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4013bc:	2b0f      	cmp	r3, #15
  4013be:	d911      	bls.n	4013e4 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4013c0:	4a12      	ldr	r2, [pc, #72]	; (40140c <vPortValidateInterruptPriority+0x54>)
  4013c2:	5c9b      	ldrb	r3, [r3, r2]
  4013c4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4013c6:	4a12      	ldr	r2, [pc, #72]	; (401410 <vPortValidateInterruptPriority+0x58>)
  4013c8:	7812      	ldrb	r2, [r2, #0]
  4013ca:	429a      	cmp	r2, r3
  4013cc:	d90a      	bls.n	4013e4 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4013ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013d2:	b672      	cpsid	i
  4013d4:	f383 8811 	msr	BASEPRI, r3
  4013d8:	f3bf 8f6f 	isb	sy
  4013dc:	f3bf 8f4f 	dsb	sy
  4013e0:	b662      	cpsie	i
  4013e2:	e7fe      	b.n	4013e2 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4013e4:	4b0b      	ldr	r3, [pc, #44]	; (401414 <vPortValidateInterruptPriority+0x5c>)
  4013e6:	681b      	ldr	r3, [r3, #0]
  4013e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4013ec:	4a0a      	ldr	r2, [pc, #40]	; (401418 <vPortValidateInterruptPriority+0x60>)
  4013ee:	6812      	ldr	r2, [r2, #0]
  4013f0:	4293      	cmp	r3, r2
  4013f2:	d90a      	bls.n	40140a <vPortValidateInterruptPriority+0x52>
  4013f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013f8:	b672      	cpsid	i
  4013fa:	f383 8811 	msr	BASEPRI, r3
  4013fe:	f3bf 8f6f 	isb	sy
  401402:	f3bf 8f4f 	dsb	sy
  401406:	b662      	cpsie	i
  401408:	e7fe      	b.n	401408 <vPortValidateInterruptPriority+0x50>
  40140a:	4770      	bx	lr
  40140c:	e000e3f0 	.word	0xe000e3f0
  401410:	20400d38 	.word	0x20400d38
  401414:	e000ed0c 	.word	0xe000ed0c
  401418:	20400d3c 	.word	0x20400d3c

0040141c <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40141c:	b510      	push	{r4, lr}
  40141e:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401420:	4b06      	ldr	r3, [pc, #24]	; (40143c <pvPortMalloc+0x20>)
  401422:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401424:	4620      	mov	r0, r4
  401426:	4b06      	ldr	r3, [pc, #24]	; (401440 <pvPortMalloc+0x24>)
  401428:	4798      	blx	r3
  40142a:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40142c:	4b05      	ldr	r3, [pc, #20]	; (401444 <pvPortMalloc+0x28>)
  40142e:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401430:	b10c      	cbz	r4, 401436 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401432:	4620      	mov	r0, r4
  401434:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401436:	4b04      	ldr	r3, [pc, #16]	; (401448 <pvPortMalloc+0x2c>)
  401438:	4798      	blx	r3
	return pvReturn;
  40143a:	e7fa      	b.n	401432 <pvPortMalloc+0x16>
  40143c:	004020c1 	.word	0x004020c1
  401440:	004048b5 	.word	0x004048b5
  401444:	00402229 	.word	0x00402229
  401448:	0040332f 	.word	0x0040332f

0040144c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  40144c:	b148      	cbz	r0, 401462 <vPortFree+0x16>
{
  40144e:	b510      	push	{r4, lr}
  401450:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401452:	4b04      	ldr	r3, [pc, #16]	; (401464 <vPortFree+0x18>)
  401454:	4798      	blx	r3
		{
			free( pv );
  401456:	4620      	mov	r0, r4
  401458:	4b03      	ldr	r3, [pc, #12]	; (401468 <vPortFree+0x1c>)
  40145a:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  40145c:	4b03      	ldr	r3, [pc, #12]	; (40146c <vPortFree+0x20>)
  40145e:	4798      	blx	r3
  401460:	bd10      	pop	{r4, pc}
  401462:	4770      	bx	lr
  401464:	004020c1 	.word	0x004020c1
  401468:	004048c5 	.word	0x004048c5
  40146c:	00402229 	.word	0x00402229

00401470 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401470:	b538      	push	{r3, r4, r5, lr}
  401472:	4604      	mov	r4, r0
  401474:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401476:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401478:	b95a      	cbnz	r2, 401492 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40147a:	6803      	ldr	r3, [r0, #0]
  40147c:	2b00      	cmp	r3, #0
  40147e:	d12e      	bne.n	4014de <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401480:	6840      	ldr	r0, [r0, #4]
  401482:	4b1b      	ldr	r3, [pc, #108]	; (4014f0 <prvCopyDataToQueue+0x80>)
  401484:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401486:	2300      	movs	r3, #0
  401488:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40148a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40148c:	3301      	adds	r3, #1
  40148e:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401490:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401492:	b96d      	cbnz	r5, 4014b0 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401494:	6880      	ldr	r0, [r0, #8]
  401496:	4b17      	ldr	r3, [pc, #92]	; (4014f4 <prvCopyDataToQueue+0x84>)
  401498:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40149a:	68a3      	ldr	r3, [r4, #8]
  40149c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40149e:	4413      	add	r3, r2
  4014a0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4014a2:	6862      	ldr	r2, [r4, #4]
  4014a4:	4293      	cmp	r3, r2
  4014a6:	d31c      	bcc.n	4014e2 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4014a8:	6823      	ldr	r3, [r4, #0]
  4014aa:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4014ac:	2000      	movs	r0, #0
  4014ae:	e7ec      	b.n	40148a <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4014b0:	68c0      	ldr	r0, [r0, #12]
  4014b2:	4b10      	ldr	r3, [pc, #64]	; (4014f4 <prvCopyDataToQueue+0x84>)
  4014b4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4014b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4014b8:	425b      	negs	r3, r3
  4014ba:	68e2      	ldr	r2, [r4, #12]
  4014bc:	441a      	add	r2, r3
  4014be:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4014c0:	6821      	ldr	r1, [r4, #0]
  4014c2:	428a      	cmp	r2, r1
  4014c4:	d202      	bcs.n	4014cc <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4014c6:	6862      	ldr	r2, [r4, #4]
  4014c8:	4413      	add	r3, r2
  4014ca:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4014cc:	2d02      	cmp	r5, #2
  4014ce:	d10a      	bne.n	4014e6 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4014d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014d2:	b153      	cbz	r3, 4014ea <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4014d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014d6:	3b01      	subs	r3, #1
  4014d8:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4014da:	2000      	movs	r0, #0
  4014dc:	e7d5      	b.n	40148a <prvCopyDataToQueue+0x1a>
  4014de:	2000      	movs	r0, #0
  4014e0:	e7d3      	b.n	40148a <prvCopyDataToQueue+0x1a>
  4014e2:	2000      	movs	r0, #0
  4014e4:	e7d1      	b.n	40148a <prvCopyDataToQueue+0x1a>
  4014e6:	2000      	movs	r0, #0
  4014e8:	e7cf      	b.n	40148a <prvCopyDataToQueue+0x1a>
  4014ea:	2000      	movs	r0, #0
  4014ec:	e7cd      	b.n	40148a <prvCopyDataToQueue+0x1a>
  4014ee:	bf00      	nop
  4014f0:	00402871 	.word	0x00402871
  4014f4:	00404e35 	.word	0x00404e35

004014f8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4014f8:	b530      	push	{r4, r5, lr}
  4014fa:	b083      	sub	sp, #12
  4014fc:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4014fe:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401500:	b174      	cbz	r4, 401520 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401502:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401504:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401506:	429a      	cmp	r2, r3
  401508:	d315      	bcc.n	401536 <prvNotifyQueueSetContainer+0x3e>
  40150a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40150e:	b672      	cpsid	i
  401510:	f383 8811 	msr	BASEPRI, r3
  401514:	f3bf 8f6f 	isb	sy
  401518:	f3bf 8f4f 	dsb	sy
  40151c:	b662      	cpsie	i
  40151e:	e7fe      	b.n	40151e <prvNotifyQueueSetContainer+0x26>
  401520:	f04f 0380 	mov.w	r3, #128	; 0x80
  401524:	b672      	cpsid	i
  401526:	f383 8811 	msr	BASEPRI, r3
  40152a:	f3bf 8f6f 	isb	sy
  40152e:	f3bf 8f4f 	dsb	sy
  401532:	b662      	cpsie	i
  401534:	e7fe      	b.n	401534 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401536:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401538:	4293      	cmp	r3, r2
  40153a:	d803      	bhi.n	401544 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  40153c:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40153e:	4628      	mov	r0, r5
  401540:	b003      	add	sp, #12
  401542:	bd30      	pop	{r4, r5, pc}
  401544:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401546:	a901      	add	r1, sp, #4
  401548:	4620      	mov	r0, r4
  40154a:	4b0b      	ldr	r3, [pc, #44]	; (401578 <prvNotifyQueueSetContainer+0x80>)
  40154c:	4798      	blx	r3
  40154e:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401550:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401552:	f1b3 3fff 	cmp.w	r3, #4294967295
  401556:	d10a      	bne.n	40156e <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401558:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40155a:	2b00      	cmp	r3, #0
  40155c:	d0ef      	beq.n	40153e <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40155e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401562:	4b06      	ldr	r3, [pc, #24]	; (40157c <prvNotifyQueueSetContainer+0x84>)
  401564:	4798      	blx	r3
  401566:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401568:	bf18      	it	ne
  40156a:	2501      	movne	r5, #1
  40156c:	e7e7      	b.n	40153e <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40156e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401570:	3301      	adds	r3, #1
  401572:	64a3      	str	r3, [r4, #72]	; 0x48
  401574:	e7e3      	b.n	40153e <prvNotifyQueueSetContainer+0x46>
  401576:	bf00      	nop
  401578:	00401471 	.word	0x00401471
  40157c:	00402645 	.word	0x00402645

00401580 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401580:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401582:	b172      	cbz	r2, 4015a2 <prvCopyDataFromQueue+0x22>
{
  401584:	b510      	push	{r4, lr}
  401586:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401588:	68c4      	ldr	r4, [r0, #12]
  40158a:	4414      	add	r4, r2
  40158c:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40158e:	6840      	ldr	r0, [r0, #4]
  401590:	4284      	cmp	r4, r0
  401592:	d301      	bcc.n	401598 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401594:	6818      	ldr	r0, [r3, #0]
  401596:	60d8      	str	r0, [r3, #12]
  401598:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40159a:	68d9      	ldr	r1, [r3, #12]
  40159c:	4b01      	ldr	r3, [pc, #4]	; (4015a4 <prvCopyDataFromQueue+0x24>)
  40159e:	4798      	blx	r3
  4015a0:	bd10      	pop	{r4, pc}
  4015a2:	4770      	bx	lr
  4015a4:	00404e35 	.word	0x00404e35

004015a8 <prvUnlockQueue>:
{
  4015a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4015aa:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4015ac:	4b22      	ldr	r3, [pc, #136]	; (401638 <prvUnlockQueue+0x90>)
  4015ae:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4015b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015b2:	2b00      	cmp	r3, #0
  4015b4:	dd1b      	ble.n	4015ee <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4015b6:	4d21      	ldr	r5, [pc, #132]	; (40163c <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4015b8:	4f21      	ldr	r7, [pc, #132]	; (401640 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4015ba:	4e22      	ldr	r6, [pc, #136]	; (401644 <prvUnlockQueue+0x9c>)
  4015bc:	e00b      	b.n	4015d6 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4015be:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4015c0:	b1ab      	cbz	r3, 4015ee <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4015c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4015c6:	47b0      	blx	r6
  4015c8:	b978      	cbnz	r0, 4015ea <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4015ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015cc:	3b01      	subs	r3, #1
  4015ce:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4015d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	dd0b      	ble.n	4015ee <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4015d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4015d8:	2b00      	cmp	r3, #0
  4015da:	d0f0      	beq.n	4015be <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4015dc:	2100      	movs	r1, #0
  4015de:	4620      	mov	r0, r4
  4015e0:	47a8      	blx	r5
  4015e2:	2801      	cmp	r0, #1
  4015e4:	d1f1      	bne.n	4015ca <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4015e6:	47b8      	blx	r7
  4015e8:	e7ef      	b.n	4015ca <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4015ea:	47b8      	blx	r7
  4015ec:	e7ed      	b.n	4015ca <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4015ee:	f04f 33ff 	mov.w	r3, #4294967295
  4015f2:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4015f4:	4b14      	ldr	r3, [pc, #80]	; (401648 <prvUnlockQueue+0xa0>)
  4015f6:	4798      	blx	r3
	taskENTER_CRITICAL();
  4015f8:	4b0f      	ldr	r3, [pc, #60]	; (401638 <prvUnlockQueue+0x90>)
  4015fa:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4015fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4015fe:	2b00      	cmp	r3, #0
  401600:	dd14      	ble.n	40162c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401602:	6923      	ldr	r3, [r4, #16]
  401604:	b193      	cbz	r3, 40162c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401606:	f104 0610 	add.w	r6, r4, #16
  40160a:	4d0e      	ldr	r5, [pc, #56]	; (401644 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  40160c:	4f0c      	ldr	r7, [pc, #48]	; (401640 <prvUnlockQueue+0x98>)
  40160e:	e007      	b.n	401620 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401610:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401612:	3b01      	subs	r3, #1
  401614:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401616:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401618:	2b00      	cmp	r3, #0
  40161a:	dd07      	ble.n	40162c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40161c:	6923      	ldr	r3, [r4, #16]
  40161e:	b12b      	cbz	r3, 40162c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401620:	4630      	mov	r0, r6
  401622:	47a8      	blx	r5
  401624:	2800      	cmp	r0, #0
  401626:	d0f3      	beq.n	401610 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401628:	47b8      	blx	r7
  40162a:	e7f1      	b.n	401610 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  40162c:	f04f 33ff 	mov.w	r3, #4294967295
  401630:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401632:	4b05      	ldr	r3, [pc, #20]	; (401648 <prvUnlockQueue+0xa0>)
  401634:	4798      	blx	r3
  401636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401638:	004011c1 	.word	0x004011c1
  40163c:	004014f9 	.word	0x004014f9
  401640:	004027a1 	.word	0x004027a1
  401644:	00402645 	.word	0x00402645
  401648:	0040120d 	.word	0x0040120d

0040164c <xQueueGenericReset>:
{
  40164c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40164e:	b308      	cbz	r0, 401694 <xQueueGenericReset+0x48>
  401650:	4604      	mov	r4, r0
  401652:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401654:	4b1d      	ldr	r3, [pc, #116]	; (4016cc <xQueueGenericReset+0x80>)
  401656:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401658:	6822      	ldr	r2, [r4, #0]
  40165a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  40165c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40165e:	fb03 f301 	mul.w	r3, r3, r1
  401662:	18d0      	adds	r0, r2, r3
  401664:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401666:	2000      	movs	r0, #0
  401668:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40166a:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40166c:	1a5b      	subs	r3, r3, r1
  40166e:	4413      	add	r3, r2
  401670:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401672:	f04f 33ff 	mov.w	r3, #4294967295
  401676:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401678:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40167a:	b9fd      	cbnz	r5, 4016bc <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40167c:	6923      	ldr	r3, [r4, #16]
  40167e:	b12b      	cbz	r3, 40168c <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401680:	f104 0010 	add.w	r0, r4, #16
  401684:	4b12      	ldr	r3, [pc, #72]	; (4016d0 <xQueueGenericReset+0x84>)
  401686:	4798      	blx	r3
  401688:	2801      	cmp	r0, #1
  40168a:	d00e      	beq.n	4016aa <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  40168c:	4b11      	ldr	r3, [pc, #68]	; (4016d4 <xQueueGenericReset+0x88>)
  40168e:	4798      	blx	r3
}
  401690:	2001      	movs	r0, #1
  401692:	bd38      	pop	{r3, r4, r5, pc}
  401694:	f04f 0380 	mov.w	r3, #128	; 0x80
  401698:	b672      	cpsid	i
  40169a:	f383 8811 	msr	BASEPRI, r3
  40169e:	f3bf 8f6f 	isb	sy
  4016a2:	f3bf 8f4f 	dsb	sy
  4016a6:	b662      	cpsie	i
  4016a8:	e7fe      	b.n	4016a8 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4016aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016ae:	4b0a      	ldr	r3, [pc, #40]	; (4016d8 <xQueueGenericReset+0x8c>)
  4016b0:	601a      	str	r2, [r3, #0]
  4016b2:	f3bf 8f4f 	dsb	sy
  4016b6:	f3bf 8f6f 	isb	sy
  4016ba:	e7e7      	b.n	40168c <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4016bc:	f104 0010 	add.w	r0, r4, #16
  4016c0:	4d06      	ldr	r5, [pc, #24]	; (4016dc <xQueueGenericReset+0x90>)
  4016c2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4016c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4016c8:	47a8      	blx	r5
  4016ca:	e7df      	b.n	40168c <xQueueGenericReset+0x40>
  4016cc:	004011c1 	.word	0x004011c1
  4016d0:	00402645 	.word	0x00402645
  4016d4:	0040120d 	.word	0x0040120d
  4016d8:	e000ed04 	.word	0xe000ed04
  4016dc:	00401075 	.word	0x00401075

004016e0 <xQueueGenericCreate>:
{
  4016e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4016e2:	b950      	cbnz	r0, 4016fa <xQueueGenericCreate+0x1a>
  4016e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016e8:	b672      	cpsid	i
  4016ea:	f383 8811 	msr	BASEPRI, r3
  4016ee:	f3bf 8f6f 	isb	sy
  4016f2:	f3bf 8f4f 	dsb	sy
  4016f6:	b662      	cpsie	i
  4016f8:	e7fe      	b.n	4016f8 <xQueueGenericCreate+0x18>
  4016fa:	4606      	mov	r6, r0
  4016fc:	4617      	mov	r7, r2
  4016fe:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401700:	b189      	cbz	r1, 401726 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401702:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401706:	3059      	adds	r0, #89	; 0x59
  401708:	4b12      	ldr	r3, [pc, #72]	; (401754 <xQueueGenericCreate+0x74>)
  40170a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  40170c:	4604      	mov	r4, r0
  40170e:	b9e8      	cbnz	r0, 40174c <xQueueGenericCreate+0x6c>
  401710:	f04f 0380 	mov.w	r3, #128	; 0x80
  401714:	b672      	cpsid	i
  401716:	f383 8811 	msr	BASEPRI, r3
  40171a:	f3bf 8f6f 	isb	sy
  40171e:	f3bf 8f4f 	dsb	sy
  401722:	b662      	cpsie	i
  401724:	e7fe      	b.n	401724 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401726:	2058      	movs	r0, #88	; 0x58
  401728:	4b0a      	ldr	r3, [pc, #40]	; (401754 <xQueueGenericCreate+0x74>)
  40172a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  40172c:	4604      	mov	r4, r0
  40172e:	2800      	cmp	r0, #0
  401730:	d0ee      	beq.n	401710 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401732:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401734:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401736:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401738:	2101      	movs	r1, #1
  40173a:	4620      	mov	r0, r4
  40173c:	4b06      	ldr	r3, [pc, #24]	; (401758 <xQueueGenericCreate+0x78>)
  40173e:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401740:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401744:	2300      	movs	r3, #0
  401746:	6563      	str	r3, [r4, #84]	; 0x54
}
  401748:	4620      	mov	r0, r4
  40174a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  40174c:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401750:	6003      	str	r3, [r0, #0]
  401752:	e7ef      	b.n	401734 <xQueueGenericCreate+0x54>
  401754:	0040141d 	.word	0x0040141d
  401758:	0040164d 	.word	0x0040164d

0040175c <xQueueGenericSend>:
{
  40175c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401760:	b085      	sub	sp, #20
  401762:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401764:	b1b8      	cbz	r0, 401796 <xQueueGenericSend+0x3a>
  401766:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401768:	b301      	cbz	r1, 4017ac <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40176a:	2b02      	cmp	r3, #2
  40176c:	d02c      	beq.n	4017c8 <xQueueGenericSend+0x6c>
  40176e:	461d      	mov	r5, r3
  401770:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401772:	4b66      	ldr	r3, [pc, #408]	; (40190c <xQueueGenericSend+0x1b0>)
  401774:	4798      	blx	r3
  401776:	2800      	cmp	r0, #0
  401778:	d134      	bne.n	4017e4 <xQueueGenericSend+0x88>
  40177a:	9b01      	ldr	r3, [sp, #4]
  40177c:	2b00      	cmp	r3, #0
  40177e:	d038      	beq.n	4017f2 <xQueueGenericSend+0x96>
  401780:	f04f 0380 	mov.w	r3, #128	; 0x80
  401784:	b672      	cpsid	i
  401786:	f383 8811 	msr	BASEPRI, r3
  40178a:	f3bf 8f6f 	isb	sy
  40178e:	f3bf 8f4f 	dsb	sy
  401792:	b662      	cpsie	i
  401794:	e7fe      	b.n	401794 <xQueueGenericSend+0x38>
  401796:	f04f 0380 	mov.w	r3, #128	; 0x80
  40179a:	b672      	cpsid	i
  40179c:	f383 8811 	msr	BASEPRI, r3
  4017a0:	f3bf 8f6f 	isb	sy
  4017a4:	f3bf 8f4f 	dsb	sy
  4017a8:	b662      	cpsie	i
  4017aa:	e7fe      	b.n	4017aa <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4017ac:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4017ae:	2a00      	cmp	r2, #0
  4017b0:	d0db      	beq.n	40176a <xQueueGenericSend+0xe>
  4017b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017b6:	b672      	cpsid	i
  4017b8:	f383 8811 	msr	BASEPRI, r3
  4017bc:	f3bf 8f6f 	isb	sy
  4017c0:	f3bf 8f4f 	dsb	sy
  4017c4:	b662      	cpsie	i
  4017c6:	e7fe      	b.n	4017c6 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4017c8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4017ca:	2a01      	cmp	r2, #1
  4017cc:	d0cf      	beq.n	40176e <xQueueGenericSend+0x12>
  4017ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017d2:	b672      	cpsid	i
  4017d4:	f383 8811 	msr	BASEPRI, r3
  4017d8:	f3bf 8f6f 	isb	sy
  4017dc:	f3bf 8f4f 	dsb	sy
  4017e0:	b662      	cpsie	i
  4017e2:	e7fe      	b.n	4017e2 <xQueueGenericSend+0x86>
  4017e4:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4017e6:	4e4a      	ldr	r6, [pc, #296]	; (401910 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4017e8:	f8df a150 	ldr.w	sl, [pc, #336]	; 40193c <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4017ec:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40191c <xQueueGenericSend+0x1c0>
  4017f0:	e042      	b.n	401878 <xQueueGenericSend+0x11c>
  4017f2:	2700      	movs	r7, #0
  4017f4:	e7f7      	b.n	4017e6 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4017f6:	462a      	mov	r2, r5
  4017f8:	4641      	mov	r1, r8
  4017fa:	4620      	mov	r0, r4
  4017fc:	4b45      	ldr	r3, [pc, #276]	; (401914 <xQueueGenericSend+0x1b8>)
  4017fe:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401800:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401802:	b19b      	cbz	r3, 40182c <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401804:	4629      	mov	r1, r5
  401806:	4620      	mov	r0, r4
  401808:	4b43      	ldr	r3, [pc, #268]	; (401918 <xQueueGenericSend+0x1bc>)
  40180a:	4798      	blx	r3
  40180c:	2801      	cmp	r0, #1
  40180e:	d107      	bne.n	401820 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401814:	4b41      	ldr	r3, [pc, #260]	; (40191c <xQueueGenericSend+0x1c0>)
  401816:	601a      	str	r2, [r3, #0]
  401818:	f3bf 8f4f 	dsb	sy
  40181c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401820:	4b3f      	ldr	r3, [pc, #252]	; (401920 <xQueueGenericSend+0x1c4>)
  401822:	4798      	blx	r3
				return pdPASS;
  401824:	2001      	movs	r0, #1
}
  401826:	b005      	add	sp, #20
  401828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40182c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40182e:	b173      	cbz	r3, 40184e <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401830:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401834:	4b3b      	ldr	r3, [pc, #236]	; (401924 <xQueueGenericSend+0x1c8>)
  401836:	4798      	blx	r3
  401838:	2801      	cmp	r0, #1
  40183a:	d1f1      	bne.n	401820 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  40183c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401840:	4b36      	ldr	r3, [pc, #216]	; (40191c <xQueueGenericSend+0x1c0>)
  401842:	601a      	str	r2, [r3, #0]
  401844:	f3bf 8f4f 	dsb	sy
  401848:	f3bf 8f6f 	isb	sy
  40184c:	e7e8      	b.n	401820 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  40184e:	2800      	cmp	r0, #0
  401850:	d0e6      	beq.n	401820 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401856:	4b31      	ldr	r3, [pc, #196]	; (40191c <xQueueGenericSend+0x1c0>)
  401858:	601a      	str	r2, [r3, #0]
  40185a:	f3bf 8f4f 	dsb	sy
  40185e:	f3bf 8f6f 	isb	sy
  401862:	e7dd      	b.n	401820 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401864:	4b2e      	ldr	r3, [pc, #184]	; (401920 <xQueueGenericSend+0x1c4>)
  401866:	4798      	blx	r3
					return errQUEUE_FULL;
  401868:	2000      	movs	r0, #0
  40186a:	e7dc      	b.n	401826 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  40186c:	4620      	mov	r0, r4
  40186e:	4b2e      	ldr	r3, [pc, #184]	; (401928 <xQueueGenericSend+0x1cc>)
  401870:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401872:	4b2e      	ldr	r3, [pc, #184]	; (40192c <xQueueGenericSend+0x1d0>)
  401874:	4798      	blx	r3
  401876:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401878:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40187a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40187c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40187e:	429a      	cmp	r2, r3
  401880:	d3b9      	bcc.n	4017f6 <xQueueGenericSend+0x9a>
  401882:	2d02      	cmp	r5, #2
  401884:	d0b7      	beq.n	4017f6 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401886:	9b01      	ldr	r3, [sp, #4]
  401888:	2b00      	cmp	r3, #0
  40188a:	d0eb      	beq.n	401864 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  40188c:	b90f      	cbnz	r7, 401892 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  40188e:	a802      	add	r0, sp, #8
  401890:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401892:	4b23      	ldr	r3, [pc, #140]	; (401920 <xQueueGenericSend+0x1c4>)
  401894:	4798      	blx	r3
		vTaskSuspendAll();
  401896:	4b26      	ldr	r3, [pc, #152]	; (401930 <xQueueGenericSend+0x1d4>)
  401898:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40189a:	47b0      	blx	r6
  40189c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40189e:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018a2:	d101      	bne.n	4018a8 <xQueueGenericSend+0x14c>
  4018a4:	2300      	movs	r3, #0
  4018a6:	6463      	str	r3, [r4, #68]	; 0x44
  4018a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4018aa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018ae:	d101      	bne.n	4018b4 <xQueueGenericSend+0x158>
  4018b0:	2300      	movs	r3, #0
  4018b2:	64a3      	str	r3, [r4, #72]	; 0x48
  4018b4:	4b1a      	ldr	r3, [pc, #104]	; (401920 <xQueueGenericSend+0x1c4>)
  4018b6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4018b8:	a901      	add	r1, sp, #4
  4018ba:	a802      	add	r0, sp, #8
  4018bc:	4b1d      	ldr	r3, [pc, #116]	; (401934 <xQueueGenericSend+0x1d8>)
  4018be:	4798      	blx	r3
  4018c0:	b9e0      	cbnz	r0, 4018fc <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  4018c2:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4018c4:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4018c8:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4018ca:	4b15      	ldr	r3, [pc, #84]	; (401920 <xQueueGenericSend+0x1c4>)
  4018cc:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4018ce:	45bb      	cmp	fp, r7
  4018d0:	d1cc      	bne.n	40186c <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4018d2:	9901      	ldr	r1, [sp, #4]
  4018d4:	f104 0010 	add.w	r0, r4, #16
  4018d8:	4b17      	ldr	r3, [pc, #92]	; (401938 <xQueueGenericSend+0x1dc>)
  4018da:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4018dc:	4620      	mov	r0, r4
  4018de:	4b12      	ldr	r3, [pc, #72]	; (401928 <xQueueGenericSend+0x1cc>)
  4018e0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4018e2:	4b12      	ldr	r3, [pc, #72]	; (40192c <xQueueGenericSend+0x1d0>)
  4018e4:	4798      	blx	r3
  4018e6:	2800      	cmp	r0, #0
  4018e8:	d1c5      	bne.n	401876 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4018ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4018ee:	f8c9 3000 	str.w	r3, [r9]
  4018f2:	f3bf 8f4f 	dsb	sy
  4018f6:	f3bf 8f6f 	isb	sy
  4018fa:	e7bc      	b.n	401876 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4018fc:	4620      	mov	r0, r4
  4018fe:	4b0a      	ldr	r3, [pc, #40]	; (401928 <xQueueGenericSend+0x1cc>)
  401900:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401902:	4b0a      	ldr	r3, [pc, #40]	; (40192c <xQueueGenericSend+0x1d0>)
  401904:	4798      	blx	r3
			return errQUEUE_FULL;
  401906:	2000      	movs	r0, #0
  401908:	e78d      	b.n	401826 <xQueueGenericSend+0xca>
  40190a:	bf00      	nop
  40190c:	004027ad 	.word	0x004027ad
  401910:	004011c1 	.word	0x004011c1
  401914:	00401471 	.word	0x00401471
  401918:	004014f9 	.word	0x004014f9
  40191c:	e000ed04 	.word	0xe000ed04
  401920:	0040120d 	.word	0x0040120d
  401924:	00402645 	.word	0x00402645
  401928:	004015a9 	.word	0x004015a9
  40192c:	00402229 	.word	0x00402229
  401930:	004020c1 	.word	0x004020c1
  401934:	0040270d 	.word	0x0040270d
  401938:	00402541 	.word	0x00402541
  40193c:	004026dd 	.word	0x004026dd

00401940 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401940:	2800      	cmp	r0, #0
  401942:	d036      	beq.n	4019b2 <xQueueGenericSendFromISR+0x72>
{
  401944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401948:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40194a:	2900      	cmp	r1, #0
  40194c:	d03c      	beq.n	4019c8 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40194e:	2b02      	cmp	r3, #2
  401950:	d048      	beq.n	4019e4 <xQueueGenericSendFromISR+0xa4>
  401952:	461e      	mov	r6, r3
  401954:	4615      	mov	r5, r2
  401956:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401958:	4b35      	ldr	r3, [pc, #212]	; (401a30 <xQueueGenericSendFromISR+0xf0>)
  40195a:	4798      	blx	r3
	__asm volatile
  40195c:	f3ef 8711 	mrs	r7, BASEPRI
  401960:	f04f 0380 	mov.w	r3, #128	; 0x80
  401964:	b672      	cpsid	i
  401966:	f383 8811 	msr	BASEPRI, r3
  40196a:	f3bf 8f6f 	isb	sy
  40196e:	f3bf 8f4f 	dsb	sy
  401972:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401974:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401976:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401978:	429a      	cmp	r2, r3
  40197a:	d301      	bcc.n	401980 <xQueueGenericSendFromISR+0x40>
  40197c:	2e02      	cmp	r6, #2
  40197e:	d14f      	bne.n	401a20 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401980:	4632      	mov	r2, r6
  401982:	4641      	mov	r1, r8
  401984:	4620      	mov	r0, r4
  401986:	4b2b      	ldr	r3, [pc, #172]	; (401a34 <xQueueGenericSendFromISR+0xf4>)
  401988:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  40198a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40198c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401990:	d141      	bne.n	401a16 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401992:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401994:	2b00      	cmp	r3, #0
  401996:	d033      	beq.n	401a00 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401998:	4631      	mov	r1, r6
  40199a:	4620      	mov	r0, r4
  40199c:	4b26      	ldr	r3, [pc, #152]	; (401a38 <xQueueGenericSendFromISR+0xf8>)
  40199e:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4019a0:	2d00      	cmp	r5, #0
  4019a2:	d03f      	beq.n	401a24 <xQueueGenericSendFromISR+0xe4>
  4019a4:	2801      	cmp	r0, #1
  4019a6:	d13d      	bne.n	401a24 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4019a8:	6028      	str	r0, [r5, #0]
	__asm volatile
  4019aa:	f387 8811 	msr	BASEPRI, r7
}
  4019ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  4019b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019b6:	b672      	cpsid	i
  4019b8:	f383 8811 	msr	BASEPRI, r3
  4019bc:	f3bf 8f6f 	isb	sy
  4019c0:	f3bf 8f4f 	dsb	sy
  4019c4:	b662      	cpsie	i
  4019c6:	e7fe      	b.n	4019c6 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4019c8:	6c00      	ldr	r0, [r0, #64]	; 0x40
  4019ca:	2800      	cmp	r0, #0
  4019cc:	d0bf      	beq.n	40194e <xQueueGenericSendFromISR+0xe>
  4019ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019d2:	b672      	cpsid	i
  4019d4:	f383 8811 	msr	BASEPRI, r3
  4019d8:	f3bf 8f6f 	isb	sy
  4019dc:	f3bf 8f4f 	dsb	sy
  4019e0:	b662      	cpsie	i
  4019e2:	e7fe      	b.n	4019e2 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4019e4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4019e6:	2801      	cmp	r0, #1
  4019e8:	d0b3      	beq.n	401952 <xQueueGenericSendFromISR+0x12>
  4019ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019ee:	b672      	cpsid	i
  4019f0:	f383 8811 	msr	BASEPRI, r3
  4019f4:	f3bf 8f6f 	isb	sy
  4019f8:	f3bf 8f4f 	dsb	sy
  4019fc:	b662      	cpsie	i
  4019fe:	e7fe      	b.n	4019fe <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401a00:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401a02:	b18b      	cbz	r3, 401a28 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401a04:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a08:	4b0c      	ldr	r3, [pc, #48]	; (401a3c <xQueueGenericSendFromISR+0xfc>)
  401a0a:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401a0c:	b175      	cbz	r5, 401a2c <xQueueGenericSendFromISR+0xec>
  401a0e:	b168      	cbz	r0, 401a2c <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401a10:	2001      	movs	r0, #1
  401a12:	6028      	str	r0, [r5, #0]
  401a14:	e7c9      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401a16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a18:	3301      	adds	r3, #1
  401a1a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401a1c:	2001      	movs	r0, #1
  401a1e:	e7c4      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401a20:	2000      	movs	r0, #0
  401a22:	e7c2      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401a24:	2001      	movs	r0, #1
  401a26:	e7c0      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
  401a28:	2001      	movs	r0, #1
  401a2a:	e7be      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
  401a2c:	2001      	movs	r0, #1
  401a2e:	e7bc      	b.n	4019aa <xQueueGenericSendFromISR+0x6a>
  401a30:	004013b9 	.word	0x004013b9
  401a34:	00401471 	.word	0x00401471
  401a38:	004014f9 	.word	0x004014f9
  401a3c:	00402645 	.word	0x00402645

00401a40 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  401a40:	b170      	cbz	r0, 401a60 <xQueueGiveFromISR+0x20>
{
  401a42:	b570      	push	{r4, r5, r6, lr}
  401a44:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  401a46:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401a48:	b1ab      	cbz	r3, 401a76 <xQueueGiveFromISR+0x36>
  401a4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a4e:	b672      	cpsid	i
  401a50:	f383 8811 	msr	BASEPRI, r3
  401a54:	f3bf 8f6f 	isb	sy
  401a58:	f3bf 8f4f 	dsb	sy
  401a5c:	b662      	cpsie	i
  401a5e:	e7fe      	b.n	401a5e <xQueueGiveFromISR+0x1e>
  401a60:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a64:	b672      	cpsid	i
  401a66:	f383 8811 	msr	BASEPRI, r3
  401a6a:	f3bf 8f6f 	isb	sy
  401a6e:	f3bf 8f4f 	dsb	sy
  401a72:	b662      	cpsie	i
  401a74:	e7fe      	b.n	401a74 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401a76:	6803      	ldr	r3, [r0, #0]
  401a78:	b333      	cbz	r3, 401ac8 <xQueueGiveFromISR+0x88>
  401a7a:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401a7c:	4b25      	ldr	r3, [pc, #148]	; (401b14 <xQueueGiveFromISR+0xd4>)
  401a7e:	4798      	blx	r3
	__asm volatile
  401a80:	f3ef 8611 	mrs	r6, BASEPRI
  401a84:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a88:	b672      	cpsid	i
  401a8a:	f383 8811 	msr	BASEPRI, r3
  401a8e:	f3bf 8f6f 	isb	sy
  401a92:	f3bf 8f4f 	dsb	sy
  401a96:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401a98:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a9c:	429a      	cmp	r2, r3
  401a9e:	d231      	bcs.n	401b04 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401aa0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401aa2:	3301      	adds	r3, #1
  401aa4:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  401aa6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
  401aac:	d125      	bne.n	401afa <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  401aae:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401ab0:	b1c3      	cbz	r3, 401ae4 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401ab2:	2100      	movs	r1, #0
  401ab4:	4620      	mov	r0, r4
  401ab6:	4b18      	ldr	r3, [pc, #96]	; (401b18 <xQueueGiveFromISR+0xd8>)
  401ab8:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401aba:	b32d      	cbz	r5, 401b08 <xQueueGiveFromISR+0xc8>
  401abc:	2801      	cmp	r0, #1
  401abe:	d123      	bne.n	401b08 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401ac0:	6028      	str	r0, [r5, #0]
	__asm volatile
  401ac2:	f386 8811 	msr	BASEPRI, r6
}
  401ac6:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401ac8:	6843      	ldr	r3, [r0, #4]
  401aca:	2b00      	cmp	r3, #0
  401acc:	d0d5      	beq.n	401a7a <xQueueGiveFromISR+0x3a>
	__asm volatile
  401ace:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ad2:	b672      	cpsid	i
  401ad4:	f383 8811 	msr	BASEPRI, r3
  401ad8:	f3bf 8f6f 	isb	sy
  401adc:	f3bf 8f4f 	dsb	sy
  401ae0:	b662      	cpsie	i
  401ae2:	e7fe      	b.n	401ae2 <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ae6:	b18b      	cbz	r3, 401b0c <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401ae8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401aec:	4b0b      	ldr	r3, [pc, #44]	; (401b1c <xQueueGiveFromISR+0xdc>)
  401aee:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401af0:	b175      	cbz	r5, 401b10 <xQueueGiveFromISR+0xd0>
  401af2:	b168      	cbz	r0, 401b10 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401af4:	2001      	movs	r0, #1
  401af6:	6028      	str	r0, [r5, #0]
  401af8:	e7e3      	b.n	401ac2 <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  401afa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401afc:	3301      	adds	r3, #1
  401afe:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401b00:	2001      	movs	r0, #1
  401b02:	e7de      	b.n	401ac2 <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  401b04:	2000      	movs	r0, #0
  401b06:	e7dc      	b.n	401ac2 <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401b08:	2001      	movs	r0, #1
  401b0a:	e7da      	b.n	401ac2 <xQueueGiveFromISR+0x82>
  401b0c:	2001      	movs	r0, #1
  401b0e:	e7d8      	b.n	401ac2 <xQueueGiveFromISR+0x82>
  401b10:	2001      	movs	r0, #1
  401b12:	e7d6      	b.n	401ac2 <xQueueGiveFromISR+0x82>
  401b14:	004013b9 	.word	0x004013b9
  401b18:	004014f9 	.word	0x004014f9
  401b1c:	00402645 	.word	0x00402645

00401b20 <xQueueGenericReceive>:
{
  401b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b24:	b084      	sub	sp, #16
  401b26:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401b28:	b198      	cbz	r0, 401b52 <xQueueGenericReceive+0x32>
  401b2a:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b2c:	b1e1      	cbz	r1, 401b68 <xQueueGenericReceive+0x48>
  401b2e:	4698      	mov	r8, r3
  401b30:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401b32:	4b61      	ldr	r3, [pc, #388]	; (401cb8 <xQueueGenericReceive+0x198>)
  401b34:	4798      	blx	r3
  401b36:	bb28      	cbnz	r0, 401b84 <xQueueGenericReceive+0x64>
  401b38:	9b01      	ldr	r3, [sp, #4]
  401b3a:	b353      	cbz	r3, 401b92 <xQueueGenericReceive+0x72>
  401b3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b40:	b672      	cpsid	i
  401b42:	f383 8811 	msr	BASEPRI, r3
  401b46:	f3bf 8f6f 	isb	sy
  401b4a:	f3bf 8f4f 	dsb	sy
  401b4e:	b662      	cpsie	i
  401b50:	e7fe      	b.n	401b50 <xQueueGenericReceive+0x30>
  401b52:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b56:	b672      	cpsid	i
  401b58:	f383 8811 	msr	BASEPRI, r3
  401b5c:	f3bf 8f6f 	isb	sy
  401b60:	f3bf 8f4f 	dsb	sy
  401b64:	b662      	cpsie	i
  401b66:	e7fe      	b.n	401b66 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b68:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401b6a:	2a00      	cmp	r2, #0
  401b6c:	d0df      	beq.n	401b2e <xQueueGenericReceive+0xe>
  401b6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b72:	b672      	cpsid	i
  401b74:	f383 8811 	msr	BASEPRI, r3
  401b78:	f3bf 8f6f 	isb	sy
  401b7c:	f3bf 8f4f 	dsb	sy
  401b80:	b662      	cpsie	i
  401b82:	e7fe      	b.n	401b82 <xQueueGenericReceive+0x62>
  401b84:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401b86:	4d4d      	ldr	r5, [pc, #308]	; (401cbc <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401b88:	f8df a160 	ldr.w	sl, [pc, #352]	; 401cec <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401b8c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401ccc <xQueueGenericReceive+0x1ac>
  401b90:	e04b      	b.n	401c2a <xQueueGenericReceive+0x10a>
  401b92:	2600      	movs	r6, #0
  401b94:	e7f7      	b.n	401b86 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401b96:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401b98:	4639      	mov	r1, r7
  401b9a:	4620      	mov	r0, r4
  401b9c:	4b48      	ldr	r3, [pc, #288]	; (401cc0 <xQueueGenericReceive+0x1a0>)
  401b9e:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401ba0:	f1b8 0f00 	cmp.w	r8, #0
  401ba4:	d11d      	bne.n	401be2 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  401ba6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401ba8:	3b01      	subs	r3, #1
  401baa:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401bac:	6823      	ldr	r3, [r4, #0]
  401bae:	b913      	cbnz	r3, 401bb6 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401bb0:	4b44      	ldr	r3, [pc, #272]	; (401cc4 <xQueueGenericReceive+0x1a4>)
  401bb2:	4798      	blx	r3
  401bb4:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401bb6:	6923      	ldr	r3, [r4, #16]
  401bb8:	b16b      	cbz	r3, 401bd6 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401bba:	f104 0010 	add.w	r0, r4, #16
  401bbe:	4b42      	ldr	r3, [pc, #264]	; (401cc8 <xQueueGenericReceive+0x1a8>)
  401bc0:	4798      	blx	r3
  401bc2:	2801      	cmp	r0, #1
  401bc4:	d107      	bne.n	401bd6 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bca:	4b40      	ldr	r3, [pc, #256]	; (401ccc <xQueueGenericReceive+0x1ac>)
  401bcc:	601a      	str	r2, [r3, #0]
  401bce:	f3bf 8f4f 	dsb	sy
  401bd2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401bd6:	4b3e      	ldr	r3, [pc, #248]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401bd8:	4798      	blx	r3
				return pdPASS;
  401bda:	2001      	movs	r0, #1
}
  401bdc:	b004      	add	sp, #16
  401bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401be2:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401be4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401be6:	2b00      	cmp	r3, #0
  401be8:	d0f5      	beq.n	401bd6 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401bea:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401bee:	4b36      	ldr	r3, [pc, #216]	; (401cc8 <xQueueGenericReceive+0x1a8>)
  401bf0:	4798      	blx	r3
  401bf2:	2800      	cmp	r0, #0
  401bf4:	d0ef      	beq.n	401bd6 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bfa:	4b34      	ldr	r3, [pc, #208]	; (401ccc <xQueueGenericReceive+0x1ac>)
  401bfc:	601a      	str	r2, [r3, #0]
  401bfe:	f3bf 8f4f 	dsb	sy
  401c02:	f3bf 8f6f 	isb	sy
  401c06:	e7e6      	b.n	401bd6 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401c08:	4b31      	ldr	r3, [pc, #196]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401c0a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401c0c:	2000      	movs	r0, #0
  401c0e:	e7e5      	b.n	401bdc <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401c10:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401c12:	6860      	ldr	r0, [r4, #4]
  401c14:	4b2f      	ldr	r3, [pc, #188]	; (401cd4 <xQueueGenericReceive+0x1b4>)
  401c16:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401c18:	4b2d      	ldr	r3, [pc, #180]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401c1a:	4798      	blx	r3
  401c1c:	e030      	b.n	401c80 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401c1e:	4620      	mov	r0, r4
  401c20:	4b2d      	ldr	r3, [pc, #180]	; (401cd8 <xQueueGenericReceive+0x1b8>)
  401c22:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401c24:	4b2d      	ldr	r3, [pc, #180]	; (401cdc <xQueueGenericReceive+0x1bc>)
  401c26:	4798      	blx	r3
  401c28:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401c2a:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401c2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401c2e:	2b00      	cmp	r3, #0
  401c30:	d1b1      	bne.n	401b96 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  401c32:	9b01      	ldr	r3, [sp, #4]
  401c34:	2b00      	cmp	r3, #0
  401c36:	d0e7      	beq.n	401c08 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401c38:	b90e      	cbnz	r6, 401c3e <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401c3a:	a802      	add	r0, sp, #8
  401c3c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401c3e:	4b24      	ldr	r3, [pc, #144]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401c40:	4798      	blx	r3
		vTaskSuspendAll();
  401c42:	4b27      	ldr	r3, [pc, #156]	; (401ce0 <xQueueGenericReceive+0x1c0>)
  401c44:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401c46:	47a8      	blx	r5
  401c48:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c4e:	d101      	bne.n	401c54 <xQueueGenericReceive+0x134>
  401c50:	2300      	movs	r3, #0
  401c52:	6463      	str	r3, [r4, #68]	; 0x44
  401c54:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401c56:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c5a:	d101      	bne.n	401c60 <xQueueGenericReceive+0x140>
  401c5c:	2300      	movs	r3, #0
  401c5e:	64a3      	str	r3, [r4, #72]	; 0x48
  401c60:	4b1b      	ldr	r3, [pc, #108]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401c62:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401c64:	a901      	add	r1, sp, #4
  401c66:	a802      	add	r0, sp, #8
  401c68:	4b1e      	ldr	r3, [pc, #120]	; (401ce4 <xQueueGenericReceive+0x1c4>)
  401c6a:	4798      	blx	r3
  401c6c:	b9e8      	cbnz	r0, 401caa <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  401c6e:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  401c70:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  401c72:	4b17      	ldr	r3, [pc, #92]	; (401cd0 <xQueueGenericReceive+0x1b0>)
  401c74:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401c76:	2e00      	cmp	r6, #0
  401c78:	d1d1      	bne.n	401c1e <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401c7a:	6823      	ldr	r3, [r4, #0]
  401c7c:	2b00      	cmp	r3, #0
  401c7e:	d0c7      	beq.n	401c10 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401c80:	9901      	ldr	r1, [sp, #4]
  401c82:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c86:	4b18      	ldr	r3, [pc, #96]	; (401ce8 <xQueueGenericReceive+0x1c8>)
  401c88:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401c8a:	4620      	mov	r0, r4
  401c8c:	4b12      	ldr	r3, [pc, #72]	; (401cd8 <xQueueGenericReceive+0x1b8>)
  401c8e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401c90:	4b12      	ldr	r3, [pc, #72]	; (401cdc <xQueueGenericReceive+0x1bc>)
  401c92:	4798      	blx	r3
  401c94:	2800      	cmp	r0, #0
  401c96:	d1c7      	bne.n	401c28 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  401c98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401c9c:	f8c9 3000 	str.w	r3, [r9]
  401ca0:	f3bf 8f4f 	dsb	sy
  401ca4:	f3bf 8f6f 	isb	sy
  401ca8:	e7be      	b.n	401c28 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  401caa:	4620      	mov	r0, r4
  401cac:	4b0a      	ldr	r3, [pc, #40]	; (401cd8 <xQueueGenericReceive+0x1b8>)
  401cae:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401cb0:	4b0a      	ldr	r3, [pc, #40]	; (401cdc <xQueueGenericReceive+0x1bc>)
  401cb2:	4798      	blx	r3
			return errQUEUE_EMPTY;
  401cb4:	2000      	movs	r0, #0
  401cb6:	e791      	b.n	401bdc <xQueueGenericReceive+0xbc>
  401cb8:	004027ad 	.word	0x004027ad
  401cbc:	004011c1 	.word	0x004011c1
  401cc0:	00401581 	.word	0x00401581
  401cc4:	0040292d 	.word	0x0040292d
  401cc8:	00402645 	.word	0x00402645
  401ccc:	e000ed04 	.word	0xe000ed04
  401cd0:	0040120d 	.word	0x0040120d
  401cd4:	004027cd 	.word	0x004027cd
  401cd8:	004015a9 	.word	0x004015a9
  401cdc:	00402229 	.word	0x00402229
  401ce0:	004020c1 	.word	0x004020c1
  401ce4:	0040270d 	.word	0x0040270d
  401ce8:	00402541 	.word	0x00402541
  401cec:	004026dd 	.word	0x004026dd

00401cf0 <vQueueAddToRegistry>:
	{
  401cf0:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401cf2:	4b0b      	ldr	r3, [pc, #44]	; (401d20 <vQueueAddToRegistry+0x30>)
  401cf4:	681b      	ldr	r3, [r3, #0]
  401cf6:	b153      	cbz	r3, 401d0e <vQueueAddToRegistry+0x1e>
  401cf8:	2301      	movs	r3, #1
  401cfa:	4c09      	ldr	r4, [pc, #36]	; (401d20 <vQueueAddToRegistry+0x30>)
  401cfc:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401d00:	b132      	cbz	r2, 401d10 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401d02:	3301      	adds	r3, #1
  401d04:	2b08      	cmp	r3, #8
  401d06:	d1f9      	bne.n	401cfc <vQueueAddToRegistry+0xc>
	}
  401d08:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d0c:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401d0e:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401d10:	4a03      	ldr	r2, [pc, #12]	; (401d20 <vQueueAddToRegistry+0x30>)
  401d12:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401d16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401d1a:	6058      	str	r0, [r3, #4]
				break;
  401d1c:	e7f4      	b.n	401d08 <vQueueAddToRegistry+0x18>
  401d1e:	bf00      	nop
  401d20:	20400f44 	.word	0x20400f44

00401d24 <vQueueWaitForMessageRestricted>:
	{
  401d24:	b570      	push	{r4, r5, r6, lr}
  401d26:	4604      	mov	r4, r0
  401d28:	460d      	mov	r5, r1
  401d2a:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401d2c:	4b0f      	ldr	r3, [pc, #60]	; (401d6c <vQueueWaitForMessageRestricted+0x48>)
  401d2e:	4798      	blx	r3
  401d30:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401d32:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d36:	d00b      	beq.n	401d50 <vQueueWaitForMessageRestricted+0x2c>
  401d38:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d3e:	d00a      	beq.n	401d56 <vQueueWaitForMessageRestricted+0x32>
  401d40:	4b0b      	ldr	r3, [pc, #44]	; (401d70 <vQueueWaitForMessageRestricted+0x4c>)
  401d42:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401d44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401d46:	b14b      	cbz	r3, 401d5c <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401d48:	4620      	mov	r0, r4
  401d4a:	4b0a      	ldr	r3, [pc, #40]	; (401d74 <vQueueWaitForMessageRestricted+0x50>)
  401d4c:	4798      	blx	r3
  401d4e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401d50:	2300      	movs	r3, #0
  401d52:	6463      	str	r3, [r4, #68]	; 0x44
  401d54:	e7f0      	b.n	401d38 <vQueueWaitForMessageRestricted+0x14>
  401d56:	2300      	movs	r3, #0
  401d58:	64a3      	str	r3, [r4, #72]	; 0x48
  401d5a:	e7f1      	b.n	401d40 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401d5c:	4632      	mov	r2, r6
  401d5e:	4629      	mov	r1, r5
  401d60:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d64:	4b04      	ldr	r3, [pc, #16]	; (401d78 <vQueueWaitForMessageRestricted+0x54>)
  401d66:	4798      	blx	r3
  401d68:	e7ee      	b.n	401d48 <vQueueWaitForMessageRestricted+0x24>
  401d6a:	bf00      	nop
  401d6c:	004011c1 	.word	0x004011c1
  401d70:	0040120d 	.word	0x0040120d
  401d74:	004015a9 	.word	0x004015a9
  401d78:	004025c5 	.word	0x004025c5

00401d7c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401d7c:	4b08      	ldr	r3, [pc, #32]	; (401da0 <prvResetNextTaskUnblockTime+0x24>)
  401d7e:	681b      	ldr	r3, [r3, #0]
  401d80:	681b      	ldr	r3, [r3, #0]
  401d82:	b13b      	cbz	r3, 401d94 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401d84:	4b06      	ldr	r3, [pc, #24]	; (401da0 <prvResetNextTaskUnblockTime+0x24>)
  401d86:	681b      	ldr	r3, [r3, #0]
  401d88:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401d8a:	68db      	ldr	r3, [r3, #12]
  401d8c:	685a      	ldr	r2, [r3, #4]
  401d8e:	4b05      	ldr	r3, [pc, #20]	; (401da4 <prvResetNextTaskUnblockTime+0x28>)
  401d90:	601a      	str	r2, [r3, #0]
  401d92:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401d94:	f04f 32ff 	mov.w	r2, #4294967295
  401d98:	4b02      	ldr	r3, [pc, #8]	; (401da4 <prvResetNextTaskUnblockTime+0x28>)
  401d9a:	601a      	str	r2, [r3, #0]
  401d9c:	4770      	bx	lr
  401d9e:	bf00      	nop
  401da0:	20400d44 	.word	0x20400d44
  401da4:	20400df0 	.word	0x20400df0

00401da8 <prvAddCurrentTaskToDelayedList>:
{
  401da8:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401daa:	4b0f      	ldr	r3, [pc, #60]	; (401de8 <prvAddCurrentTaskToDelayedList+0x40>)
  401dac:	681b      	ldr	r3, [r3, #0]
  401dae:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401db0:	4b0e      	ldr	r3, [pc, #56]	; (401dec <prvAddCurrentTaskToDelayedList+0x44>)
  401db2:	681b      	ldr	r3, [r3, #0]
  401db4:	4298      	cmp	r0, r3
  401db6:	d30e      	bcc.n	401dd6 <prvAddCurrentTaskToDelayedList+0x2e>
  401db8:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401dba:	4b0d      	ldr	r3, [pc, #52]	; (401df0 <prvAddCurrentTaskToDelayedList+0x48>)
  401dbc:	6818      	ldr	r0, [r3, #0]
  401dbe:	4b0a      	ldr	r3, [pc, #40]	; (401de8 <prvAddCurrentTaskToDelayedList+0x40>)
  401dc0:	6819      	ldr	r1, [r3, #0]
  401dc2:	3104      	adds	r1, #4
  401dc4:	4b0b      	ldr	r3, [pc, #44]	; (401df4 <prvAddCurrentTaskToDelayedList+0x4c>)
  401dc6:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401dc8:	4b0b      	ldr	r3, [pc, #44]	; (401df8 <prvAddCurrentTaskToDelayedList+0x50>)
  401dca:	681b      	ldr	r3, [r3, #0]
  401dcc:	429c      	cmp	r4, r3
  401dce:	d201      	bcs.n	401dd4 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401dd0:	4b09      	ldr	r3, [pc, #36]	; (401df8 <prvAddCurrentTaskToDelayedList+0x50>)
  401dd2:	601c      	str	r4, [r3, #0]
  401dd4:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401dd6:	4b09      	ldr	r3, [pc, #36]	; (401dfc <prvAddCurrentTaskToDelayedList+0x54>)
  401dd8:	6818      	ldr	r0, [r3, #0]
  401dda:	4b03      	ldr	r3, [pc, #12]	; (401de8 <prvAddCurrentTaskToDelayedList+0x40>)
  401ddc:	6819      	ldr	r1, [r3, #0]
  401dde:	3104      	adds	r1, #4
  401de0:	4b04      	ldr	r3, [pc, #16]	; (401df4 <prvAddCurrentTaskToDelayedList+0x4c>)
  401de2:	4798      	blx	r3
  401de4:	bd10      	pop	{r4, pc}
  401de6:	bf00      	nop
  401de8:	20400d40 	.word	0x20400d40
  401dec:	20400e38 	.word	0x20400e38
  401df0:	20400d44 	.word	0x20400d44
  401df4:	004010a9 	.word	0x004010a9
  401df8:	20400df0 	.word	0x20400df0
  401dfc:	20400d48 	.word	0x20400d48

00401e00 <xTaskGenericCreate>:
{
  401e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e04:	b083      	sub	sp, #12
  401e06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401e08:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401e0c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401e0e:	b160      	cbz	r0, 401e2a <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401e10:	2d04      	cmp	r5, #4
  401e12:	d915      	bls.n	401e40 <xTaskGenericCreate+0x40>
  401e14:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e18:	b672      	cpsid	i
  401e1a:	f383 8811 	msr	BASEPRI, r3
  401e1e:	f3bf 8f6f 	isb	sy
  401e22:	f3bf 8f4f 	dsb	sy
  401e26:	b662      	cpsie	i
  401e28:	e7fe      	b.n	401e28 <xTaskGenericCreate+0x28>
  401e2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e2e:	b672      	cpsid	i
  401e30:	f383 8811 	msr	BASEPRI, r3
  401e34:	f3bf 8f6f 	isb	sy
  401e38:	f3bf 8f4f 	dsb	sy
  401e3c:	b662      	cpsie	i
  401e3e:	e7fe      	b.n	401e3e <xTaskGenericCreate+0x3e>
  401e40:	9001      	str	r0, [sp, #4]
  401e42:	4698      	mov	r8, r3
  401e44:	4691      	mov	r9, r2
  401e46:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e48:	b936      	cbnz	r6, 401e58 <xTaskGenericCreate+0x58>
  401e4a:	0090      	lsls	r0, r2, #2
  401e4c:	4b62      	ldr	r3, [pc, #392]	; (401fd8 <xTaskGenericCreate+0x1d8>)
  401e4e:	4798      	blx	r3
		if( pxStack != NULL )
  401e50:	4606      	mov	r6, r0
  401e52:	2800      	cmp	r0, #0
  401e54:	f000 809e 	beq.w	401f94 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401e58:	2058      	movs	r0, #88	; 0x58
  401e5a:	4b5f      	ldr	r3, [pc, #380]	; (401fd8 <xTaskGenericCreate+0x1d8>)
  401e5c:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401e5e:	4604      	mov	r4, r0
  401e60:	2800      	cmp	r0, #0
  401e62:	f000 8094 	beq.w	401f8e <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  401e66:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401e68:	ea4f 0289 	mov.w	r2, r9, lsl #2
  401e6c:	21a5      	movs	r1, #165	; 0xa5
  401e6e:	4630      	mov	r0, r6
  401e70:	4b5a      	ldr	r3, [pc, #360]	; (401fdc <xTaskGenericCreate+0x1dc>)
  401e72:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401e74:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  401e78:	444e      	add	r6, r9
  401e7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401e7c:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401e80:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401e84:	783b      	ldrb	r3, [r7, #0]
  401e86:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401e8a:	783b      	ldrb	r3, [r7, #0]
  401e8c:	2b00      	cmp	r3, #0
  401e8e:	f040 8084 	bne.w	401f9a <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401e92:	2700      	movs	r7, #0
  401e94:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401e98:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401e9a:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401e9c:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401e9e:	f104 0904 	add.w	r9, r4, #4
  401ea2:	4648      	mov	r0, r9
  401ea4:	f8df b184 	ldr.w	fp, [pc, #388]	; 40202c <xTaskGenericCreate+0x22c>
  401ea8:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401eaa:	f104 0018 	add.w	r0, r4, #24
  401eae:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401eb0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401eb2:	f1c5 0305 	rsb	r3, r5, #5
  401eb6:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401eb8:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401eba:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401ebc:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401ec0:	4642      	mov	r2, r8
  401ec2:	9901      	ldr	r1, [sp, #4]
  401ec4:	4630      	mov	r0, r6
  401ec6:	4b46      	ldr	r3, [pc, #280]	; (401fe0 <xTaskGenericCreate+0x1e0>)
  401ec8:	4798      	blx	r3
  401eca:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401ecc:	f1ba 0f00 	cmp.w	sl, #0
  401ed0:	d001      	beq.n	401ed6 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401ed2:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401ed6:	4b43      	ldr	r3, [pc, #268]	; (401fe4 <xTaskGenericCreate+0x1e4>)
  401ed8:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401eda:	4a43      	ldr	r2, [pc, #268]	; (401fe8 <xTaskGenericCreate+0x1e8>)
  401edc:	6813      	ldr	r3, [r2, #0]
  401ede:	3301      	adds	r3, #1
  401ee0:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401ee2:	4b42      	ldr	r3, [pc, #264]	; (401fec <xTaskGenericCreate+0x1ec>)
  401ee4:	681b      	ldr	r3, [r3, #0]
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d166      	bne.n	401fb8 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401eea:	4b40      	ldr	r3, [pc, #256]	; (401fec <xTaskGenericCreate+0x1ec>)
  401eec:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401eee:	6813      	ldr	r3, [r2, #0]
  401ef0:	2b01      	cmp	r3, #1
  401ef2:	d121      	bne.n	401f38 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401ef4:	4f3e      	ldr	r7, [pc, #248]	; (401ff0 <xTaskGenericCreate+0x1f0>)
  401ef6:	4638      	mov	r0, r7
  401ef8:	4e3e      	ldr	r6, [pc, #248]	; (401ff4 <xTaskGenericCreate+0x1f4>)
  401efa:	47b0      	blx	r6
  401efc:	f107 0014 	add.w	r0, r7, #20
  401f00:	47b0      	blx	r6
  401f02:	f107 0028 	add.w	r0, r7, #40	; 0x28
  401f06:	47b0      	blx	r6
  401f08:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401f0c:	47b0      	blx	r6
  401f0e:	f107 0050 	add.w	r0, r7, #80	; 0x50
  401f12:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  401f14:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402030 <xTaskGenericCreate+0x230>
  401f18:	4640      	mov	r0, r8
  401f1a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401f1c:	4f36      	ldr	r7, [pc, #216]	; (401ff8 <xTaskGenericCreate+0x1f8>)
  401f1e:	4638      	mov	r0, r7
  401f20:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  401f22:	4836      	ldr	r0, [pc, #216]	; (401ffc <xTaskGenericCreate+0x1fc>)
  401f24:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  401f26:	4836      	ldr	r0, [pc, #216]	; (402000 <xTaskGenericCreate+0x200>)
  401f28:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401f2a:	4836      	ldr	r0, [pc, #216]	; (402004 <xTaskGenericCreate+0x204>)
  401f2c:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401f2e:	4b36      	ldr	r3, [pc, #216]	; (402008 <xTaskGenericCreate+0x208>)
  401f30:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401f34:	4b35      	ldr	r3, [pc, #212]	; (40200c <xTaskGenericCreate+0x20c>)
  401f36:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  401f38:	4a35      	ldr	r2, [pc, #212]	; (402010 <xTaskGenericCreate+0x210>)
  401f3a:	6813      	ldr	r3, [r2, #0]
  401f3c:	3301      	adds	r3, #1
  401f3e:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401f40:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401f42:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401f44:	4a33      	ldr	r2, [pc, #204]	; (402014 <xTaskGenericCreate+0x214>)
  401f46:	6811      	ldr	r1, [r2, #0]
  401f48:	2301      	movs	r3, #1
  401f4a:	4083      	lsls	r3, r0
  401f4c:	430b      	orrs	r3, r1
  401f4e:	6013      	str	r3, [r2, #0]
  401f50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f54:	4649      	mov	r1, r9
  401f56:	4b26      	ldr	r3, [pc, #152]	; (401ff0 <xTaskGenericCreate+0x1f0>)
  401f58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401f5c:	4b2e      	ldr	r3, [pc, #184]	; (402018 <xTaskGenericCreate+0x218>)
  401f5e:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401f60:	4b2e      	ldr	r3, [pc, #184]	; (40201c <xTaskGenericCreate+0x21c>)
  401f62:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401f64:	4b2e      	ldr	r3, [pc, #184]	; (402020 <xTaskGenericCreate+0x220>)
  401f66:	681b      	ldr	r3, [r3, #0]
  401f68:	2b00      	cmp	r3, #0
  401f6a:	d031      	beq.n	401fd0 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401f6c:	4b1f      	ldr	r3, [pc, #124]	; (401fec <xTaskGenericCreate+0x1ec>)
  401f6e:	681b      	ldr	r3, [r3, #0]
  401f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401f72:	429d      	cmp	r5, r3
  401f74:	d92e      	bls.n	401fd4 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  401f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f7a:	4b2a      	ldr	r3, [pc, #168]	; (402024 <xTaskGenericCreate+0x224>)
  401f7c:	601a      	str	r2, [r3, #0]
  401f7e:	f3bf 8f4f 	dsb	sy
  401f82:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401f86:	2001      	movs	r0, #1
}
  401f88:	b003      	add	sp, #12
  401f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401f8e:	4630      	mov	r0, r6
  401f90:	4b25      	ldr	r3, [pc, #148]	; (402028 <xTaskGenericCreate+0x228>)
  401f92:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401f94:	f04f 30ff 	mov.w	r0, #4294967295
  401f98:	e7f6      	b.n	401f88 <xTaskGenericCreate+0x188>
  401f9a:	463b      	mov	r3, r7
  401f9c:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401fa0:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401fa2:	7859      	ldrb	r1, [r3, #1]
  401fa4:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401fa8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401fac:	2900      	cmp	r1, #0
  401fae:	f43f af70 	beq.w	401e92 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401fb2:	42bb      	cmp	r3, r7
  401fb4:	d1f5      	bne.n	401fa2 <xTaskGenericCreate+0x1a2>
  401fb6:	e76c      	b.n	401e92 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401fb8:	4b19      	ldr	r3, [pc, #100]	; (402020 <xTaskGenericCreate+0x220>)
  401fba:	681b      	ldr	r3, [r3, #0]
  401fbc:	2b00      	cmp	r3, #0
  401fbe:	d1bb      	bne.n	401f38 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401fc0:	4b0a      	ldr	r3, [pc, #40]	; (401fec <xTaskGenericCreate+0x1ec>)
  401fc2:	681b      	ldr	r3, [r3, #0]
  401fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401fc6:	429d      	cmp	r5, r3
  401fc8:	d3b6      	bcc.n	401f38 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401fca:	4b08      	ldr	r3, [pc, #32]	; (401fec <xTaskGenericCreate+0x1ec>)
  401fcc:	601c      	str	r4, [r3, #0]
  401fce:	e7b3      	b.n	401f38 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401fd0:	2001      	movs	r0, #1
  401fd2:	e7d9      	b.n	401f88 <xTaskGenericCreate+0x188>
  401fd4:	2001      	movs	r0, #1
	return xReturn;
  401fd6:	e7d7      	b.n	401f88 <xTaskGenericCreate+0x188>
  401fd8:	0040141d 	.word	0x0040141d
  401fdc:	00404f69 	.word	0x00404f69
  401fe0:	00401175 	.word	0x00401175
  401fe4:	004011c1 	.word	0x004011c1
  401fe8:	20400db0 	.word	0x20400db0
  401fec:	20400d40 	.word	0x20400d40
  401ff0:	20400d4c 	.word	0x20400d4c
  401ff4:	00401075 	.word	0x00401075
  401ff8:	20400ddc 	.word	0x20400ddc
  401ffc:	20400df8 	.word	0x20400df8
  402000:	20400e24 	.word	0x20400e24
  402004:	20400e10 	.word	0x20400e10
  402008:	20400d44 	.word	0x20400d44
  40200c:	20400d48 	.word	0x20400d48
  402010:	20400dbc 	.word	0x20400dbc
  402014:	20400dc4 	.word	0x20400dc4
  402018:	00401091 	.word	0x00401091
  40201c:	0040120d 	.word	0x0040120d
  402020:	20400e0c 	.word	0x20400e0c
  402024:	e000ed04 	.word	0xe000ed04
  402028:	0040144d 	.word	0x0040144d
  40202c:	0040108b 	.word	0x0040108b
  402030:	20400dc8 	.word	0x20400dc8

00402034 <vTaskStartScheduler>:
{
  402034:	b510      	push	{r4, lr}
  402036:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402038:	2300      	movs	r3, #0
  40203a:	9303      	str	r3, [sp, #12]
  40203c:	9302      	str	r3, [sp, #8]
  40203e:	9301      	str	r3, [sp, #4]
  402040:	9300      	str	r3, [sp, #0]
  402042:	2282      	movs	r2, #130	; 0x82
  402044:	4916      	ldr	r1, [pc, #88]	; (4020a0 <vTaskStartScheduler+0x6c>)
  402046:	4817      	ldr	r0, [pc, #92]	; (4020a4 <vTaskStartScheduler+0x70>)
  402048:	4c17      	ldr	r4, [pc, #92]	; (4020a8 <vTaskStartScheduler+0x74>)
  40204a:	47a0      	blx	r4
		if( xReturn == pdPASS )
  40204c:	2801      	cmp	r0, #1
  40204e:	d00b      	beq.n	402068 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  402050:	bb20      	cbnz	r0, 40209c <vTaskStartScheduler+0x68>
  402052:	f04f 0380 	mov.w	r3, #128	; 0x80
  402056:	b672      	cpsid	i
  402058:	f383 8811 	msr	BASEPRI, r3
  40205c:	f3bf 8f6f 	isb	sy
  402060:	f3bf 8f4f 	dsb	sy
  402064:	b662      	cpsie	i
  402066:	e7fe      	b.n	402066 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  402068:	4b10      	ldr	r3, [pc, #64]	; (4020ac <vTaskStartScheduler+0x78>)
  40206a:	4798      	blx	r3
	if( xReturn == pdPASS )
  40206c:	2801      	cmp	r0, #1
  40206e:	d1ef      	bne.n	402050 <vTaskStartScheduler+0x1c>
  402070:	f04f 0380 	mov.w	r3, #128	; 0x80
  402074:	b672      	cpsid	i
  402076:	f383 8811 	msr	BASEPRI, r3
  40207a:	f3bf 8f6f 	isb	sy
  40207e:	f3bf 8f4f 	dsb	sy
  402082:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402084:	f04f 32ff 	mov.w	r2, #4294967295
  402088:	4b09      	ldr	r3, [pc, #36]	; (4020b0 <vTaskStartScheduler+0x7c>)
  40208a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  40208c:	2201      	movs	r2, #1
  40208e:	4b09      	ldr	r3, [pc, #36]	; (4020b4 <vTaskStartScheduler+0x80>)
  402090:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402092:	2200      	movs	r2, #0
  402094:	4b08      	ldr	r3, [pc, #32]	; (4020b8 <vTaskStartScheduler+0x84>)
  402096:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402098:	4b08      	ldr	r3, [pc, #32]	; (4020bc <vTaskStartScheduler+0x88>)
  40209a:	4798      	blx	r3
}
  40209c:	b004      	add	sp, #16
  40209e:	bd10      	pop	{r4, pc}
  4020a0:	0040a534 	.word	0x0040a534
  4020a4:	004023d9 	.word	0x004023d9
  4020a8:	00401e01 	.word	0x00401e01
  4020ac:	00402a19 	.word	0x00402a19
  4020b0:	20400df0 	.word	0x20400df0
  4020b4:	20400e0c 	.word	0x20400e0c
  4020b8:	20400e38 	.word	0x20400e38
  4020bc:	004012f5 	.word	0x004012f5

004020c0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4020c0:	4a02      	ldr	r2, [pc, #8]	; (4020cc <vTaskSuspendAll+0xc>)
  4020c2:	6813      	ldr	r3, [r2, #0]
  4020c4:	3301      	adds	r3, #1
  4020c6:	6013      	str	r3, [r2, #0]
  4020c8:	4770      	bx	lr
  4020ca:	bf00      	nop
  4020cc:	20400db8 	.word	0x20400db8

004020d0 <xTaskGetTickCount>:
		xTicks = xTickCount;
  4020d0:	4b01      	ldr	r3, [pc, #4]	; (4020d8 <xTaskGetTickCount+0x8>)
  4020d2:	6818      	ldr	r0, [r3, #0]
}
  4020d4:	4770      	bx	lr
  4020d6:	bf00      	nop
  4020d8:	20400e38 	.word	0x20400e38

004020dc <xTaskIncrementTick>:
{
  4020dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4020e0:	4b42      	ldr	r3, [pc, #264]	; (4021ec <xTaskIncrementTick+0x110>)
  4020e2:	681b      	ldr	r3, [r3, #0]
  4020e4:	2b00      	cmp	r3, #0
  4020e6:	d178      	bne.n	4021da <xTaskIncrementTick+0xfe>
		++xTickCount;
  4020e8:	4b41      	ldr	r3, [pc, #260]	; (4021f0 <xTaskIncrementTick+0x114>)
  4020ea:	681a      	ldr	r2, [r3, #0]
  4020ec:	3201      	adds	r2, #1
  4020ee:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4020f0:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4020f2:	b9d6      	cbnz	r6, 40212a <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4020f4:	4b3f      	ldr	r3, [pc, #252]	; (4021f4 <xTaskIncrementTick+0x118>)
  4020f6:	681b      	ldr	r3, [r3, #0]
  4020f8:	681b      	ldr	r3, [r3, #0]
  4020fa:	b153      	cbz	r3, 402112 <xTaskIncrementTick+0x36>
  4020fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402100:	b672      	cpsid	i
  402102:	f383 8811 	msr	BASEPRI, r3
  402106:	f3bf 8f6f 	isb	sy
  40210a:	f3bf 8f4f 	dsb	sy
  40210e:	b662      	cpsie	i
  402110:	e7fe      	b.n	402110 <xTaskIncrementTick+0x34>
  402112:	4a38      	ldr	r2, [pc, #224]	; (4021f4 <xTaskIncrementTick+0x118>)
  402114:	6811      	ldr	r1, [r2, #0]
  402116:	4b38      	ldr	r3, [pc, #224]	; (4021f8 <xTaskIncrementTick+0x11c>)
  402118:	6818      	ldr	r0, [r3, #0]
  40211a:	6010      	str	r0, [r2, #0]
  40211c:	6019      	str	r1, [r3, #0]
  40211e:	4a37      	ldr	r2, [pc, #220]	; (4021fc <xTaskIncrementTick+0x120>)
  402120:	6813      	ldr	r3, [r2, #0]
  402122:	3301      	adds	r3, #1
  402124:	6013      	str	r3, [r2, #0]
  402126:	4b36      	ldr	r3, [pc, #216]	; (402200 <xTaskIncrementTick+0x124>)
  402128:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  40212a:	4b36      	ldr	r3, [pc, #216]	; (402204 <xTaskIncrementTick+0x128>)
  40212c:	681b      	ldr	r3, [r3, #0]
  40212e:	429e      	cmp	r6, r3
  402130:	d218      	bcs.n	402164 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  402132:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402134:	4b34      	ldr	r3, [pc, #208]	; (402208 <xTaskIncrementTick+0x12c>)
  402136:	681b      	ldr	r3, [r3, #0]
  402138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40213a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40213e:	4a33      	ldr	r2, [pc, #204]	; (40220c <xTaskIncrementTick+0x130>)
  402140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402144:	2b02      	cmp	r3, #2
  402146:	bf28      	it	cs
  402148:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40214a:	4b31      	ldr	r3, [pc, #196]	; (402210 <xTaskIncrementTick+0x134>)
  40214c:	681b      	ldr	r3, [r3, #0]
  40214e:	b90b      	cbnz	r3, 402154 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402150:	4b30      	ldr	r3, [pc, #192]	; (402214 <xTaskIncrementTick+0x138>)
  402152:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402154:	4b30      	ldr	r3, [pc, #192]	; (402218 <xTaskIncrementTick+0x13c>)
  402156:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402158:	2b00      	cmp	r3, #0
}
  40215a:	bf0c      	ite	eq
  40215c:	4620      	moveq	r0, r4
  40215e:	2001      	movne	r0, #1
  402160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402164:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402166:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4021f4 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40216a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402224 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40216e:	4f2b      	ldr	r7, [pc, #172]	; (40221c <xTaskIncrementTick+0x140>)
  402170:	e01f      	b.n	4021b2 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  402172:	f04f 32ff 	mov.w	r2, #4294967295
  402176:	4b23      	ldr	r3, [pc, #140]	; (402204 <xTaskIncrementTick+0x128>)
  402178:	601a      	str	r2, [r3, #0]
						break;
  40217a:	e7db      	b.n	402134 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  40217c:	4a21      	ldr	r2, [pc, #132]	; (402204 <xTaskIncrementTick+0x128>)
  40217e:	6013      	str	r3, [r2, #0]
							break;
  402180:	e7d8      	b.n	402134 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402182:	f105 0018 	add.w	r0, r5, #24
  402186:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402188:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  40218a:	683a      	ldr	r2, [r7, #0]
  40218c:	2301      	movs	r3, #1
  40218e:	4083      	lsls	r3, r0
  402190:	4313      	orrs	r3, r2
  402192:	603b      	str	r3, [r7, #0]
  402194:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402198:	4651      	mov	r1, sl
  40219a:	4b1c      	ldr	r3, [pc, #112]	; (40220c <xTaskIncrementTick+0x130>)
  40219c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4021a0:	4b1f      	ldr	r3, [pc, #124]	; (402220 <xTaskIncrementTick+0x144>)
  4021a2:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4021a4:	4b18      	ldr	r3, [pc, #96]	; (402208 <xTaskIncrementTick+0x12c>)
  4021a6:	681b      	ldr	r3, [r3, #0]
  4021a8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4021aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  4021ac:	429a      	cmp	r2, r3
  4021ae:	bf28      	it	cs
  4021b0:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4021b2:	f8d9 3000 	ldr.w	r3, [r9]
  4021b6:	681b      	ldr	r3, [r3, #0]
  4021b8:	2b00      	cmp	r3, #0
  4021ba:	d0da      	beq.n	402172 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4021bc:	f8d9 3000 	ldr.w	r3, [r9]
  4021c0:	68db      	ldr	r3, [r3, #12]
  4021c2:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4021c4:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  4021c6:	429e      	cmp	r6, r3
  4021c8:	d3d8      	bcc.n	40217c <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4021ca:	f105 0a04 	add.w	sl, r5, #4
  4021ce:	4650      	mov	r0, sl
  4021d0:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4021d2:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4021d4:	2b00      	cmp	r3, #0
  4021d6:	d1d4      	bne.n	402182 <xTaskIncrementTick+0xa6>
  4021d8:	e7d6      	b.n	402188 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4021da:	4a0d      	ldr	r2, [pc, #52]	; (402210 <xTaskIncrementTick+0x134>)
  4021dc:	6813      	ldr	r3, [r2, #0]
  4021de:	3301      	adds	r3, #1
  4021e0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4021e2:	4b0c      	ldr	r3, [pc, #48]	; (402214 <xTaskIncrementTick+0x138>)
  4021e4:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4021e6:	2400      	movs	r4, #0
  4021e8:	e7b4      	b.n	402154 <xTaskIncrementTick+0x78>
  4021ea:	bf00      	nop
  4021ec:	20400db8 	.word	0x20400db8
  4021f0:	20400e38 	.word	0x20400e38
  4021f4:	20400d44 	.word	0x20400d44
  4021f8:	20400d48 	.word	0x20400d48
  4021fc:	20400df4 	.word	0x20400df4
  402200:	00401d7d 	.word	0x00401d7d
  402204:	20400df0 	.word	0x20400df0
  402208:	20400d40 	.word	0x20400d40
  40220c:	20400d4c 	.word	0x20400d4c
  402210:	20400db4 	.word	0x20400db4
  402214:	0040332d 	.word	0x0040332d
  402218:	20400e3c 	.word	0x20400e3c
  40221c:	20400dc4 	.word	0x20400dc4
  402220:	00401091 	.word	0x00401091
  402224:	004010dd 	.word	0x004010dd

00402228 <xTaskResumeAll>:
{
  402228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  40222c:	4b38      	ldr	r3, [pc, #224]	; (402310 <xTaskResumeAll+0xe8>)
  40222e:	681b      	ldr	r3, [r3, #0]
  402230:	b953      	cbnz	r3, 402248 <xTaskResumeAll+0x20>
  402232:	f04f 0380 	mov.w	r3, #128	; 0x80
  402236:	b672      	cpsid	i
  402238:	f383 8811 	msr	BASEPRI, r3
  40223c:	f3bf 8f6f 	isb	sy
  402240:	f3bf 8f4f 	dsb	sy
  402244:	b662      	cpsie	i
  402246:	e7fe      	b.n	402246 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402248:	4b32      	ldr	r3, [pc, #200]	; (402314 <xTaskResumeAll+0xec>)
  40224a:	4798      	blx	r3
		--uxSchedulerSuspended;
  40224c:	4b30      	ldr	r3, [pc, #192]	; (402310 <xTaskResumeAll+0xe8>)
  40224e:	681a      	ldr	r2, [r3, #0]
  402250:	3a01      	subs	r2, #1
  402252:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402254:	681b      	ldr	r3, [r3, #0]
  402256:	2b00      	cmp	r3, #0
  402258:	d155      	bne.n	402306 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  40225a:	4b2f      	ldr	r3, [pc, #188]	; (402318 <xTaskResumeAll+0xf0>)
  40225c:	681b      	ldr	r3, [r3, #0]
  40225e:	2b00      	cmp	r3, #0
  402260:	d132      	bne.n	4022c8 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402262:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402264:	4b2d      	ldr	r3, [pc, #180]	; (40231c <xTaskResumeAll+0xf4>)
  402266:	4798      	blx	r3
}
  402268:	4620      	mov	r0, r4
  40226a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40226e:	68fb      	ldr	r3, [r7, #12]
  402270:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402272:	f104 0018 	add.w	r0, r4, #24
  402276:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402278:	f104 0804 	add.w	r8, r4, #4
  40227c:	4640      	mov	r0, r8
  40227e:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402280:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402282:	682a      	ldr	r2, [r5, #0]
  402284:	2301      	movs	r3, #1
  402286:	4083      	lsls	r3, r0
  402288:	4313      	orrs	r3, r2
  40228a:	602b      	str	r3, [r5, #0]
  40228c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402290:	4641      	mov	r1, r8
  402292:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402296:	4b22      	ldr	r3, [pc, #136]	; (402320 <xTaskResumeAll+0xf8>)
  402298:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40229a:	4b22      	ldr	r3, [pc, #136]	; (402324 <xTaskResumeAll+0xfc>)
  40229c:	681b      	ldr	r3, [r3, #0]
  40229e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4022a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4022a2:	429a      	cmp	r2, r3
  4022a4:	d20c      	bcs.n	4022c0 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4022a6:	683b      	ldr	r3, [r7, #0]
  4022a8:	2b00      	cmp	r3, #0
  4022aa:	d1e0      	bne.n	40226e <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4022ac:	4b1e      	ldr	r3, [pc, #120]	; (402328 <xTaskResumeAll+0x100>)
  4022ae:	681b      	ldr	r3, [r3, #0]
  4022b0:	b1db      	cbz	r3, 4022ea <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4022b2:	4b1d      	ldr	r3, [pc, #116]	; (402328 <xTaskResumeAll+0x100>)
  4022b4:	681b      	ldr	r3, [r3, #0]
  4022b6:	b1c3      	cbz	r3, 4022ea <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4022b8:	4e1c      	ldr	r6, [pc, #112]	; (40232c <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4022ba:	4d1d      	ldr	r5, [pc, #116]	; (402330 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4022bc:	4c1a      	ldr	r4, [pc, #104]	; (402328 <xTaskResumeAll+0x100>)
  4022be:	e00e      	b.n	4022de <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4022c0:	2201      	movs	r2, #1
  4022c2:	4b1b      	ldr	r3, [pc, #108]	; (402330 <xTaskResumeAll+0x108>)
  4022c4:	601a      	str	r2, [r3, #0]
  4022c6:	e7ee      	b.n	4022a6 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4022c8:	4f1a      	ldr	r7, [pc, #104]	; (402334 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4022ca:	4e1b      	ldr	r6, [pc, #108]	; (402338 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4022cc:	4d1b      	ldr	r5, [pc, #108]	; (40233c <xTaskResumeAll+0x114>)
  4022ce:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402344 <xTaskResumeAll+0x11c>
  4022d2:	e7e8      	b.n	4022a6 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4022d4:	6823      	ldr	r3, [r4, #0]
  4022d6:	3b01      	subs	r3, #1
  4022d8:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4022da:	6823      	ldr	r3, [r4, #0]
  4022dc:	b12b      	cbz	r3, 4022ea <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4022de:	47b0      	blx	r6
  4022e0:	2800      	cmp	r0, #0
  4022e2:	d0f7      	beq.n	4022d4 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4022e4:	2301      	movs	r3, #1
  4022e6:	602b      	str	r3, [r5, #0]
  4022e8:	e7f4      	b.n	4022d4 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4022ea:	4b11      	ldr	r3, [pc, #68]	; (402330 <xTaskResumeAll+0x108>)
  4022ec:	681b      	ldr	r3, [r3, #0]
  4022ee:	2b01      	cmp	r3, #1
  4022f0:	d10b      	bne.n	40230a <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4022f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4022f6:	4b12      	ldr	r3, [pc, #72]	; (402340 <xTaskResumeAll+0x118>)
  4022f8:	601a      	str	r2, [r3, #0]
  4022fa:	f3bf 8f4f 	dsb	sy
  4022fe:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402302:	2401      	movs	r4, #1
  402304:	e7ae      	b.n	402264 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402306:	2400      	movs	r4, #0
  402308:	e7ac      	b.n	402264 <xTaskResumeAll+0x3c>
  40230a:	2400      	movs	r4, #0
  40230c:	e7aa      	b.n	402264 <xTaskResumeAll+0x3c>
  40230e:	bf00      	nop
  402310:	20400db8 	.word	0x20400db8
  402314:	004011c1 	.word	0x004011c1
  402318:	20400db0 	.word	0x20400db0
  40231c:	0040120d 	.word	0x0040120d
  402320:	00401091 	.word	0x00401091
  402324:	20400d40 	.word	0x20400d40
  402328:	20400db4 	.word	0x20400db4
  40232c:	004020dd 	.word	0x004020dd
  402330:	20400e3c 	.word	0x20400e3c
  402334:	20400df8 	.word	0x20400df8
  402338:	004010dd 	.word	0x004010dd
  40233c:	20400dc4 	.word	0x20400dc4
  402340:	e000ed04 	.word	0xe000ed04
  402344:	20400d4c 	.word	0x20400d4c

00402348 <vTaskDelay>:
	{
  402348:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  40234a:	2800      	cmp	r0, #0
  40234c:	d029      	beq.n	4023a2 <vTaskDelay+0x5a>
  40234e:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402350:	4b18      	ldr	r3, [pc, #96]	; (4023b4 <vTaskDelay+0x6c>)
  402352:	681b      	ldr	r3, [r3, #0]
  402354:	b153      	cbz	r3, 40236c <vTaskDelay+0x24>
  402356:	f04f 0380 	mov.w	r3, #128	; 0x80
  40235a:	b672      	cpsid	i
  40235c:	f383 8811 	msr	BASEPRI, r3
  402360:	f3bf 8f6f 	isb	sy
  402364:	f3bf 8f4f 	dsb	sy
  402368:	b662      	cpsie	i
  40236a:	e7fe      	b.n	40236a <vTaskDelay+0x22>
			vTaskSuspendAll();
  40236c:	4b12      	ldr	r3, [pc, #72]	; (4023b8 <vTaskDelay+0x70>)
  40236e:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402370:	4b12      	ldr	r3, [pc, #72]	; (4023bc <vTaskDelay+0x74>)
  402372:	681b      	ldr	r3, [r3, #0]
  402374:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402376:	4b12      	ldr	r3, [pc, #72]	; (4023c0 <vTaskDelay+0x78>)
  402378:	6818      	ldr	r0, [r3, #0]
  40237a:	3004      	adds	r0, #4
  40237c:	4b11      	ldr	r3, [pc, #68]	; (4023c4 <vTaskDelay+0x7c>)
  40237e:	4798      	blx	r3
  402380:	b948      	cbnz	r0, 402396 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402382:	4b0f      	ldr	r3, [pc, #60]	; (4023c0 <vTaskDelay+0x78>)
  402384:	681a      	ldr	r2, [r3, #0]
  402386:	4910      	ldr	r1, [pc, #64]	; (4023c8 <vTaskDelay+0x80>)
  402388:	680b      	ldr	r3, [r1, #0]
  40238a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40238c:	2201      	movs	r2, #1
  40238e:	4082      	lsls	r2, r0
  402390:	ea23 0302 	bic.w	r3, r3, r2
  402394:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402396:	4620      	mov	r0, r4
  402398:	4b0c      	ldr	r3, [pc, #48]	; (4023cc <vTaskDelay+0x84>)
  40239a:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  40239c:	4b0c      	ldr	r3, [pc, #48]	; (4023d0 <vTaskDelay+0x88>)
  40239e:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4023a0:	b938      	cbnz	r0, 4023b2 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4023a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023a6:	4b0b      	ldr	r3, [pc, #44]	; (4023d4 <vTaskDelay+0x8c>)
  4023a8:	601a      	str	r2, [r3, #0]
  4023aa:	f3bf 8f4f 	dsb	sy
  4023ae:	f3bf 8f6f 	isb	sy
  4023b2:	bd10      	pop	{r4, pc}
  4023b4:	20400db8 	.word	0x20400db8
  4023b8:	004020c1 	.word	0x004020c1
  4023bc:	20400e38 	.word	0x20400e38
  4023c0:	20400d40 	.word	0x20400d40
  4023c4:	004010dd 	.word	0x004010dd
  4023c8:	20400dc4 	.word	0x20400dc4
  4023cc:	00401da9 	.word	0x00401da9
  4023d0:	00402229 	.word	0x00402229
  4023d4:	e000ed04 	.word	0xe000ed04

004023d8 <prvIdleTask>:
{
  4023d8:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4023da:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402464 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4023de:	4e19      	ldr	r6, [pc, #100]	; (402444 <prvIdleTask+0x6c>)
				taskYIELD();
  4023e0:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402468 <prvIdleTask+0x90>
  4023e4:	e02a      	b.n	40243c <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4023e6:	4b18      	ldr	r3, [pc, #96]	; (402448 <prvIdleTask+0x70>)
  4023e8:	681b      	ldr	r3, [r3, #0]
  4023ea:	2b01      	cmp	r3, #1
  4023ec:	d81e      	bhi.n	40242c <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4023ee:	682b      	ldr	r3, [r5, #0]
  4023f0:	2b00      	cmp	r3, #0
  4023f2:	d0f8      	beq.n	4023e6 <prvIdleTask+0xe>
			vTaskSuspendAll();
  4023f4:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4023f6:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4023f8:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4023fa:	2c00      	cmp	r4, #0
  4023fc:	d0f7      	beq.n	4023ee <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4023fe:	4b13      	ldr	r3, [pc, #76]	; (40244c <prvIdleTask+0x74>)
  402400:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402402:	68f3      	ldr	r3, [r6, #12]
  402404:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402406:	1d20      	adds	r0, r4, #4
  402408:	4b11      	ldr	r3, [pc, #68]	; (402450 <prvIdleTask+0x78>)
  40240a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40240c:	4a11      	ldr	r2, [pc, #68]	; (402454 <prvIdleTask+0x7c>)
  40240e:	6813      	ldr	r3, [r2, #0]
  402410:	3b01      	subs	r3, #1
  402412:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402414:	682b      	ldr	r3, [r5, #0]
  402416:	3b01      	subs	r3, #1
  402418:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40241a:	4b0f      	ldr	r3, [pc, #60]	; (402458 <prvIdleTask+0x80>)
  40241c:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40241e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402420:	f8df a048 	ldr.w	sl, [pc, #72]	; 40246c <prvIdleTask+0x94>
  402424:	47d0      	blx	sl
		vPortFree( pxTCB );
  402426:	4620      	mov	r0, r4
  402428:	47d0      	blx	sl
  40242a:	e7e0      	b.n	4023ee <prvIdleTask+0x16>
				taskYIELD();
  40242c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402430:	f8c9 3000 	str.w	r3, [r9]
  402434:	f3bf 8f4f 	dsb	sy
  402438:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40243c:	4d07      	ldr	r5, [pc, #28]	; (40245c <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40243e:	4f08      	ldr	r7, [pc, #32]	; (402460 <prvIdleTask+0x88>)
  402440:	e7d5      	b.n	4023ee <prvIdleTask+0x16>
  402442:	bf00      	nop
  402444:	20400e24 	.word	0x20400e24
  402448:	20400d4c 	.word	0x20400d4c
  40244c:	004011c1 	.word	0x004011c1
  402450:	004010dd 	.word	0x004010dd
  402454:	20400db0 	.word	0x20400db0
  402458:	0040120d 	.word	0x0040120d
  40245c:	20400dc0 	.word	0x20400dc0
  402460:	00402229 	.word	0x00402229
  402464:	004020c1 	.word	0x004020c1
  402468:	e000ed04 	.word	0xe000ed04
  40246c:	0040144d 	.word	0x0040144d

00402470 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402470:	4b2d      	ldr	r3, [pc, #180]	; (402528 <vTaskSwitchContext+0xb8>)
  402472:	681b      	ldr	r3, [r3, #0]
  402474:	2b00      	cmp	r3, #0
  402476:	d12c      	bne.n	4024d2 <vTaskSwitchContext+0x62>
{
  402478:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40247a:	2200      	movs	r2, #0
  40247c:	4b2b      	ldr	r3, [pc, #172]	; (40252c <vTaskSwitchContext+0xbc>)
  40247e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402480:	4b2b      	ldr	r3, [pc, #172]	; (402530 <vTaskSwitchContext+0xc0>)
  402482:	681b      	ldr	r3, [r3, #0]
  402484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402486:	681a      	ldr	r2, [r3, #0]
  402488:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40248c:	d103      	bne.n	402496 <vTaskSwitchContext+0x26>
  40248e:	685a      	ldr	r2, [r3, #4]
  402490:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402494:	d021      	beq.n	4024da <vTaskSwitchContext+0x6a>
  402496:	4b26      	ldr	r3, [pc, #152]	; (402530 <vTaskSwitchContext+0xc0>)
  402498:	6818      	ldr	r0, [r3, #0]
  40249a:	6819      	ldr	r1, [r3, #0]
  40249c:	3134      	adds	r1, #52	; 0x34
  40249e:	4b25      	ldr	r3, [pc, #148]	; (402534 <vTaskSwitchContext+0xc4>)
  4024a0:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4024a2:	4b25      	ldr	r3, [pc, #148]	; (402538 <vTaskSwitchContext+0xc8>)
  4024a4:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4024a6:	fab3 f383 	clz	r3, r3
  4024aa:	b2db      	uxtb	r3, r3
  4024ac:	f1c3 031f 	rsb	r3, r3, #31
  4024b0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4024b4:	4a21      	ldr	r2, [pc, #132]	; (40253c <vTaskSwitchContext+0xcc>)
  4024b6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4024ba:	b9ba      	cbnz	r2, 4024ec <vTaskSwitchContext+0x7c>
	__asm volatile
  4024bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024c0:	b672      	cpsid	i
  4024c2:	f383 8811 	msr	BASEPRI, r3
  4024c6:	f3bf 8f6f 	isb	sy
  4024ca:	f3bf 8f4f 	dsb	sy
  4024ce:	b662      	cpsie	i
  4024d0:	e7fe      	b.n	4024d0 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4024d2:	2201      	movs	r2, #1
  4024d4:	4b15      	ldr	r3, [pc, #84]	; (40252c <vTaskSwitchContext+0xbc>)
  4024d6:	601a      	str	r2, [r3, #0]
  4024d8:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4024da:	689a      	ldr	r2, [r3, #8]
  4024dc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4024e0:	d1d9      	bne.n	402496 <vTaskSwitchContext+0x26>
  4024e2:	68db      	ldr	r3, [r3, #12]
  4024e4:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4024e8:	d1d5      	bne.n	402496 <vTaskSwitchContext+0x26>
  4024ea:	e7da      	b.n	4024a2 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4024ec:	4a13      	ldr	r2, [pc, #76]	; (40253c <vTaskSwitchContext+0xcc>)
  4024ee:	0099      	lsls	r1, r3, #2
  4024f0:	18c8      	adds	r0, r1, r3
  4024f2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4024f6:	6844      	ldr	r4, [r0, #4]
  4024f8:	6864      	ldr	r4, [r4, #4]
  4024fa:	6044      	str	r4, [r0, #4]
  4024fc:	4419      	add	r1, r3
  4024fe:	4602      	mov	r2, r0
  402500:	3208      	adds	r2, #8
  402502:	4294      	cmp	r4, r2
  402504:	d009      	beq.n	40251a <vTaskSwitchContext+0xaa>
  402506:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40250a:	4a0c      	ldr	r2, [pc, #48]	; (40253c <vTaskSwitchContext+0xcc>)
  40250c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402510:	685b      	ldr	r3, [r3, #4]
  402512:	68da      	ldr	r2, [r3, #12]
  402514:	4b06      	ldr	r3, [pc, #24]	; (402530 <vTaskSwitchContext+0xc0>)
  402516:	601a      	str	r2, [r3, #0]
  402518:	bd10      	pop	{r4, pc}
  40251a:	6860      	ldr	r0, [r4, #4]
  40251c:	4a07      	ldr	r2, [pc, #28]	; (40253c <vTaskSwitchContext+0xcc>)
  40251e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402522:	6050      	str	r0, [r2, #4]
  402524:	e7ef      	b.n	402506 <vTaskSwitchContext+0x96>
  402526:	bf00      	nop
  402528:	20400db8 	.word	0x20400db8
  40252c:	20400e3c 	.word	0x20400e3c
  402530:	20400d40 	.word	0x20400d40
  402534:	00403315 	.word	0x00403315
  402538:	20400dc4 	.word	0x20400dc4
  40253c:	20400d4c 	.word	0x20400d4c

00402540 <vTaskPlaceOnEventList>:
{
  402540:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402542:	b1e0      	cbz	r0, 40257e <vTaskPlaceOnEventList+0x3e>
  402544:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402546:	4d17      	ldr	r5, [pc, #92]	; (4025a4 <vTaskPlaceOnEventList+0x64>)
  402548:	6829      	ldr	r1, [r5, #0]
  40254a:	3118      	adds	r1, #24
  40254c:	4b16      	ldr	r3, [pc, #88]	; (4025a8 <vTaskPlaceOnEventList+0x68>)
  40254e:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402550:	6828      	ldr	r0, [r5, #0]
  402552:	3004      	adds	r0, #4
  402554:	4b15      	ldr	r3, [pc, #84]	; (4025ac <vTaskPlaceOnEventList+0x6c>)
  402556:	4798      	blx	r3
  402558:	b940      	cbnz	r0, 40256c <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40255a:	682a      	ldr	r2, [r5, #0]
  40255c:	4914      	ldr	r1, [pc, #80]	; (4025b0 <vTaskPlaceOnEventList+0x70>)
  40255e:	680b      	ldr	r3, [r1, #0]
  402560:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402562:	2201      	movs	r2, #1
  402564:	4082      	lsls	r2, r0
  402566:	ea23 0302 	bic.w	r3, r3, r2
  40256a:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  40256c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402570:	d010      	beq.n	402594 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402572:	4b10      	ldr	r3, [pc, #64]	; (4025b4 <vTaskPlaceOnEventList+0x74>)
  402574:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402576:	4420      	add	r0, r4
  402578:	4b0f      	ldr	r3, [pc, #60]	; (4025b8 <vTaskPlaceOnEventList+0x78>)
  40257a:	4798      	blx	r3
  40257c:	bd38      	pop	{r3, r4, r5, pc}
  40257e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402582:	b672      	cpsid	i
  402584:	f383 8811 	msr	BASEPRI, r3
  402588:	f3bf 8f6f 	isb	sy
  40258c:	f3bf 8f4f 	dsb	sy
  402590:	b662      	cpsie	i
  402592:	e7fe      	b.n	402592 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402594:	4b03      	ldr	r3, [pc, #12]	; (4025a4 <vTaskPlaceOnEventList+0x64>)
  402596:	6819      	ldr	r1, [r3, #0]
  402598:	3104      	adds	r1, #4
  40259a:	4808      	ldr	r0, [pc, #32]	; (4025bc <vTaskPlaceOnEventList+0x7c>)
  40259c:	4b08      	ldr	r3, [pc, #32]	; (4025c0 <vTaskPlaceOnEventList+0x80>)
  40259e:	4798      	blx	r3
  4025a0:	bd38      	pop	{r3, r4, r5, pc}
  4025a2:	bf00      	nop
  4025a4:	20400d40 	.word	0x20400d40
  4025a8:	004010a9 	.word	0x004010a9
  4025ac:	004010dd 	.word	0x004010dd
  4025b0:	20400dc4 	.word	0x20400dc4
  4025b4:	20400e38 	.word	0x20400e38
  4025b8:	00401da9 	.word	0x00401da9
  4025bc:	20400e10 	.word	0x20400e10
  4025c0:	00401091 	.word	0x00401091

004025c4 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  4025c4:	b1e8      	cbz	r0, 402602 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  4025c6:	b570      	push	{r4, r5, r6, lr}
  4025c8:	4615      	mov	r5, r2
  4025ca:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4025cc:	4e16      	ldr	r6, [pc, #88]	; (402628 <vTaskPlaceOnEventListRestricted+0x64>)
  4025ce:	6831      	ldr	r1, [r6, #0]
  4025d0:	3118      	adds	r1, #24
  4025d2:	4b16      	ldr	r3, [pc, #88]	; (40262c <vTaskPlaceOnEventListRestricted+0x68>)
  4025d4:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4025d6:	6830      	ldr	r0, [r6, #0]
  4025d8:	3004      	adds	r0, #4
  4025da:	4b15      	ldr	r3, [pc, #84]	; (402630 <vTaskPlaceOnEventListRestricted+0x6c>)
  4025dc:	4798      	blx	r3
  4025de:	b940      	cbnz	r0, 4025f2 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4025e0:	6832      	ldr	r2, [r6, #0]
  4025e2:	4914      	ldr	r1, [pc, #80]	; (402634 <vTaskPlaceOnEventListRestricted+0x70>)
  4025e4:	680b      	ldr	r3, [r1, #0]
  4025e6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4025e8:	2201      	movs	r2, #1
  4025ea:	4082      	lsls	r2, r0
  4025ec:	ea23 0302 	bic.w	r3, r3, r2
  4025f0:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4025f2:	2d01      	cmp	r5, #1
  4025f4:	d010      	beq.n	402618 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4025f6:	4b10      	ldr	r3, [pc, #64]	; (402638 <vTaskPlaceOnEventListRestricted+0x74>)
  4025f8:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4025fa:	4420      	add	r0, r4
  4025fc:	4b0f      	ldr	r3, [pc, #60]	; (40263c <vTaskPlaceOnEventListRestricted+0x78>)
  4025fe:	4798      	blx	r3
  402600:	bd70      	pop	{r4, r5, r6, pc}
  402602:	f04f 0380 	mov.w	r3, #128	; 0x80
  402606:	b672      	cpsid	i
  402608:	f383 8811 	msr	BASEPRI, r3
  40260c:	f3bf 8f6f 	isb	sy
  402610:	f3bf 8f4f 	dsb	sy
  402614:	b662      	cpsie	i
  402616:	e7fe      	b.n	402616 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402618:	4b03      	ldr	r3, [pc, #12]	; (402628 <vTaskPlaceOnEventListRestricted+0x64>)
  40261a:	6819      	ldr	r1, [r3, #0]
  40261c:	3104      	adds	r1, #4
  40261e:	4808      	ldr	r0, [pc, #32]	; (402640 <vTaskPlaceOnEventListRestricted+0x7c>)
  402620:	4b02      	ldr	r3, [pc, #8]	; (40262c <vTaskPlaceOnEventListRestricted+0x68>)
  402622:	4798      	blx	r3
  402624:	bd70      	pop	{r4, r5, r6, pc}
  402626:	bf00      	nop
  402628:	20400d40 	.word	0x20400d40
  40262c:	00401091 	.word	0x00401091
  402630:	004010dd 	.word	0x004010dd
  402634:	20400dc4 	.word	0x20400dc4
  402638:	20400e38 	.word	0x20400e38
  40263c:	00401da9 	.word	0x00401da9
  402640:	20400e10 	.word	0x20400e10

00402644 <xTaskRemoveFromEventList>:
{
  402644:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402646:	68c3      	ldr	r3, [r0, #12]
  402648:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  40264a:	b324      	cbz	r4, 402696 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40264c:	f104 0518 	add.w	r5, r4, #24
  402650:	4628      	mov	r0, r5
  402652:	4b1a      	ldr	r3, [pc, #104]	; (4026bc <xTaskRemoveFromEventList+0x78>)
  402654:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402656:	4b1a      	ldr	r3, [pc, #104]	; (4026c0 <xTaskRemoveFromEventList+0x7c>)
  402658:	681b      	ldr	r3, [r3, #0]
  40265a:	bb3b      	cbnz	r3, 4026ac <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40265c:	1d25      	adds	r5, r4, #4
  40265e:	4628      	mov	r0, r5
  402660:	4b16      	ldr	r3, [pc, #88]	; (4026bc <xTaskRemoveFromEventList+0x78>)
  402662:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402664:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402666:	4a17      	ldr	r2, [pc, #92]	; (4026c4 <xTaskRemoveFromEventList+0x80>)
  402668:	6811      	ldr	r1, [r2, #0]
  40266a:	2301      	movs	r3, #1
  40266c:	4083      	lsls	r3, r0
  40266e:	430b      	orrs	r3, r1
  402670:	6013      	str	r3, [r2, #0]
  402672:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402676:	4629      	mov	r1, r5
  402678:	4b13      	ldr	r3, [pc, #76]	; (4026c8 <xTaskRemoveFromEventList+0x84>)
  40267a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40267e:	4b13      	ldr	r3, [pc, #76]	; (4026cc <xTaskRemoveFromEventList+0x88>)
  402680:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402682:	4b13      	ldr	r3, [pc, #76]	; (4026d0 <xTaskRemoveFromEventList+0x8c>)
  402684:	681b      	ldr	r3, [r3, #0]
  402686:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40268a:	429a      	cmp	r2, r3
  40268c:	d913      	bls.n	4026b6 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  40268e:	2001      	movs	r0, #1
  402690:	4b10      	ldr	r3, [pc, #64]	; (4026d4 <xTaskRemoveFromEventList+0x90>)
  402692:	6018      	str	r0, [r3, #0]
  402694:	bd38      	pop	{r3, r4, r5, pc}
  402696:	f04f 0380 	mov.w	r3, #128	; 0x80
  40269a:	b672      	cpsid	i
  40269c:	f383 8811 	msr	BASEPRI, r3
  4026a0:	f3bf 8f6f 	isb	sy
  4026a4:	f3bf 8f4f 	dsb	sy
  4026a8:	b662      	cpsie	i
  4026aa:	e7fe      	b.n	4026aa <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4026ac:	4629      	mov	r1, r5
  4026ae:	480a      	ldr	r0, [pc, #40]	; (4026d8 <xTaskRemoveFromEventList+0x94>)
  4026b0:	4b06      	ldr	r3, [pc, #24]	; (4026cc <xTaskRemoveFromEventList+0x88>)
  4026b2:	4798      	blx	r3
  4026b4:	e7e5      	b.n	402682 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4026b6:	2000      	movs	r0, #0
}
  4026b8:	bd38      	pop	{r3, r4, r5, pc}
  4026ba:	bf00      	nop
  4026bc:	004010dd 	.word	0x004010dd
  4026c0:	20400db8 	.word	0x20400db8
  4026c4:	20400dc4 	.word	0x20400dc4
  4026c8:	20400d4c 	.word	0x20400d4c
  4026cc:	00401091 	.word	0x00401091
  4026d0:	20400d40 	.word	0x20400d40
  4026d4:	20400e3c 	.word	0x20400e3c
  4026d8:	20400df8 	.word	0x20400df8

004026dc <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4026dc:	b130      	cbz	r0, 4026ec <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4026de:	4a09      	ldr	r2, [pc, #36]	; (402704 <vTaskSetTimeOutState+0x28>)
  4026e0:	6812      	ldr	r2, [r2, #0]
  4026e2:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4026e4:	4a08      	ldr	r2, [pc, #32]	; (402708 <vTaskSetTimeOutState+0x2c>)
  4026e6:	6812      	ldr	r2, [r2, #0]
  4026e8:	6042      	str	r2, [r0, #4]
  4026ea:	4770      	bx	lr
  4026ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026f0:	b672      	cpsid	i
  4026f2:	f383 8811 	msr	BASEPRI, r3
  4026f6:	f3bf 8f6f 	isb	sy
  4026fa:	f3bf 8f4f 	dsb	sy
  4026fe:	b662      	cpsie	i
  402700:	e7fe      	b.n	402700 <vTaskSetTimeOutState+0x24>
  402702:	bf00      	nop
  402704:	20400df4 	.word	0x20400df4
  402708:	20400e38 	.word	0x20400e38

0040270c <xTaskCheckForTimeOut>:
{
  40270c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  40270e:	b1c0      	cbz	r0, 402742 <xTaskCheckForTimeOut+0x36>
  402710:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402712:	b309      	cbz	r1, 402758 <xTaskCheckForTimeOut+0x4c>
  402714:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402716:	4b1d      	ldr	r3, [pc, #116]	; (40278c <xTaskCheckForTimeOut+0x80>)
  402718:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40271a:	4b1d      	ldr	r3, [pc, #116]	; (402790 <xTaskCheckForTimeOut+0x84>)
  40271c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40271e:	682b      	ldr	r3, [r5, #0]
  402720:	f1b3 3fff 	cmp.w	r3, #4294967295
  402724:	d02e      	beq.n	402784 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402726:	491b      	ldr	r1, [pc, #108]	; (402794 <xTaskCheckForTimeOut+0x88>)
  402728:	6809      	ldr	r1, [r1, #0]
  40272a:	6820      	ldr	r0, [r4, #0]
  40272c:	4288      	cmp	r0, r1
  40272e:	d002      	beq.n	402736 <xTaskCheckForTimeOut+0x2a>
  402730:	6861      	ldr	r1, [r4, #4]
  402732:	428a      	cmp	r2, r1
  402734:	d228      	bcs.n	402788 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402736:	6861      	ldr	r1, [r4, #4]
  402738:	1a50      	subs	r0, r2, r1
  40273a:	4283      	cmp	r3, r0
  40273c:	d817      	bhi.n	40276e <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  40273e:	2401      	movs	r4, #1
  402740:	e01c      	b.n	40277c <xTaskCheckForTimeOut+0x70>
  402742:	f04f 0380 	mov.w	r3, #128	; 0x80
  402746:	b672      	cpsid	i
  402748:	f383 8811 	msr	BASEPRI, r3
  40274c:	f3bf 8f6f 	isb	sy
  402750:	f3bf 8f4f 	dsb	sy
  402754:	b662      	cpsie	i
  402756:	e7fe      	b.n	402756 <xTaskCheckForTimeOut+0x4a>
  402758:	f04f 0380 	mov.w	r3, #128	; 0x80
  40275c:	b672      	cpsid	i
  40275e:	f383 8811 	msr	BASEPRI, r3
  402762:	f3bf 8f6f 	isb	sy
  402766:	f3bf 8f4f 	dsb	sy
  40276a:	b662      	cpsie	i
  40276c:	e7fe      	b.n	40276c <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40276e:	1a9b      	subs	r3, r3, r2
  402770:	440b      	add	r3, r1
  402772:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402774:	4620      	mov	r0, r4
  402776:	4b08      	ldr	r3, [pc, #32]	; (402798 <xTaskCheckForTimeOut+0x8c>)
  402778:	4798      	blx	r3
			xReturn = pdFALSE;
  40277a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  40277c:	4b07      	ldr	r3, [pc, #28]	; (40279c <xTaskCheckForTimeOut+0x90>)
  40277e:	4798      	blx	r3
}
  402780:	4620      	mov	r0, r4
  402782:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402784:	2400      	movs	r4, #0
  402786:	e7f9      	b.n	40277c <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402788:	2401      	movs	r4, #1
  40278a:	e7f7      	b.n	40277c <xTaskCheckForTimeOut+0x70>
  40278c:	004011c1 	.word	0x004011c1
  402790:	20400e38 	.word	0x20400e38
  402794:	20400df4 	.word	0x20400df4
  402798:	004026dd 	.word	0x004026dd
  40279c:	0040120d 	.word	0x0040120d

004027a0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4027a0:	2201      	movs	r2, #1
  4027a2:	4b01      	ldr	r3, [pc, #4]	; (4027a8 <vTaskMissedYield+0x8>)
  4027a4:	601a      	str	r2, [r3, #0]
  4027a6:	4770      	bx	lr
  4027a8:	20400e3c 	.word	0x20400e3c

004027ac <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4027ac:	4b05      	ldr	r3, [pc, #20]	; (4027c4 <xTaskGetSchedulerState+0x18>)
  4027ae:	681b      	ldr	r3, [r3, #0]
  4027b0:	b133      	cbz	r3, 4027c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4027b2:	4b05      	ldr	r3, [pc, #20]	; (4027c8 <xTaskGetSchedulerState+0x1c>)
  4027b4:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4027b6:	2b00      	cmp	r3, #0
  4027b8:	bf0c      	ite	eq
  4027ba:	2002      	moveq	r0, #2
  4027bc:	2000      	movne	r0, #0
  4027be:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4027c0:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  4027c2:	4770      	bx	lr
  4027c4:	20400e0c 	.word	0x20400e0c
  4027c8:	20400db8 	.word	0x20400db8

004027cc <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4027cc:	2800      	cmp	r0, #0
  4027ce:	d044      	beq.n	40285a <vTaskPriorityInherit+0x8e>
	{
  4027d0:	b538      	push	{r3, r4, r5, lr}
  4027d2:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4027d4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4027d6:	4921      	ldr	r1, [pc, #132]	; (40285c <vTaskPriorityInherit+0x90>)
  4027d8:	6809      	ldr	r1, [r1, #0]
  4027da:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4027dc:	428a      	cmp	r2, r1
  4027de:	d214      	bcs.n	40280a <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4027e0:	6981      	ldr	r1, [r0, #24]
  4027e2:	2900      	cmp	r1, #0
  4027e4:	db05      	blt.n	4027f2 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4027e6:	491d      	ldr	r1, [pc, #116]	; (40285c <vTaskPriorityInherit+0x90>)
  4027e8:	6809      	ldr	r1, [r1, #0]
  4027ea:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4027ec:	f1c1 0105 	rsb	r1, r1, #5
  4027f0:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4027f2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4027f6:	491a      	ldr	r1, [pc, #104]	; (402860 <vTaskPriorityInherit+0x94>)
  4027f8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4027fc:	6961      	ldr	r1, [r4, #20]
  4027fe:	4291      	cmp	r1, r2
  402800:	d004      	beq.n	40280c <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402802:	4a16      	ldr	r2, [pc, #88]	; (40285c <vTaskPriorityInherit+0x90>)
  402804:	6812      	ldr	r2, [r2, #0]
  402806:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402808:	62e2      	str	r2, [r4, #44]	; 0x2c
  40280a:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40280c:	1d25      	adds	r5, r4, #4
  40280e:	4628      	mov	r0, r5
  402810:	4b14      	ldr	r3, [pc, #80]	; (402864 <vTaskPriorityInherit+0x98>)
  402812:	4798      	blx	r3
  402814:	b970      	cbnz	r0, 402834 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402816:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402818:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40281c:	4a10      	ldr	r2, [pc, #64]	; (402860 <vTaskPriorityInherit+0x94>)
  40281e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402822:	b93a      	cbnz	r2, 402834 <vTaskPriorityInherit+0x68>
  402824:	4810      	ldr	r0, [pc, #64]	; (402868 <vTaskPriorityInherit+0x9c>)
  402826:	6802      	ldr	r2, [r0, #0]
  402828:	2101      	movs	r1, #1
  40282a:	fa01 f303 	lsl.w	r3, r1, r3
  40282e:	ea22 0303 	bic.w	r3, r2, r3
  402832:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402834:	4b09      	ldr	r3, [pc, #36]	; (40285c <vTaskPriorityInherit+0x90>)
  402836:	681b      	ldr	r3, [r3, #0]
  402838:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40283a:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  40283c:	4a0a      	ldr	r2, [pc, #40]	; (402868 <vTaskPriorityInherit+0x9c>)
  40283e:	6811      	ldr	r1, [r2, #0]
  402840:	2301      	movs	r3, #1
  402842:	4083      	lsls	r3, r0
  402844:	430b      	orrs	r3, r1
  402846:	6013      	str	r3, [r2, #0]
  402848:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40284c:	4629      	mov	r1, r5
  40284e:	4b04      	ldr	r3, [pc, #16]	; (402860 <vTaskPriorityInherit+0x94>)
  402850:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402854:	4b05      	ldr	r3, [pc, #20]	; (40286c <vTaskPriorityInherit+0xa0>)
  402856:	4798      	blx	r3
  402858:	bd38      	pop	{r3, r4, r5, pc}
  40285a:	4770      	bx	lr
  40285c:	20400d40 	.word	0x20400d40
  402860:	20400d4c 	.word	0x20400d4c
  402864:	004010dd 	.word	0x004010dd
  402868:	20400dc4 	.word	0x20400dc4
  40286c:	00401091 	.word	0x00401091

00402870 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402870:	2800      	cmp	r0, #0
  402872:	d04d      	beq.n	402910 <xTaskPriorityDisinherit+0xa0>
	{
  402874:	b538      	push	{r3, r4, r5, lr}
  402876:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402878:	4a27      	ldr	r2, [pc, #156]	; (402918 <xTaskPriorityDisinherit+0xa8>)
  40287a:	6812      	ldr	r2, [r2, #0]
  40287c:	4290      	cmp	r0, r2
  40287e:	d00a      	beq.n	402896 <xTaskPriorityDisinherit+0x26>
  402880:	f04f 0380 	mov.w	r3, #128	; 0x80
  402884:	b672      	cpsid	i
  402886:	f383 8811 	msr	BASEPRI, r3
  40288a:	f3bf 8f6f 	isb	sy
  40288e:	f3bf 8f4f 	dsb	sy
  402892:	b662      	cpsie	i
  402894:	e7fe      	b.n	402894 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402896:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402898:	b952      	cbnz	r2, 4028b0 <xTaskPriorityDisinherit+0x40>
  40289a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40289e:	b672      	cpsid	i
  4028a0:	f383 8811 	msr	BASEPRI, r3
  4028a4:	f3bf 8f6f 	isb	sy
  4028a8:	f3bf 8f4f 	dsb	sy
  4028ac:	b662      	cpsie	i
  4028ae:	e7fe      	b.n	4028ae <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  4028b0:	3a01      	subs	r2, #1
  4028b2:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4028b4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4028b6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4028b8:	4288      	cmp	r0, r1
  4028ba:	d02b      	beq.n	402914 <xTaskPriorityDisinherit+0xa4>
  4028bc:	bb52      	cbnz	r2, 402914 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4028be:	1d25      	adds	r5, r4, #4
  4028c0:	4628      	mov	r0, r5
  4028c2:	4b16      	ldr	r3, [pc, #88]	; (40291c <xTaskPriorityDisinherit+0xac>)
  4028c4:	4798      	blx	r3
  4028c6:	b968      	cbnz	r0, 4028e4 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4028c8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4028ca:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4028ce:	4b14      	ldr	r3, [pc, #80]	; (402920 <xTaskPriorityDisinherit+0xb0>)
  4028d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4028d4:	b933      	cbnz	r3, 4028e4 <xTaskPriorityDisinherit+0x74>
  4028d6:	4813      	ldr	r0, [pc, #76]	; (402924 <xTaskPriorityDisinherit+0xb4>)
  4028d8:	6803      	ldr	r3, [r0, #0]
  4028da:	2201      	movs	r2, #1
  4028dc:	408a      	lsls	r2, r1
  4028de:	ea23 0302 	bic.w	r3, r3, r2
  4028e2:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4028e4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4028e6:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4028e8:	f1c0 0305 	rsb	r3, r0, #5
  4028ec:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4028ee:	4a0d      	ldr	r2, [pc, #52]	; (402924 <xTaskPriorityDisinherit+0xb4>)
  4028f0:	6811      	ldr	r1, [r2, #0]
  4028f2:	2401      	movs	r4, #1
  4028f4:	fa04 f300 	lsl.w	r3, r4, r0
  4028f8:	430b      	orrs	r3, r1
  4028fa:	6013      	str	r3, [r2, #0]
  4028fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402900:	4629      	mov	r1, r5
  402902:	4b07      	ldr	r3, [pc, #28]	; (402920 <xTaskPriorityDisinherit+0xb0>)
  402904:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402908:	4b07      	ldr	r3, [pc, #28]	; (402928 <xTaskPriorityDisinherit+0xb8>)
  40290a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  40290c:	4620      	mov	r0, r4
  40290e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402910:	2000      	movs	r0, #0
  402912:	4770      	bx	lr
  402914:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402916:	bd38      	pop	{r3, r4, r5, pc}
  402918:	20400d40 	.word	0x20400d40
  40291c:	004010dd 	.word	0x004010dd
  402920:	20400d4c 	.word	0x20400d4c
  402924:	20400dc4 	.word	0x20400dc4
  402928:	00401091 	.word	0x00401091

0040292c <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  40292c:	4b05      	ldr	r3, [pc, #20]	; (402944 <pvTaskIncrementMutexHeldCount+0x18>)
  40292e:	681b      	ldr	r3, [r3, #0]
  402930:	b123      	cbz	r3, 40293c <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402932:	4b04      	ldr	r3, [pc, #16]	; (402944 <pvTaskIncrementMutexHeldCount+0x18>)
  402934:	681a      	ldr	r2, [r3, #0]
  402936:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402938:	3301      	adds	r3, #1
  40293a:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  40293c:	4b01      	ldr	r3, [pc, #4]	; (402944 <pvTaskIncrementMutexHeldCount+0x18>)
  40293e:	6818      	ldr	r0, [r3, #0]
	}
  402940:	4770      	bx	lr
  402942:	bf00      	nop
  402944:	20400d40 	.word	0x20400d40

00402948 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402948:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40294a:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40294c:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40294e:	4291      	cmp	r1, r2
  402950:	d80c      	bhi.n	40296c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402952:	1ad2      	subs	r2, r2, r3
  402954:	6983      	ldr	r3, [r0, #24]
  402956:	429a      	cmp	r2, r3
  402958:	d301      	bcc.n	40295e <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40295a:	2001      	movs	r0, #1
  40295c:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40295e:	1d01      	adds	r1, r0, #4
  402960:	4b09      	ldr	r3, [pc, #36]	; (402988 <prvInsertTimerInActiveList+0x40>)
  402962:	6818      	ldr	r0, [r3, #0]
  402964:	4b09      	ldr	r3, [pc, #36]	; (40298c <prvInsertTimerInActiveList+0x44>)
  402966:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402968:	2000      	movs	r0, #0
  40296a:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40296c:	429a      	cmp	r2, r3
  40296e:	d203      	bcs.n	402978 <prvInsertTimerInActiveList+0x30>
  402970:	4299      	cmp	r1, r3
  402972:	d301      	bcc.n	402978 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402974:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402976:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402978:	1d01      	adds	r1, r0, #4
  40297a:	4b05      	ldr	r3, [pc, #20]	; (402990 <prvInsertTimerInActiveList+0x48>)
  40297c:	6818      	ldr	r0, [r3, #0]
  40297e:	4b03      	ldr	r3, [pc, #12]	; (40298c <prvInsertTimerInActiveList+0x44>)
  402980:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402982:	2000      	movs	r0, #0
  402984:	bd08      	pop	{r3, pc}
  402986:	bf00      	nop
  402988:	20400e44 	.word	0x20400e44
  40298c:	004010a9 	.word	0x004010a9
  402990:	20400e40 	.word	0x20400e40

00402994 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402994:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402996:	4b15      	ldr	r3, [pc, #84]	; (4029ec <prvCheckForValidListAndQueue+0x58>)
  402998:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40299a:	4b15      	ldr	r3, [pc, #84]	; (4029f0 <prvCheckForValidListAndQueue+0x5c>)
  40299c:	681b      	ldr	r3, [r3, #0]
  40299e:	b113      	cbz	r3, 4029a6 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4029a0:	4b14      	ldr	r3, [pc, #80]	; (4029f4 <prvCheckForValidListAndQueue+0x60>)
  4029a2:	4798      	blx	r3
  4029a4:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4029a6:	4d14      	ldr	r5, [pc, #80]	; (4029f8 <prvCheckForValidListAndQueue+0x64>)
  4029a8:	4628      	mov	r0, r5
  4029aa:	4e14      	ldr	r6, [pc, #80]	; (4029fc <prvCheckForValidListAndQueue+0x68>)
  4029ac:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4029ae:	4c14      	ldr	r4, [pc, #80]	; (402a00 <prvCheckForValidListAndQueue+0x6c>)
  4029b0:	4620      	mov	r0, r4
  4029b2:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4029b4:	4b13      	ldr	r3, [pc, #76]	; (402a04 <prvCheckForValidListAndQueue+0x70>)
  4029b6:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4029b8:	4b13      	ldr	r3, [pc, #76]	; (402a08 <prvCheckForValidListAndQueue+0x74>)
  4029ba:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4029bc:	2200      	movs	r2, #0
  4029be:	2110      	movs	r1, #16
  4029c0:	2005      	movs	r0, #5
  4029c2:	4b12      	ldr	r3, [pc, #72]	; (402a0c <prvCheckForValidListAndQueue+0x78>)
  4029c4:	4798      	blx	r3
  4029c6:	4b0a      	ldr	r3, [pc, #40]	; (4029f0 <prvCheckForValidListAndQueue+0x5c>)
  4029c8:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4029ca:	b118      	cbz	r0, 4029d4 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4029cc:	4910      	ldr	r1, [pc, #64]	; (402a10 <prvCheckForValidListAndQueue+0x7c>)
  4029ce:	4b11      	ldr	r3, [pc, #68]	; (402a14 <prvCheckForValidListAndQueue+0x80>)
  4029d0:	4798      	blx	r3
  4029d2:	e7e5      	b.n	4029a0 <prvCheckForValidListAndQueue+0xc>
  4029d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029d8:	b672      	cpsid	i
  4029da:	f383 8811 	msr	BASEPRI, r3
  4029de:	f3bf 8f6f 	isb	sy
  4029e2:	f3bf 8f4f 	dsb	sy
  4029e6:	b662      	cpsie	i
  4029e8:	e7fe      	b.n	4029e8 <prvCheckForValidListAndQueue+0x54>
  4029ea:	bf00      	nop
  4029ec:	004011c1 	.word	0x004011c1
  4029f0:	20400e74 	.word	0x20400e74
  4029f4:	0040120d 	.word	0x0040120d
  4029f8:	20400e48 	.word	0x20400e48
  4029fc:	00401075 	.word	0x00401075
  402a00:	20400e5c 	.word	0x20400e5c
  402a04:	20400e40 	.word	0x20400e40
  402a08:	20400e44 	.word	0x20400e44
  402a0c:	004016e1 	.word	0x004016e1
  402a10:	0040a53c 	.word	0x0040a53c
  402a14:	00401cf1 	.word	0x00401cf1

00402a18 <xTimerCreateTimerTask>:
{
  402a18:	b510      	push	{r4, lr}
  402a1a:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402a1c:	4b0f      	ldr	r3, [pc, #60]	; (402a5c <xTimerCreateTimerTask+0x44>)
  402a1e:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402a20:	4b0f      	ldr	r3, [pc, #60]	; (402a60 <xTimerCreateTimerTask+0x48>)
  402a22:	681b      	ldr	r3, [r3, #0]
  402a24:	b173      	cbz	r3, 402a44 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402a26:	2300      	movs	r3, #0
  402a28:	9303      	str	r3, [sp, #12]
  402a2a:	9302      	str	r3, [sp, #8]
  402a2c:	9301      	str	r3, [sp, #4]
  402a2e:	2204      	movs	r2, #4
  402a30:	9200      	str	r2, [sp, #0]
  402a32:	f44f 7282 	mov.w	r2, #260	; 0x104
  402a36:	490b      	ldr	r1, [pc, #44]	; (402a64 <xTimerCreateTimerTask+0x4c>)
  402a38:	480b      	ldr	r0, [pc, #44]	; (402a68 <xTimerCreateTimerTask+0x50>)
  402a3a:	4c0c      	ldr	r4, [pc, #48]	; (402a6c <xTimerCreateTimerTask+0x54>)
  402a3c:	47a0      	blx	r4
	configASSERT( xReturn );
  402a3e:	b108      	cbz	r0, 402a44 <xTimerCreateTimerTask+0x2c>
}
  402a40:	b004      	add	sp, #16
  402a42:	bd10      	pop	{r4, pc}
  402a44:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a48:	b672      	cpsid	i
  402a4a:	f383 8811 	msr	BASEPRI, r3
  402a4e:	f3bf 8f6f 	isb	sy
  402a52:	f3bf 8f4f 	dsb	sy
  402a56:	b662      	cpsie	i
  402a58:	e7fe      	b.n	402a58 <xTimerCreateTimerTask+0x40>
  402a5a:	bf00      	nop
  402a5c:	00402995 	.word	0x00402995
  402a60:	20400e74 	.word	0x20400e74
  402a64:	0040a544 	.word	0x0040a544
  402a68:	00402b99 	.word	0x00402b99
  402a6c:	00401e01 	.word	0x00401e01

00402a70 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402a70:	b1d8      	cbz	r0, 402aaa <xTimerGenericCommand+0x3a>
{
  402a72:	b530      	push	{r4, r5, lr}
  402a74:	b085      	sub	sp, #20
  402a76:	4615      	mov	r5, r2
  402a78:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402a7a:	4a15      	ldr	r2, [pc, #84]	; (402ad0 <xTimerGenericCommand+0x60>)
  402a7c:	6810      	ldr	r0, [r2, #0]
  402a7e:	b320      	cbz	r0, 402aca <xTimerGenericCommand+0x5a>
  402a80:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402a82:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402a84:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402a86:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402a88:	2905      	cmp	r1, #5
  402a8a:	dc19      	bgt.n	402ac0 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402a8c:	4b11      	ldr	r3, [pc, #68]	; (402ad4 <xTimerGenericCommand+0x64>)
  402a8e:	4798      	blx	r3
  402a90:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402a92:	f04f 0300 	mov.w	r3, #0
  402a96:	bf0c      	ite	eq
  402a98:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402a9a:	461a      	movne	r2, r3
  402a9c:	4669      	mov	r1, sp
  402a9e:	480c      	ldr	r0, [pc, #48]	; (402ad0 <xTimerGenericCommand+0x60>)
  402aa0:	6800      	ldr	r0, [r0, #0]
  402aa2:	4c0d      	ldr	r4, [pc, #52]	; (402ad8 <xTimerGenericCommand+0x68>)
  402aa4:	47a0      	blx	r4
}
  402aa6:	b005      	add	sp, #20
  402aa8:	bd30      	pop	{r4, r5, pc}
  402aaa:	f04f 0380 	mov.w	r3, #128	; 0x80
  402aae:	b672      	cpsid	i
  402ab0:	f383 8811 	msr	BASEPRI, r3
  402ab4:	f3bf 8f6f 	isb	sy
  402ab8:	f3bf 8f4f 	dsb	sy
  402abc:	b662      	cpsie	i
  402abe:	e7fe      	b.n	402abe <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402ac0:	2300      	movs	r3, #0
  402ac2:	4669      	mov	r1, sp
  402ac4:	4c05      	ldr	r4, [pc, #20]	; (402adc <xTimerGenericCommand+0x6c>)
  402ac6:	47a0      	blx	r4
  402ac8:	e7ed      	b.n	402aa6 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402aca:	2000      	movs	r0, #0
	return xReturn;
  402acc:	e7eb      	b.n	402aa6 <xTimerGenericCommand+0x36>
  402ace:	bf00      	nop
  402ad0:	20400e74 	.word	0x20400e74
  402ad4:	004027ad 	.word	0x004027ad
  402ad8:	0040175d 	.word	0x0040175d
  402adc:	00401941 	.word	0x00401941

00402ae0 <prvSampleTimeNow>:
{
  402ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ae4:	b082      	sub	sp, #8
  402ae6:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402ae8:	4b24      	ldr	r3, [pc, #144]	; (402b7c <prvSampleTimeNow+0x9c>)
  402aea:	4798      	blx	r3
  402aec:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402aee:	4b24      	ldr	r3, [pc, #144]	; (402b80 <prvSampleTimeNow+0xa0>)
  402af0:	681b      	ldr	r3, [r3, #0]
  402af2:	4298      	cmp	r0, r3
  402af4:	d31b      	bcc.n	402b2e <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402af6:	2300      	movs	r3, #0
  402af8:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402afc:	4b20      	ldr	r3, [pc, #128]	; (402b80 <prvSampleTimeNow+0xa0>)
  402afe:	601f      	str	r7, [r3, #0]
}
  402b00:	4638      	mov	r0, r7
  402b02:	b002      	add	sp, #8
  402b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402b08:	2100      	movs	r1, #0
  402b0a:	9100      	str	r1, [sp, #0]
  402b0c:	460b      	mov	r3, r1
  402b0e:	4652      	mov	r2, sl
  402b10:	4620      	mov	r0, r4
  402b12:	4c1c      	ldr	r4, [pc, #112]	; (402b84 <prvSampleTimeNow+0xa4>)
  402b14:	47a0      	blx	r4
				configASSERT( xResult );
  402b16:	b960      	cbnz	r0, 402b32 <prvSampleTimeNow+0x52>
  402b18:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b1c:	b672      	cpsid	i
  402b1e:	f383 8811 	msr	BASEPRI, r3
  402b22:	f3bf 8f6f 	isb	sy
  402b26:	f3bf 8f4f 	dsb	sy
  402b2a:	b662      	cpsie	i
  402b2c:	e7fe      	b.n	402b2c <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402b2e:	4d16      	ldr	r5, [pc, #88]	; (402b88 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b30:	4e16      	ldr	r6, [pc, #88]	; (402b8c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402b32:	682b      	ldr	r3, [r5, #0]
  402b34:	681a      	ldr	r2, [r3, #0]
  402b36:	b1c2      	cbz	r2, 402b6a <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b38:	68db      	ldr	r3, [r3, #12]
  402b3a:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b3e:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b40:	f104 0904 	add.w	r9, r4, #4
  402b44:	4648      	mov	r0, r9
  402b46:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402b48:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b4a:	4620      	mov	r0, r4
  402b4c:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402b4e:	69e3      	ldr	r3, [r4, #28]
  402b50:	2b01      	cmp	r3, #1
  402b52:	d1ee      	bne.n	402b32 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402b54:	69a3      	ldr	r3, [r4, #24]
  402b56:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402b58:	459a      	cmp	sl, r3
  402b5a:	d2d5      	bcs.n	402b08 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402b5c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402b5e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402b60:	4649      	mov	r1, r9
  402b62:	6828      	ldr	r0, [r5, #0]
  402b64:	4b0a      	ldr	r3, [pc, #40]	; (402b90 <prvSampleTimeNow+0xb0>)
  402b66:	4798      	blx	r3
  402b68:	e7e3      	b.n	402b32 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402b6a:	4a0a      	ldr	r2, [pc, #40]	; (402b94 <prvSampleTimeNow+0xb4>)
  402b6c:	6810      	ldr	r0, [r2, #0]
  402b6e:	4906      	ldr	r1, [pc, #24]	; (402b88 <prvSampleTimeNow+0xa8>)
  402b70:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402b72:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402b74:	2301      	movs	r3, #1
  402b76:	f8c8 3000 	str.w	r3, [r8]
  402b7a:	e7bf      	b.n	402afc <prvSampleTimeNow+0x1c>
  402b7c:	004020d1 	.word	0x004020d1
  402b80:	20400e70 	.word	0x20400e70
  402b84:	00402a71 	.word	0x00402a71
  402b88:	20400e40 	.word	0x20400e40
  402b8c:	004010dd 	.word	0x004010dd
  402b90:	004010a9 	.word	0x004010a9
  402b94:	20400e44 	.word	0x20400e44

00402b98 <prvTimerTask>:
{
  402b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b9c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402b9e:	4e75      	ldr	r6, [pc, #468]	; (402d74 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402ba0:	4f75      	ldr	r7, [pc, #468]	; (402d78 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402ba2:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402da0 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402ba6:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 402da4 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402baa:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402bac:	681a      	ldr	r2, [r3, #0]
  402bae:	2a00      	cmp	r2, #0
  402bb0:	f000 80ce 	beq.w	402d50 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402bb4:	68db      	ldr	r3, [r3, #12]
  402bb6:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402bb8:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402bba:	a804      	add	r0, sp, #16
  402bbc:	4b6f      	ldr	r3, [pc, #444]	; (402d7c <prvTimerTask+0x1e4>)
  402bbe:	4798      	blx	r3
  402bc0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402bc2:	9b04      	ldr	r3, [sp, #16]
  402bc4:	2b00      	cmp	r3, #0
  402bc6:	d144      	bne.n	402c52 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402bc8:	42a0      	cmp	r0, r4
  402bca:	d212      	bcs.n	402bf2 <prvTimerTask+0x5a>
  402bcc:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402bce:	1b61      	subs	r1, r4, r5
  402bd0:	4b6b      	ldr	r3, [pc, #428]	; (402d80 <prvTimerTask+0x1e8>)
  402bd2:	6818      	ldr	r0, [r3, #0]
  402bd4:	4b6b      	ldr	r3, [pc, #428]	; (402d84 <prvTimerTask+0x1ec>)
  402bd6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402bd8:	4b6b      	ldr	r3, [pc, #428]	; (402d88 <prvTimerTask+0x1f0>)
  402bda:	4798      	blx	r3
  402bdc:	2800      	cmp	r0, #0
  402bde:	d13a      	bne.n	402c56 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402be0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402be4:	f8c9 3000 	str.w	r3, [r9]
  402be8:	f3bf 8f4f 	dsb	sy
  402bec:	f3bf 8f6f 	isb	sy
  402bf0:	e031      	b.n	402c56 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402bf2:	4b65      	ldr	r3, [pc, #404]	; (402d88 <prvTimerTask+0x1f0>)
  402bf4:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402bf6:	6833      	ldr	r3, [r6, #0]
  402bf8:	68db      	ldr	r3, [r3, #12]
  402bfa:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402bfe:	f10a 0004 	add.w	r0, sl, #4
  402c02:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402c04:	f8da 301c 	ldr.w	r3, [sl, #28]
  402c08:	2b01      	cmp	r3, #1
  402c0a:	d004      	beq.n	402c16 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402c0c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402c10:	4650      	mov	r0, sl
  402c12:	4798      	blx	r3
  402c14:	e01f      	b.n	402c56 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402c16:	f8da 1018 	ldr.w	r1, [sl, #24]
  402c1a:	4623      	mov	r3, r4
  402c1c:	462a      	mov	r2, r5
  402c1e:	4421      	add	r1, r4
  402c20:	4650      	mov	r0, sl
  402c22:	4d5a      	ldr	r5, [pc, #360]	; (402d8c <prvTimerTask+0x1f4>)
  402c24:	47a8      	blx	r5
  402c26:	2801      	cmp	r0, #1
  402c28:	d1f0      	bne.n	402c0c <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402c2a:	2100      	movs	r1, #0
  402c2c:	9100      	str	r1, [sp, #0]
  402c2e:	460b      	mov	r3, r1
  402c30:	4622      	mov	r2, r4
  402c32:	4650      	mov	r0, sl
  402c34:	4c56      	ldr	r4, [pc, #344]	; (402d90 <prvTimerTask+0x1f8>)
  402c36:	47a0      	blx	r4
			configASSERT( xResult );
  402c38:	2800      	cmp	r0, #0
  402c3a:	d1e7      	bne.n	402c0c <prvTimerTask+0x74>
  402c3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c40:	b672      	cpsid	i
  402c42:	f383 8811 	msr	BASEPRI, r3
  402c46:	f3bf 8f6f 	isb	sy
  402c4a:	f3bf 8f4f 	dsb	sy
  402c4e:	b662      	cpsie	i
  402c50:	e7fe      	b.n	402c50 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402c52:	4b4d      	ldr	r3, [pc, #308]	; (402d88 <prvTimerTask+0x1f0>)
  402c54:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402c56:	4d4a      	ldr	r5, [pc, #296]	; (402d80 <prvTimerTask+0x1e8>)
  402c58:	4c4e      	ldr	r4, [pc, #312]	; (402d94 <prvTimerTask+0x1fc>)
  402c5a:	e006      	b.n	402c6a <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402c5c:	9907      	ldr	r1, [sp, #28]
  402c5e:	9806      	ldr	r0, [sp, #24]
  402c60:	9b05      	ldr	r3, [sp, #20]
  402c62:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402c64:	9b04      	ldr	r3, [sp, #16]
  402c66:	2b00      	cmp	r3, #0
  402c68:	da09      	bge.n	402c7e <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402c6a:	2300      	movs	r3, #0
  402c6c:	461a      	mov	r2, r3
  402c6e:	a904      	add	r1, sp, #16
  402c70:	6828      	ldr	r0, [r5, #0]
  402c72:	47a0      	blx	r4
  402c74:	2800      	cmp	r0, #0
  402c76:	d098      	beq.n	402baa <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402c78:	9b04      	ldr	r3, [sp, #16]
  402c7a:	2b00      	cmp	r3, #0
  402c7c:	dbee      	blt.n	402c5c <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402c7e:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402c82:	f8da 3014 	ldr.w	r3, [sl, #20]
  402c86:	b113      	cbz	r3, 402c8e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402c88:	f10a 0004 	add.w	r0, sl, #4
  402c8c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402c8e:	a803      	add	r0, sp, #12
  402c90:	4b3a      	ldr	r3, [pc, #232]	; (402d7c <prvTimerTask+0x1e4>)
  402c92:	4798      	blx	r3
			switch( xMessage.xMessageID )
  402c94:	9b04      	ldr	r3, [sp, #16]
  402c96:	2b09      	cmp	r3, #9
  402c98:	d8e7      	bhi.n	402c6a <prvTimerTask+0xd2>
  402c9a:	a201      	add	r2, pc, #4	; (adr r2, 402ca0 <prvTimerTask+0x108>)
  402c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402ca0:	00402cc9 	.word	0x00402cc9
  402ca4:	00402cc9 	.word	0x00402cc9
  402ca8:	00402cc9 	.word	0x00402cc9
  402cac:	00402c6b 	.word	0x00402c6b
  402cb0:	00402d1d 	.word	0x00402d1d
  402cb4:	00402d49 	.word	0x00402d49
  402cb8:	00402cc9 	.word	0x00402cc9
  402cbc:	00402cc9 	.word	0x00402cc9
  402cc0:	00402c6b 	.word	0x00402c6b
  402cc4:	00402d1d 	.word	0x00402d1d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402cc8:	9c05      	ldr	r4, [sp, #20]
  402cca:	f8da 1018 	ldr.w	r1, [sl, #24]
  402cce:	4623      	mov	r3, r4
  402cd0:	4602      	mov	r2, r0
  402cd2:	4421      	add	r1, r4
  402cd4:	4650      	mov	r0, sl
  402cd6:	4c2d      	ldr	r4, [pc, #180]	; (402d8c <prvTimerTask+0x1f4>)
  402cd8:	47a0      	blx	r4
  402cda:	2801      	cmp	r0, #1
  402cdc:	d1bc      	bne.n	402c58 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402cde:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402ce2:	4650      	mov	r0, sl
  402ce4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402ce6:	f8da 301c 	ldr.w	r3, [sl, #28]
  402cea:	2b01      	cmp	r3, #1
  402cec:	d1b4      	bne.n	402c58 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402cee:	f8da 2018 	ldr.w	r2, [sl, #24]
  402cf2:	2100      	movs	r1, #0
  402cf4:	9100      	str	r1, [sp, #0]
  402cf6:	460b      	mov	r3, r1
  402cf8:	9805      	ldr	r0, [sp, #20]
  402cfa:	4402      	add	r2, r0
  402cfc:	4650      	mov	r0, sl
  402cfe:	4c24      	ldr	r4, [pc, #144]	; (402d90 <prvTimerTask+0x1f8>)
  402d00:	47a0      	blx	r4
							configASSERT( xResult );
  402d02:	2800      	cmp	r0, #0
  402d04:	d1a8      	bne.n	402c58 <prvTimerTask+0xc0>
  402d06:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d0a:	b672      	cpsid	i
  402d0c:	f383 8811 	msr	BASEPRI, r3
  402d10:	f3bf 8f6f 	isb	sy
  402d14:	f3bf 8f4f 	dsb	sy
  402d18:	b662      	cpsie	i
  402d1a:	e7fe      	b.n	402d1a <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402d1c:	9905      	ldr	r1, [sp, #20]
  402d1e:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402d22:	b131      	cbz	r1, 402d32 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402d24:	4603      	mov	r3, r0
  402d26:	4602      	mov	r2, r0
  402d28:	4401      	add	r1, r0
  402d2a:	4650      	mov	r0, sl
  402d2c:	4c17      	ldr	r4, [pc, #92]	; (402d8c <prvTimerTask+0x1f4>)
  402d2e:	47a0      	blx	r4
  402d30:	e792      	b.n	402c58 <prvTimerTask+0xc0>
  402d32:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d36:	b672      	cpsid	i
  402d38:	f383 8811 	msr	BASEPRI, r3
  402d3c:	f3bf 8f6f 	isb	sy
  402d40:	f3bf 8f4f 	dsb	sy
  402d44:	b662      	cpsie	i
  402d46:	e7fe      	b.n	402d46 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  402d48:	4650      	mov	r0, sl
  402d4a:	4b13      	ldr	r3, [pc, #76]	; (402d98 <prvTimerTask+0x200>)
  402d4c:	4798      	blx	r3
  402d4e:	e783      	b.n	402c58 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402d50:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402d52:	a804      	add	r0, sp, #16
  402d54:	4b09      	ldr	r3, [pc, #36]	; (402d7c <prvTimerTask+0x1e4>)
  402d56:	4798      	blx	r3
  402d58:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402d5a:	9b04      	ldr	r3, [sp, #16]
  402d5c:	2b00      	cmp	r3, #0
  402d5e:	f47f af78 	bne.w	402c52 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402d62:	4b0e      	ldr	r3, [pc, #56]	; (402d9c <prvTimerTask+0x204>)
  402d64:	681b      	ldr	r3, [r3, #0]
  402d66:	681a      	ldr	r2, [r3, #0]
  402d68:	fab2 f282 	clz	r2, r2
  402d6c:	0952      	lsrs	r2, r2, #5
  402d6e:	2400      	movs	r4, #0
  402d70:	e72d      	b.n	402bce <prvTimerTask+0x36>
  402d72:	bf00      	nop
  402d74:	20400e40 	.word	0x20400e40
  402d78:	004020c1 	.word	0x004020c1
  402d7c:	00402ae1 	.word	0x00402ae1
  402d80:	20400e74 	.word	0x20400e74
  402d84:	00401d25 	.word	0x00401d25
  402d88:	00402229 	.word	0x00402229
  402d8c:	00402949 	.word	0x00402949
  402d90:	00402a71 	.word	0x00402a71
  402d94:	00401b21 	.word	0x00401b21
  402d98:	0040144d 	.word	0x0040144d
  402d9c:	20400e44 	.word	0x20400e44
  402da0:	e000ed04 	.word	0xe000ed04
  402da4:	004010dd 	.word	0x004010dd

00402da8 <but1_callback>:
	g1_is_conversion_done = true;
	xQueueSendFromISR( xQueuePot, &pot_ul_value, 0);
}

void but1_callback(void)
{
  402da8:	b508      	push	{r3, lr}
	if(!pio_get(BUT1.PIO_NAME, PIO_INPUT, BUT1.PIO_MASK)){
  402daa:	4b0c      	ldr	r3, [pc, #48]	; (402ddc <but1_callback+0x34>)
  402dac:	68da      	ldr	r2, [r3, #12]
  402dae:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402db2:	6818      	ldr	r0, [r3, #0]
  402db4:	4b0a      	ldr	r3, [pc, #40]	; (402de0 <but1_callback+0x38>)
  402db6:	4798      	blx	r3
  402db8:	b128      	cbz	r0, 402dc6 <but1_callback+0x1e>
		xSemaphoreGiveFromISR(BUT1.xSemaphore, NULL);
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
		}else{
		pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  402dba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402dbe:	4809      	ldr	r0, [pc, #36]	; (402de4 <but1_callback+0x3c>)
  402dc0:	4b09      	ldr	r3, [pc, #36]	; (402de8 <but1_callback+0x40>)
  402dc2:	4798      	blx	r3
  402dc4:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT1.xSemaphore, NULL);
  402dc6:	2100      	movs	r1, #0
  402dc8:	4b04      	ldr	r3, [pc, #16]	; (402ddc <but1_callback+0x34>)
  402dca:	6958      	ldr	r0, [r3, #20]
  402dcc:	4b07      	ldr	r3, [pc, #28]	; (402dec <but1_callback+0x44>)
  402dce:	4798      	blx	r3
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  402dd0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402dd4:	4803      	ldr	r0, [pc, #12]	; (402de4 <but1_callback+0x3c>)
  402dd6:	4b06      	ldr	r3, [pc, #24]	; (402df0 <but1_callback+0x48>)
  402dd8:	4798      	blx	r3
  402dda:	bd08      	pop	{r3, pc}
  402ddc:	20400014 	.word	0x20400014
  402de0:	00400813 	.word	0x00400813
  402de4:	400e1400 	.word	0x400e1400
  402de8:	0040080f 	.word	0x0040080f
  402dec:	00401a41 	.word	0x00401a41
  402df0:	0040080b 	.word	0x0040080b

00402df4 <but2_callback>:
	}
}

void but2_callback(void)
{
  402df4:	b508      	push	{r3, lr}
	if(!pio_get(BUT2.PIO_NAME, PIO_INPUT, BUT2.PIO_MASK)){
  402df6:	4b0c      	ldr	r3, [pc, #48]	; (402e28 <but2_callback+0x34>)
  402df8:	68da      	ldr	r2, [r3, #12]
  402dfa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402dfe:	6818      	ldr	r0, [r3, #0]
  402e00:	4b0a      	ldr	r3, [pc, #40]	; (402e2c <but2_callback+0x38>)
  402e02:	4798      	blx	r3
  402e04:	b128      	cbz	r0, 402e12 <but2_callback+0x1e>
		xSemaphoreGiveFromISR(BUT2.xSemaphore, NULL);
		pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
		}else{
		pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  402e06:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402e0a:	4809      	ldr	r0, [pc, #36]	; (402e30 <but2_callback+0x3c>)
  402e0c:	4b09      	ldr	r3, [pc, #36]	; (402e34 <but2_callback+0x40>)
  402e0e:	4798      	blx	r3
  402e10:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT2.xSemaphore, NULL);
  402e12:	2100      	movs	r1, #0
  402e14:	4b04      	ldr	r3, [pc, #16]	; (402e28 <but2_callback+0x34>)
  402e16:	6958      	ldr	r0, [r3, #20]
  402e18:	4b07      	ldr	r3, [pc, #28]	; (402e38 <but2_callback+0x44>)
  402e1a:	4798      	blx	r3
		pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  402e1c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402e20:	4803      	ldr	r0, [pc, #12]	; (402e30 <but2_callback+0x3c>)
  402e22:	4b06      	ldr	r3, [pc, #24]	; (402e3c <but2_callback+0x48>)
  402e24:	4798      	blx	r3
  402e26:	bd08      	pop	{r3, pc}
  402e28:	20400084 	.word	0x20400084
  402e2c:	00400813 	.word	0x00400813
  402e30:	400e1200 	.word	0x400e1200
  402e34:	0040080f 	.word	0x0040080f
  402e38:	00401a41 	.word	0x00401a41
  402e3c:	0040080b 	.word	0x0040080b

00402e40 <but3_callback>:
	}
}

void but3_callback(void)
{
  402e40:	b508      	push	{r3, lr}
	if(!pio_get(BUT3.PIO_NAME, PIO_INPUT, BUT3.PIO_MASK)){
  402e42:	4b0c      	ldr	r3, [pc, #48]	; (402e74 <but3_callback+0x34>)
  402e44:	68da      	ldr	r2, [r3, #12]
  402e46:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e4a:	6818      	ldr	r0, [r3, #0]
  402e4c:	4b0a      	ldr	r3, [pc, #40]	; (402e78 <but3_callback+0x38>)
  402e4e:	4798      	blx	r3
  402e50:	b128      	cbz	r0, 402e5e <but3_callback+0x1e>
		xSemaphoreGiveFromISR(BUT3.xSemaphore, NULL);
		pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
		}else{
		pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  402e52:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402e56:	4809      	ldr	r0, [pc, #36]	; (402e7c <but3_callback+0x3c>)
  402e58:	4b09      	ldr	r3, [pc, #36]	; (402e80 <but3_callback+0x40>)
  402e5a:	4798      	blx	r3
  402e5c:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT3.xSemaphore, NULL);
  402e5e:	2100      	movs	r1, #0
  402e60:	4b04      	ldr	r3, [pc, #16]	; (402e74 <but3_callback+0x34>)
  402e62:	6958      	ldr	r0, [r3, #20]
  402e64:	4b07      	ldr	r3, [pc, #28]	; (402e84 <but3_callback+0x44>)
  402e66:	4798      	blx	r3
		pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  402e68:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402e6c:	4803      	ldr	r0, [pc, #12]	; (402e7c <but3_callback+0x3c>)
  402e6e:	4b06      	ldr	r3, [pc, #24]	; (402e88 <but3_callback+0x48>)
  402e70:	4798      	blx	r3
  402e72:	bd08      	pop	{r3, pc}
  402e74:	204000a0 	.word	0x204000a0
  402e78:	00400813 	.word	0x00400813
  402e7c:	400e1400 	.word	0x400e1400
  402e80:	0040080f 	.word	0x0040080f
  402e84:	00401a41 	.word	0x00401a41
  402e88:	0040080b 	.word	0x0040080b

00402e8c <but4_callback>:
	}
}

void but4_callback(void)
{
  402e8c:	b508      	push	{r3, lr}
	if(!pio_get(BUT4.PIO_NAME, PIO_INPUT, BUT4.PIO_MASK)){
  402e8e:	4b0c      	ldr	r3, [pc, #48]	; (402ec0 <but4_callback+0x34>)
  402e90:	68da      	ldr	r2, [r3, #12]
  402e92:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e96:	6818      	ldr	r0, [r3, #0]
  402e98:	4b0a      	ldr	r3, [pc, #40]	; (402ec4 <but4_callback+0x38>)
  402e9a:	4798      	blx	r3
  402e9c:	b128      	cbz	r0, 402eaa <but4_callback+0x1e>
		xSemaphoreGiveFromISR(BUT4.xSemaphore, NULL);
		pio_set(LED4_PIO, LED4_PIO_IDX_MASK);
		}else{
		pio_clear(LED4_PIO, LED4_PIO_IDX_MASK);
  402e9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402ea2:	4809      	ldr	r0, [pc, #36]	; (402ec8 <but4_callback+0x3c>)
  402ea4:	4b09      	ldr	r3, [pc, #36]	; (402ecc <but4_callback+0x40>)
  402ea6:	4798      	blx	r3
  402ea8:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT4.xSemaphore, NULL);
  402eaa:	2100      	movs	r1, #0
  402eac:	4b04      	ldr	r3, [pc, #16]	; (402ec0 <but4_callback+0x34>)
  402eae:	6958      	ldr	r0, [r3, #20]
  402eb0:	4b07      	ldr	r3, [pc, #28]	; (402ed0 <but4_callback+0x44>)
  402eb2:	4798      	blx	r3
		pio_set(LED4_PIO, LED4_PIO_IDX_MASK);
  402eb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402eb8:	4803      	ldr	r0, [pc, #12]	; (402ec8 <but4_callback+0x3c>)
  402eba:	4b06      	ldr	r3, [pc, #24]	; (402ed4 <but4_callback+0x48>)
  402ebc:	4798      	blx	r3
  402ebe:	bd08      	pop	{r3, pc}
  402ec0:	204000bc 	.word	0x204000bc
  402ec4:	00400813 	.word	0x00400813
  402ec8:	400e1200 	.word	0x400e1200
  402ecc:	0040080f 	.word	0x0040080f
  402ed0:	00401a41 	.word	0x00401a41
  402ed4:	0040080b 	.word	0x0040080b

00402ed8 <but5_callback>:
	}
}

void but5_callback(void)
{
  402ed8:	b508      	push	{r3, lr}
	if(!pio_get(BUT5.PIO_NAME, PIO_INPUT, BUT5.PIO_MASK)){
  402eda:	4b0c      	ldr	r3, [pc, #48]	; (402f0c <but5_callback+0x34>)
  402edc:	68da      	ldr	r2, [r3, #12]
  402ede:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402ee2:	6818      	ldr	r0, [r3, #0]
  402ee4:	4b0a      	ldr	r3, [pc, #40]	; (402f10 <but5_callback+0x38>)
  402ee6:	4798      	blx	r3
  402ee8:	b128      	cbz	r0, 402ef6 <but5_callback+0x1e>
		xSemaphoreGiveFromISR(BUT5.xSemaphore, NULL);
		pio_set(LED5_PIO, LED5_PIO_IDX_MASK);
		}else{
		pio_clear(LED5_PIO, LED5_PIO_IDX_MASK);
  402eea:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402eee:	4809      	ldr	r0, [pc, #36]	; (402f14 <but5_callback+0x3c>)
  402ef0:	4b09      	ldr	r3, [pc, #36]	; (402f18 <but5_callback+0x40>)
  402ef2:	4798      	blx	r3
  402ef4:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT5.xSemaphore, NULL);
  402ef6:	2100      	movs	r1, #0
  402ef8:	4b04      	ldr	r3, [pc, #16]	; (402f0c <but5_callback+0x34>)
  402efa:	6958      	ldr	r0, [r3, #20]
  402efc:	4b07      	ldr	r3, [pc, #28]	; (402f1c <but5_callback+0x44>)
  402efe:	4798      	blx	r3
		pio_set(LED5_PIO, LED5_PIO_IDX_MASK);
  402f00:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402f04:	4803      	ldr	r0, [pc, #12]	; (402f14 <but5_callback+0x3c>)
  402f06:	4b06      	ldr	r3, [pc, #24]	; (402f20 <but5_callback+0x48>)
  402f08:	4798      	blx	r3
  402f0a:	bd08      	pop	{r3, pc}
  402f0c:	204000d8 	.word	0x204000d8
  402f10:	00400813 	.word	0x00400813
  402f14:	400e1400 	.word	0x400e1400
  402f18:	0040080f 	.word	0x0040080f
  402f1c:	00401a41 	.word	0x00401a41
  402f20:	0040080b 	.word	0x0040080b

00402f24 <but6_callback>:
	}
}

void but6_callback(void)
{
  402f24:	b508      	push	{r3, lr}
	if(!pio_get(BUT6.PIO_NAME, PIO_INPUT, BUT6.PIO_MASK)){
  402f26:	4b0c      	ldr	r3, [pc, #48]	; (402f58 <but6_callback+0x34>)
  402f28:	68da      	ldr	r2, [r3, #12]
  402f2a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402f2e:	6818      	ldr	r0, [r3, #0]
  402f30:	4b0a      	ldr	r3, [pc, #40]	; (402f5c <but6_callback+0x38>)
  402f32:	4798      	blx	r3
  402f34:	b128      	cbz	r0, 402f42 <but6_callback+0x1e>
		xSemaphoreGiveFromISR(BUT6.xSemaphore, NULL);
		pio_set(LED6_PIO, LED6_PIO_IDX_MASK);
		}else{
		pio_clear(LED6_PIO, LED6_PIO_IDX_MASK);
  402f36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402f3a:	4809      	ldr	r0, [pc, #36]	; (402f60 <but6_callback+0x3c>)
  402f3c:	4b09      	ldr	r3, [pc, #36]	; (402f64 <but6_callback+0x40>)
  402f3e:	4798      	blx	r3
  402f40:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT6.xSemaphore, NULL);
  402f42:	2100      	movs	r1, #0
  402f44:	4b04      	ldr	r3, [pc, #16]	; (402f58 <but6_callback+0x34>)
  402f46:	6958      	ldr	r0, [r3, #20]
  402f48:	4b07      	ldr	r3, [pc, #28]	; (402f68 <but6_callback+0x44>)
  402f4a:	4798      	blx	r3
		pio_set(LED6_PIO, LED6_PIO_IDX_MASK);
  402f4c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402f50:	4803      	ldr	r0, [pc, #12]	; (402f60 <but6_callback+0x3c>)
  402f52:	4b06      	ldr	r3, [pc, #24]	; (402f6c <but6_callback+0x48>)
  402f54:	4798      	blx	r3
  402f56:	bd08      	pop	{r3, pc}
  402f58:	204000f4 	.word	0x204000f4
  402f5c:	00400813 	.word	0x00400813
  402f60:	400e0e00 	.word	0x400e0e00
  402f64:	0040080f 	.word	0x0040080f
  402f68:	00401a41 	.word	0x00401a41
  402f6c:	0040080b 	.word	0x0040080b

00402f70 <but7_callback>:
	}
}


void but7_callback(void)
{
  402f70:	b508      	push	{r3, lr}
	if(!pio_get(BUT7.PIO_NAME, PIO_INPUT, BUT7.PIO_MASK)){
  402f72:	4b0b      	ldr	r3, [pc, #44]	; (402fa0 <but7_callback+0x30>)
  402f74:	68da      	ldr	r2, [r3, #12]
  402f76:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402f7a:	6818      	ldr	r0, [r3, #0]
  402f7c:	4b09      	ldr	r3, [pc, #36]	; (402fa4 <but7_callback+0x34>)
  402f7e:	4798      	blx	r3
  402f80:	b120      	cbz	r0, 402f8c <but7_callback+0x1c>
		xSemaphoreGiveFromISR(BUT7.xSemaphore, NULL);
		pio_set(LED7_PIO, LED7_PIO_IDX_MASK);
		}else{
		pio_clear(LED7_PIO, LED7_PIO_IDX_MASK);
  402f82:	2140      	movs	r1, #64	; 0x40
  402f84:	4808      	ldr	r0, [pc, #32]	; (402fa8 <but7_callback+0x38>)
  402f86:	4b09      	ldr	r3, [pc, #36]	; (402fac <but7_callback+0x3c>)
  402f88:	4798      	blx	r3
  402f8a:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT7.xSemaphore, NULL);
  402f8c:	2100      	movs	r1, #0
  402f8e:	4b04      	ldr	r3, [pc, #16]	; (402fa0 <but7_callback+0x30>)
  402f90:	6958      	ldr	r0, [r3, #20]
  402f92:	4b07      	ldr	r3, [pc, #28]	; (402fb0 <but7_callback+0x40>)
  402f94:	4798      	blx	r3
		pio_set(LED7_PIO, LED7_PIO_IDX_MASK);
  402f96:	2140      	movs	r1, #64	; 0x40
  402f98:	4803      	ldr	r0, [pc, #12]	; (402fa8 <but7_callback+0x38>)
  402f9a:	4b06      	ldr	r3, [pc, #24]	; (402fb4 <but7_callback+0x44>)
  402f9c:	4798      	blx	r3
  402f9e:	bd08      	pop	{r3, pc}
  402fa0:	20400110 	.word	0x20400110
  402fa4:	00400813 	.word	0x00400813
  402fa8:	400e0e00 	.word	0x400e0e00
  402fac:	0040080f 	.word	0x0040080f
  402fb0:	00401a41 	.word	0x00401a41
  402fb4:	0040080b 	.word	0x0040080b

00402fb8 <but8_callback>:
	}
}

void but8_callback(void)
{
  402fb8:	b508      	push	{r3, lr}
	if(!pio_get(BUT8.PIO_NAME, PIO_INPUT, BUT8.PIO_MASK)){
  402fba:	4b0c      	ldr	r3, [pc, #48]	; (402fec <but8_callback+0x34>)
  402fbc:	68da      	ldr	r2, [r3, #12]
  402fbe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402fc2:	6818      	ldr	r0, [r3, #0]
  402fc4:	4b0a      	ldr	r3, [pc, #40]	; (402ff0 <but8_callback+0x38>)
  402fc6:	4798      	blx	r3
  402fc8:	b128      	cbz	r0, 402fd6 <but8_callback+0x1e>
		xSemaphoreGiveFromISR(BUT8.xSemaphore, NULL);
		pio_set(LED8_PIO, LED8_PIO_IDX_MASK);
		}else{
		pio_clear(LED8_PIO, LED8_PIO_IDX_MASK);
  402fca:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  402fce:	4809      	ldr	r0, [pc, #36]	; (402ff4 <but8_callback+0x3c>)
  402fd0:	4b09      	ldr	r3, [pc, #36]	; (402ff8 <but8_callback+0x40>)
  402fd2:	4798      	blx	r3
  402fd4:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT8.xSemaphore, NULL);
  402fd6:	2100      	movs	r1, #0
  402fd8:	4b04      	ldr	r3, [pc, #16]	; (402fec <but8_callback+0x34>)
  402fda:	6958      	ldr	r0, [r3, #20]
  402fdc:	4b07      	ldr	r3, [pc, #28]	; (402ffc <but8_callback+0x44>)
  402fde:	4798      	blx	r3
		pio_set(LED8_PIO, LED8_PIO_IDX_MASK);
  402fe0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  402fe4:	4803      	ldr	r0, [pc, #12]	; (402ff4 <but8_callback+0x3c>)
  402fe6:	4b06      	ldr	r3, [pc, #24]	; (403000 <but8_callback+0x48>)
  402fe8:	4798      	blx	r3
  402fea:	bd08      	pop	{r3, pc}
  402fec:	2040012c 	.word	0x2040012c
  402ff0:	00400813 	.word	0x00400813
  402ff4:	400e0e00 	.word	0x400e0e00
  402ff8:	0040080f 	.word	0x0040080f
  402ffc:	00401a41 	.word	0x00401a41
  403000:	0040080b 	.word	0x0040080b

00403004 <but9_callback>:
	}
}

void but9_callback(void)
{
  403004:	b508      	push	{r3, lr}
	if(!pio_get(BUT9.PIO_NAME, PIO_INPUT, BUT9.PIO_MASK)){
  403006:	4b0b      	ldr	r3, [pc, #44]	; (403034 <but9_callback+0x30>)
  403008:	68da      	ldr	r2, [r3, #12]
  40300a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40300e:	6818      	ldr	r0, [r3, #0]
  403010:	4b09      	ldr	r3, [pc, #36]	; (403038 <but9_callback+0x34>)
  403012:	4798      	blx	r3
  403014:	b120      	cbz	r0, 403020 <but9_callback+0x1c>
		xSemaphoreGiveFromISR(BUT9.xSemaphore, NULL);
		pio_set(LED9_PIO, LED9_PIO_IDX_MASK);
		}else{
		pio_clear(LED9_PIO, LED9_PIO_IDX_MASK);
  403016:	2110      	movs	r1, #16
  403018:	4808      	ldr	r0, [pc, #32]	; (40303c <but9_callback+0x38>)
  40301a:	4b09      	ldr	r3, [pc, #36]	; (403040 <but9_callback+0x3c>)
  40301c:	4798      	blx	r3
  40301e:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT9.xSemaphore, NULL);
  403020:	2100      	movs	r1, #0
  403022:	4b04      	ldr	r3, [pc, #16]	; (403034 <but9_callback+0x30>)
  403024:	6958      	ldr	r0, [r3, #20]
  403026:	4b07      	ldr	r3, [pc, #28]	; (403044 <but9_callback+0x40>)
  403028:	4798      	blx	r3
		pio_set(LED9_PIO, LED9_PIO_IDX_MASK);
  40302a:	2110      	movs	r1, #16
  40302c:	4803      	ldr	r0, [pc, #12]	; (40303c <but9_callback+0x38>)
  40302e:	4b06      	ldr	r3, [pc, #24]	; (403048 <but9_callback+0x44>)
  403030:	4798      	blx	r3
  403032:	bd08      	pop	{r3, pc}
  403034:	20400148 	.word	0x20400148
  403038:	00400813 	.word	0x00400813
  40303c:	400e1000 	.word	0x400e1000
  403040:	0040080f 	.word	0x0040080f
  403044:	00401a41 	.word	0x00401a41
  403048:	0040080b 	.word	0x0040080b

0040304c <but10_callback>:
	}
}

void but10_callback(void)
{
  40304c:	b508      	push	{r3, lr}
	if(!pio_get(BUT10.PIO_NAME, PIO_INPUT, BUT10.PIO_MASK)){
  40304e:	4b0c      	ldr	r3, [pc, #48]	; (403080 <but10_callback+0x34>)
  403050:	68da      	ldr	r2, [r3, #12]
  403052:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403056:	6818      	ldr	r0, [r3, #0]
  403058:	4b0a      	ldr	r3, [pc, #40]	; (403084 <but10_callback+0x38>)
  40305a:	4798      	blx	r3
  40305c:	b128      	cbz	r0, 40306a <but10_callback+0x1e>
		xSemaphoreGiveFromISR(BUT10.xSemaphore, NULL);
		pio_set(LED10_PIO, LED10_PIO_IDX_MASK);
		}else{
		pio_clear(LED10_PIO, LED10_PIO_IDX_MASK);
  40305e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403062:	4809      	ldr	r0, [pc, #36]	; (403088 <but10_callback+0x3c>)
  403064:	4b09      	ldr	r3, [pc, #36]	; (40308c <but10_callback+0x40>)
  403066:	4798      	blx	r3
  403068:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT10.xSemaphore, NULL);
  40306a:	2100      	movs	r1, #0
  40306c:	4b04      	ldr	r3, [pc, #16]	; (403080 <but10_callback+0x34>)
  40306e:	6958      	ldr	r0, [r3, #20]
  403070:	4b07      	ldr	r3, [pc, #28]	; (403090 <but10_callback+0x44>)
  403072:	4798      	blx	r3
		pio_set(LED10_PIO, LED10_PIO_IDX_MASK);
  403074:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403078:	4803      	ldr	r0, [pc, #12]	; (403088 <but10_callback+0x3c>)
  40307a:	4b06      	ldr	r3, [pc, #24]	; (403094 <but10_callback+0x48>)
  40307c:	4798      	blx	r3
  40307e:	bd08      	pop	{r3, pc}
  403080:	20400030 	.word	0x20400030
  403084:	00400813 	.word	0x00400813
  403088:	400e0e00 	.word	0x400e0e00
  40308c:	0040080f 	.word	0x0040080f
  403090:	00401a41 	.word	0x00401a41
  403094:	0040080b 	.word	0x0040080b

00403098 <but11_callback>:
	}
}

void but11_callback(void)
{
  403098:	b508      	push	{r3, lr}
	if(!pio_get(BUT11.PIO_NAME, PIO_INPUT, BUT11.PIO_MASK)){
  40309a:	4b0b      	ldr	r3, [pc, #44]	; (4030c8 <but11_callback+0x30>)
  40309c:	68da      	ldr	r2, [r3, #12]
  40309e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030a2:	6818      	ldr	r0, [r3, #0]
  4030a4:	4b09      	ldr	r3, [pc, #36]	; (4030cc <but11_callback+0x34>)
  4030a6:	4798      	blx	r3
  4030a8:	b120      	cbz	r0, 4030b4 <but11_callback+0x1c>
		xSemaphoreGiveFromISR(BUT11.xSemaphore, NULL);
		pio_set(LED11_PIO, LED11_PIO_IDX_MASK);
		}else{
		pio_clear(LED11_PIO, LED11_PIO_IDX_MASK);
  4030aa:	2104      	movs	r1, #4
  4030ac:	4808      	ldr	r0, [pc, #32]	; (4030d0 <but11_callback+0x38>)
  4030ae:	4b09      	ldr	r3, [pc, #36]	; (4030d4 <but11_callback+0x3c>)
  4030b0:	4798      	blx	r3
  4030b2:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT11.xSemaphore, NULL);
  4030b4:	2100      	movs	r1, #0
  4030b6:	4b04      	ldr	r3, [pc, #16]	; (4030c8 <but11_callback+0x30>)
  4030b8:	6958      	ldr	r0, [r3, #20]
  4030ba:	4b07      	ldr	r3, [pc, #28]	; (4030d8 <but11_callback+0x40>)
  4030bc:	4798      	blx	r3
		pio_set(LED11_PIO, LED11_PIO_IDX_MASK);
  4030be:	2104      	movs	r1, #4
  4030c0:	4803      	ldr	r0, [pc, #12]	; (4030d0 <but11_callback+0x38>)
  4030c2:	4b06      	ldr	r3, [pc, #24]	; (4030dc <but11_callback+0x44>)
  4030c4:	4798      	blx	r3
  4030c6:	bd08      	pop	{r3, pc}
  4030c8:	2040004c 	.word	0x2040004c
  4030cc:	00400813 	.word	0x00400813
  4030d0:	400e0e00 	.word	0x400e0e00
  4030d4:	0040080f 	.word	0x0040080f
  4030d8:	00401a41 	.word	0x00401a41
  4030dc:	0040080b 	.word	0x0040080b

004030e0 <but12_callback>:
	}
}

void but12_callback(void)
{
  4030e0:	b508      	push	{r3, lr}
	if(!pio_get(BUT12.PIO_NAME, PIO_INPUT, BUT12.PIO_MASK)){
  4030e2:	4b0c      	ldr	r3, [pc, #48]	; (403114 <but12_callback+0x34>)
  4030e4:	68da      	ldr	r2, [r3, #12]
  4030e6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030ea:	6818      	ldr	r0, [r3, #0]
  4030ec:	4b0a      	ldr	r3, [pc, #40]	; (403118 <but12_callback+0x38>)
  4030ee:	4798      	blx	r3
  4030f0:	b128      	cbz	r0, 4030fe <but12_callback+0x1e>
		xSemaphoreGiveFromISR(BUT12.xSemaphore, NULL);
		pio_set(LED12_PIO, LED12_PIO_IDX_MASK);
		}else{
		pio_clear(LED12_PIO, LED12_PIO_IDX_MASK);
  4030f2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030f6:	4809      	ldr	r0, [pc, #36]	; (40311c <but12_callback+0x3c>)
  4030f8:	4b09      	ldr	r3, [pc, #36]	; (403120 <but12_callback+0x40>)
  4030fa:	4798      	blx	r3
  4030fc:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(BUT12.xSemaphore, NULL);
  4030fe:	2100      	movs	r1, #0
  403100:	4b04      	ldr	r3, [pc, #16]	; (403114 <but12_callback+0x34>)
  403102:	6958      	ldr	r0, [r3, #20]
  403104:	4b07      	ldr	r3, [pc, #28]	; (403124 <but12_callback+0x44>)
  403106:	4798      	blx	r3
		pio_set(LED12_PIO, LED12_PIO_IDX_MASK);
  403108:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40310c:	4803      	ldr	r0, [pc, #12]	; (40311c <but12_callback+0x3c>)
  40310e:	4b06      	ldr	r3, [pc, #24]	; (403128 <but12_callback+0x48>)
  403110:	4798      	blx	r3
  403112:	bd08      	pop	{r3, pc}
  403114:	20400068 	.word	0x20400068
  403118:	00400813 	.word	0x00400813
  40311c:	400e1400 	.word	0x400e1400
  403120:	0040080f 	.word	0x0040080f
  403124:	00401a41 	.word	0x00401a41
  403128:	0040080b 	.word	0x0040080b

0040312c <usart_serial_putchar>:
{
  40312c:	b570      	push	{r4, r5, r6, lr}
  40312e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403130:	4b2a      	ldr	r3, [pc, #168]	; (4031dc <usart_serial_putchar+0xb0>)
  403132:	4298      	cmp	r0, r3
  403134:	d013      	beq.n	40315e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403136:	4b2a      	ldr	r3, [pc, #168]	; (4031e0 <usart_serial_putchar+0xb4>)
  403138:	4298      	cmp	r0, r3
  40313a:	d019      	beq.n	403170 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  40313c:	4b29      	ldr	r3, [pc, #164]	; (4031e4 <usart_serial_putchar+0xb8>)
  40313e:	4298      	cmp	r0, r3
  403140:	d01f      	beq.n	403182 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403142:	4b29      	ldr	r3, [pc, #164]	; (4031e8 <usart_serial_putchar+0xbc>)
  403144:	4298      	cmp	r0, r3
  403146:	d025      	beq.n	403194 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403148:	4b28      	ldr	r3, [pc, #160]	; (4031ec <usart_serial_putchar+0xc0>)
  40314a:	4298      	cmp	r0, r3
  40314c:	d02b      	beq.n	4031a6 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40314e:	4b28      	ldr	r3, [pc, #160]	; (4031f0 <usart_serial_putchar+0xc4>)
  403150:	4298      	cmp	r0, r3
  403152:	d031      	beq.n	4031b8 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403154:	4b27      	ldr	r3, [pc, #156]	; (4031f4 <usart_serial_putchar+0xc8>)
  403156:	4298      	cmp	r0, r3
  403158:	d037      	beq.n	4031ca <usart_serial_putchar+0x9e>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40315a:	2000      	movs	r0, #0
}
  40315c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40315e:	461e      	mov	r6, r3
  403160:	4d25      	ldr	r5, [pc, #148]	; (4031f8 <usart_serial_putchar+0xcc>)
  403162:	4621      	mov	r1, r4
  403164:	4630      	mov	r0, r6
  403166:	47a8      	blx	r5
  403168:	2800      	cmp	r0, #0
  40316a:	d1fa      	bne.n	403162 <usart_serial_putchar+0x36>
		return 1;
  40316c:	2001      	movs	r0, #1
  40316e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403170:	461e      	mov	r6, r3
  403172:	4d21      	ldr	r5, [pc, #132]	; (4031f8 <usart_serial_putchar+0xcc>)
  403174:	4621      	mov	r1, r4
  403176:	4630      	mov	r0, r6
  403178:	47a8      	blx	r5
  40317a:	2800      	cmp	r0, #0
  40317c:	d1fa      	bne.n	403174 <usart_serial_putchar+0x48>
		return 1;
  40317e:	2001      	movs	r0, #1
  403180:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403182:	461e      	mov	r6, r3
  403184:	4d1c      	ldr	r5, [pc, #112]	; (4031f8 <usart_serial_putchar+0xcc>)
  403186:	4621      	mov	r1, r4
  403188:	4630      	mov	r0, r6
  40318a:	47a8      	blx	r5
  40318c:	2800      	cmp	r0, #0
  40318e:	d1fa      	bne.n	403186 <usart_serial_putchar+0x5a>
		return 1;
  403190:	2001      	movs	r0, #1
  403192:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403194:	461e      	mov	r6, r3
  403196:	4d18      	ldr	r5, [pc, #96]	; (4031f8 <usart_serial_putchar+0xcc>)
  403198:	4621      	mov	r1, r4
  40319a:	4630      	mov	r0, r6
  40319c:	47a8      	blx	r5
  40319e:	2800      	cmp	r0, #0
  4031a0:	d1fa      	bne.n	403198 <usart_serial_putchar+0x6c>
		return 1;
  4031a2:	2001      	movs	r0, #1
  4031a4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4031a6:	461e      	mov	r6, r3
  4031a8:	4d14      	ldr	r5, [pc, #80]	; (4031fc <usart_serial_putchar+0xd0>)
  4031aa:	4621      	mov	r1, r4
  4031ac:	4630      	mov	r0, r6
  4031ae:	47a8      	blx	r5
  4031b0:	2800      	cmp	r0, #0
  4031b2:	d1fa      	bne.n	4031aa <usart_serial_putchar+0x7e>
		return 1;
  4031b4:	2001      	movs	r0, #1
  4031b6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4031b8:	461e      	mov	r6, r3
  4031ba:	4d10      	ldr	r5, [pc, #64]	; (4031fc <usart_serial_putchar+0xd0>)
  4031bc:	4621      	mov	r1, r4
  4031be:	4630      	mov	r0, r6
  4031c0:	47a8      	blx	r5
  4031c2:	2800      	cmp	r0, #0
  4031c4:	d1fa      	bne.n	4031bc <usart_serial_putchar+0x90>
		return 1;
  4031c6:	2001      	movs	r0, #1
  4031c8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4031ca:	461e      	mov	r6, r3
  4031cc:	4d0b      	ldr	r5, [pc, #44]	; (4031fc <usart_serial_putchar+0xd0>)
  4031ce:	4621      	mov	r1, r4
  4031d0:	4630      	mov	r0, r6
  4031d2:	47a8      	blx	r5
  4031d4:	2800      	cmp	r0, #0
  4031d6:	d1fa      	bne.n	4031ce <usart_serial_putchar+0xa2>
		return 1;
  4031d8:	2001      	movs	r0, #1
  4031da:	bd70      	pop	{r4, r5, r6, pc}
  4031dc:	400e0800 	.word	0x400e0800
  4031e0:	400e0a00 	.word	0x400e0a00
  4031e4:	400e1a00 	.word	0x400e1a00
  4031e8:	400e1c00 	.word	0x400e1c00
  4031ec:	40024000 	.word	0x40024000
  4031f0:	40028000 	.word	0x40028000
  4031f4:	4002c000 	.word	0x4002c000
  4031f8:	00400c85 	.word	0x00400c85
  4031fc:	00400d95 	.word	0x00400d95

00403200 <AFEC_pot_callback>:
{
  403200:	b510      	push	{r4, lr}
	afec->AFEC_CSELR = afec_ch;
  403202:	4b08      	ldr	r3, [pc, #32]	; (403224 <AFEC_pot_callback+0x24>)
  403204:	2208      	movs	r2, #8
  403206:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  403208:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	pot_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_POT_SENSOR);
  40320a:	4907      	ldr	r1, [pc, #28]	; (403228 <AFEC_pot_callback+0x28>)
  40320c:	600b      	str	r3, [r1, #0]
	g1_is_conversion_done = true;
  40320e:	2201      	movs	r2, #1
  403210:	4b06      	ldr	r3, [pc, #24]	; (40322c <AFEC_pot_callback+0x2c>)
  403212:	701a      	strb	r2, [r3, #0]
	xQueueSendFromISR( xQueuePot, &pot_ul_value, 0);
  403214:	2300      	movs	r3, #0
  403216:	461a      	mov	r2, r3
  403218:	4805      	ldr	r0, [pc, #20]	; (403230 <AFEC_pot_callback+0x30>)
  40321a:	6800      	ldr	r0, [r0, #0]
  40321c:	4c05      	ldr	r4, [pc, #20]	; (403234 <AFEC_pot_callback+0x34>)
  40321e:	47a0      	blx	r4
  403220:	bd10      	pop	{r4, pc}
  403222:	bf00      	nop
  403224:	4003c000 	.word	0x4003c000
  403228:	20400f9c 	.word	0x20400f9c
  40322c:	20400e78 	.word	0x20400e78
  403230:	20400f8c 	.word	0x20400f8c
  403234:	00401941 	.word	0x00401941

00403238 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403238:	b5f0      	push	{r4, r5, r6, r7, lr}
  40323a:	b083      	sub	sp, #12
  40323c:	4605      	mov	r5, r0
  40323e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403240:	2300      	movs	r3, #0
  403242:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403244:	4b2a      	ldr	r3, [pc, #168]	; (4032f0 <usart_serial_getchar+0xb8>)
  403246:	4298      	cmp	r0, r3
  403248:	d013      	beq.n	403272 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40324a:	4b2a      	ldr	r3, [pc, #168]	; (4032f4 <usart_serial_getchar+0xbc>)
  40324c:	4298      	cmp	r0, r3
  40324e:	d018      	beq.n	403282 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403250:	4b29      	ldr	r3, [pc, #164]	; (4032f8 <usart_serial_getchar+0xc0>)
  403252:	4298      	cmp	r0, r3
  403254:	d01d      	beq.n	403292 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403256:	4b29      	ldr	r3, [pc, #164]	; (4032fc <usart_serial_getchar+0xc4>)
  403258:	429d      	cmp	r5, r3
  40325a:	d022      	beq.n	4032a2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40325c:	4b28      	ldr	r3, [pc, #160]	; (403300 <usart_serial_getchar+0xc8>)
  40325e:	429d      	cmp	r5, r3
  403260:	d027      	beq.n	4032b2 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403262:	4b28      	ldr	r3, [pc, #160]	; (403304 <usart_serial_getchar+0xcc>)
  403264:	429d      	cmp	r5, r3
  403266:	d02e      	beq.n	4032c6 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403268:	4b27      	ldr	r3, [pc, #156]	; (403308 <usart_serial_getchar+0xd0>)
  40326a:	429d      	cmp	r5, r3
  40326c:	d035      	beq.n	4032da <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40326e:	b003      	add	sp, #12
  403270:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403272:	461f      	mov	r7, r3
  403274:	4e25      	ldr	r6, [pc, #148]	; (40330c <usart_serial_getchar+0xd4>)
  403276:	4621      	mov	r1, r4
  403278:	4638      	mov	r0, r7
  40327a:	47b0      	blx	r6
  40327c:	2800      	cmp	r0, #0
  40327e:	d1fa      	bne.n	403276 <usart_serial_getchar+0x3e>
  403280:	e7e9      	b.n	403256 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403282:	461f      	mov	r7, r3
  403284:	4e21      	ldr	r6, [pc, #132]	; (40330c <usart_serial_getchar+0xd4>)
  403286:	4621      	mov	r1, r4
  403288:	4638      	mov	r0, r7
  40328a:	47b0      	blx	r6
  40328c:	2800      	cmp	r0, #0
  40328e:	d1fa      	bne.n	403286 <usart_serial_getchar+0x4e>
  403290:	e7e4      	b.n	40325c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403292:	461f      	mov	r7, r3
  403294:	4e1d      	ldr	r6, [pc, #116]	; (40330c <usart_serial_getchar+0xd4>)
  403296:	4621      	mov	r1, r4
  403298:	4638      	mov	r0, r7
  40329a:	47b0      	blx	r6
  40329c:	2800      	cmp	r0, #0
  40329e:	d1fa      	bne.n	403296 <usart_serial_getchar+0x5e>
  4032a0:	e7df      	b.n	403262 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4032a2:	461f      	mov	r7, r3
  4032a4:	4e19      	ldr	r6, [pc, #100]	; (40330c <usart_serial_getchar+0xd4>)
  4032a6:	4621      	mov	r1, r4
  4032a8:	4638      	mov	r0, r7
  4032aa:	47b0      	blx	r6
  4032ac:	2800      	cmp	r0, #0
  4032ae:	d1fa      	bne.n	4032a6 <usart_serial_getchar+0x6e>
  4032b0:	e7da      	b.n	403268 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4032b2:	461e      	mov	r6, r3
  4032b4:	4d16      	ldr	r5, [pc, #88]	; (403310 <usart_serial_getchar+0xd8>)
  4032b6:	a901      	add	r1, sp, #4
  4032b8:	4630      	mov	r0, r6
  4032ba:	47a8      	blx	r5
  4032bc:	2800      	cmp	r0, #0
  4032be:	d1fa      	bne.n	4032b6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4032c0:	9b01      	ldr	r3, [sp, #4]
  4032c2:	7023      	strb	r3, [r4, #0]
  4032c4:	e7d3      	b.n	40326e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4032c6:	461e      	mov	r6, r3
  4032c8:	4d11      	ldr	r5, [pc, #68]	; (403310 <usart_serial_getchar+0xd8>)
  4032ca:	a901      	add	r1, sp, #4
  4032cc:	4630      	mov	r0, r6
  4032ce:	47a8      	blx	r5
  4032d0:	2800      	cmp	r0, #0
  4032d2:	d1fa      	bne.n	4032ca <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4032d4:	9b01      	ldr	r3, [sp, #4]
  4032d6:	7023      	strb	r3, [r4, #0]
  4032d8:	e7c9      	b.n	40326e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4032da:	461e      	mov	r6, r3
  4032dc:	4d0c      	ldr	r5, [pc, #48]	; (403310 <usart_serial_getchar+0xd8>)
  4032de:	a901      	add	r1, sp, #4
  4032e0:	4630      	mov	r0, r6
  4032e2:	47a8      	blx	r5
  4032e4:	2800      	cmp	r0, #0
  4032e6:	d1fa      	bne.n	4032de <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4032e8:	9b01      	ldr	r3, [sp, #4]
  4032ea:	7023      	strb	r3, [r4, #0]
}
  4032ec:	e7bf      	b.n	40326e <usart_serial_getchar+0x36>
  4032ee:	bf00      	nop
  4032f0:	400e0800 	.word	0x400e0800
  4032f4:	400e0a00 	.word	0x400e0a00
  4032f8:	400e1a00 	.word	0x400e1a00
  4032fc:	400e1c00 	.word	0x400e1c00
  403300:	40024000 	.word	0x40024000
  403304:	40028000 	.word	0x40028000
  403308:	4002c000 	.word	0x4002c000
  40330c:	00400c97 	.word	0x00400c97
  403310:	00400dab 	.word	0x00400dab

00403314 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  403314:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403316:	460a      	mov	r2, r1
  403318:	4601      	mov	r1, r0
  40331a:	4802      	ldr	r0, [pc, #8]	; (403324 <vApplicationStackOverflowHook+0x10>)
  40331c:	4b02      	ldr	r3, [pc, #8]	; (403328 <vApplicationStackOverflowHook+0x14>)
  40331e:	4798      	blx	r3
  403320:	e7fe      	b.n	403320 <vApplicationStackOverflowHook+0xc>
  403322:	bf00      	nop
  403324:	0040a600 	.word	0x0040a600
  403328:	0040488d 	.word	0x0040488d

0040332c <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  40332c:	4770      	bx	lr

0040332e <vApplicationMallocFailedHook>:
  40332e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403332:	b672      	cpsid	i
  403334:	f383 8811 	msr	BASEPRI, r3
  403338:	f3bf 8f6f 	isb	sy
  40333c:	f3bf 8f4f 	dsb	sy
  403340:	b662      	cpsie	i
  403342:	e7fe      	b.n	403342 <vApplicationMallocFailedHook+0x14>

00403344 <usart_put_string>:
	while(*(pstring + i))
		if(uart_is_tx_empty(USART_COM))
			usart_serial_putchar(USART_COM, *(pstring+i++));
}

void usart_put_string(Usart *usart, char str[]) {
  403344:	b538      	push	{r3, r4, r5, lr}
  403346:	4605      	mov	r5, r0
  403348:	460c      	mov	r4, r1
  usart_serial_write_packet(usart, str, strlen(str));
  40334a:	4608      	mov	r0, r1
  40334c:	4b03      	ldr	r3, [pc, #12]	; (40335c <usart_put_string+0x18>)
  40334e:	4798      	blx	r3
  403350:	4602      	mov	r2, r0
  403352:	4621      	mov	r1, r4
  403354:	4628      	mov	r0, r5
  403356:	4b02      	ldr	r3, [pc, #8]	; (403360 <usart_put_string+0x1c>)
  403358:	4798      	blx	r3
  40335a:	bd38      	pop	{r3, r4, r5, pc}
  40335c:	00405241 	.word	0x00405241
  403360:	0040021d 	.word	0x0040021d

00403364 <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer[], int bufferlen, uint timeout_ms) {
  403364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403368:	b082      	sub	sp, #8
  40336a:	4689      	mov	r9, r1
  uint timecounter = timeout_ms;
  uint32_t rx;
  uint32_t counter = 0;
  
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  40336c:	b1c3      	cbz	r3, 4033a0 <usart_get_string+0x3c>
  40336e:	4680      	mov	r8, r0
  403370:	461d      	mov	r5, r3
  403372:	1e56      	subs	r6, r2, #1
  403374:	d01c      	beq.n	4033b0 <usart_get_string+0x4c>
  403376:	2400      	movs	r4, #0
    if(usart_read(usart, &rx) == 0) {
  403378:	4f0e      	ldr	r7, [pc, #56]	; (4033b4 <usart_get_string+0x50>)
      buffer[counter++] = rx;
    }
    else{
      timecounter--;
      vTaskDelay(1);
  40337a:	f8df a03c 	ldr.w	sl, [pc, #60]	; 4033b8 <usart_get_string+0x54>
  40337e:	e005      	b.n	40338c <usart_get_string+0x28>
      timecounter--;
  403380:	3d01      	subs	r5, #1
      vTaskDelay(1);
  403382:	2001      	movs	r0, #1
  403384:	47d0      	blx	sl
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  403386:	b165      	cbz	r5, 4033a2 <usart_get_string+0x3e>
  403388:	42b4      	cmp	r4, r6
  40338a:	d20a      	bcs.n	4033a2 <usart_get_string+0x3e>
    if(usart_read(usart, &rx) == 0) {
  40338c:	a901      	add	r1, sp, #4
  40338e:	4640      	mov	r0, r8
  403390:	47b8      	blx	r7
  403392:	2800      	cmp	r0, #0
  403394:	d1f4      	bne.n	403380 <usart_get_string+0x1c>
      buffer[counter++] = rx;
  403396:	9b01      	ldr	r3, [sp, #4]
  403398:	f809 3004 	strb.w	r3, [r9, r4]
  40339c:	3401      	adds	r4, #1
  40339e:	e7f2      	b.n	403386 <usart_get_string+0x22>
  uint32_t counter = 0;
  4033a0:	2400      	movs	r4, #0
    }    
  }
  buffer[counter] = 0x00;
  4033a2:	2300      	movs	r3, #0
  4033a4:	f809 3004 	strb.w	r3, [r9, r4]
  return counter;
}
  4033a8:	4620      	mov	r0, r4
  4033aa:	b002      	add	sp, #8
  4033ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint32_t counter = 0;
  4033b0:	4634      	mov	r4, r6
  4033b2:	e7f6      	b.n	4033a2 <usart_get_string+0x3e>
  4033b4:	00400dab 	.word	0x00400dab
  4033b8:	00402349 	.word	0x00402349

004033bc <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4033bc:	b570      	push	{r4, r5, r6, lr}
  4033be:	4604      	mov	r4, r0
  4033c0:	460d      	mov	r5, r1
  4033c2:	4616      	mov	r6, r2
  usart_put_string(usart, buffer_tx);
  4033c4:	4619      	mov	r1, r3
  4033c6:	4b04      	ldr	r3, [pc, #16]	; (4033d8 <usart_send_command+0x1c>)
  4033c8:	4798      	blx	r3
  usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4033ca:	9b04      	ldr	r3, [sp, #16]
  4033cc:	4632      	mov	r2, r6
  4033ce:	4629      	mov	r1, r5
  4033d0:	4620      	mov	r0, r4
  4033d2:	4c02      	ldr	r4, [pc, #8]	; (4033dc <usart_send_command+0x20>)
  4033d4:	47a0      	blx	r4
  4033d6:	bd70      	pop	{r4, r5, r6, pc}
  4033d8:	00403345 	.word	0x00403345
  4033dc:	00403365 	.word	0x00403365

004033e0 <send_command>:
#else
#define UART_COMM USART0
#endif


void send_command(uint32_t nbotao, char buffer[]){
  4033e0:	b570      	push	{r4, r5, r6, lr}
  4033e2:	460e      	mov	r6, r1
	char eof = 'X';
	buffer[4] = 'x';
  4033e4:	2378      	movs	r3, #120	; 0x78
  4033e6:	710b      	strb	r3, [r1, #4]
	buffer[5] = nbotao;
  4033e8:	7148      	strb	r0, [r1, #5]
	while(!usart_is_tx_ready(UART_COMM));
  4033ea:	4d0b      	ldr	r5, [pc, #44]	; (403418 <send_command+0x38>)
  4033ec:	4c0b      	ldr	r4, [pc, #44]	; (40341c <send_command+0x3c>)
  4033ee:	4628      	mov	r0, r5
  4033f0:	47a0      	blx	r4
  4033f2:	2800      	cmp	r0, #0
  4033f4:	d0fb      	beq.n	4033ee <send_command+0xe>
	usart_serial_write_packet(USART0, buffer , 6);
  4033f6:	2206      	movs	r2, #6
  4033f8:	4631      	mov	r1, r6
  4033fa:	4807      	ldr	r0, [pc, #28]	; (403418 <send_command+0x38>)
  4033fc:	4b08      	ldr	r3, [pc, #32]	; (403420 <send_command+0x40>)
  4033fe:	4798      	blx	r3
	//usart_write(uart_comm, nbotao);
	while(!usart_is_tx_ready(UART_COMM));
  403400:	4d05      	ldr	r5, [pc, #20]	; (403418 <send_command+0x38>)
  403402:	4c06      	ldr	r4, [pc, #24]	; (40341c <send_command+0x3c>)
  403404:	4628      	mov	r0, r5
  403406:	47a0      	blx	r4
  403408:	2800      	cmp	r0, #0
  40340a:	d0fb      	beq.n	403404 <send_command+0x24>
	usart_write(UART_COMM, eof);
  40340c:	2158      	movs	r1, #88	; 0x58
  40340e:	4802      	ldr	r0, [pc, #8]	; (403418 <send_command+0x38>)
  403410:	4b04      	ldr	r3, [pc, #16]	; (403424 <send_command+0x44>)
  403412:	4798      	blx	r3
  403414:	bd70      	pop	{r4, r5, r6, pc}
  403416:	bf00      	nop
  403418:	40024000 	.word	0x40024000
  40341c:	00400d8d 	.word	0x00400d8d
  403420:	0040021d 	.word	0x0040021d
  403424:	00400d95 	.word	0x00400d95

00403428 <task_slider>:
    //printf("done\n");
    //vTaskDelay( 500 / portTICK_PERIOD_MS);
  }
}

void task_slider(void){
  403428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40342c:	b08b      	sub	sp, #44	; 0x2c
	xQueuePot = xQueueCreate( 10, sizeof( int32_t ) );
  40342e:	2200      	movs	r2, #0
  403430:	2104      	movs	r1, #4
  403432:	200a      	movs	r0, #10
  403434:	4b80      	ldr	r3, [pc, #512]	; (403638 <task_slider+0x210>)
  403436:	4798      	blx	r3
  403438:	4b80      	ldr	r3, [pc, #512]	; (40363c <task_slider+0x214>)
  40343a:	6018      	str	r0, [r3, #0]
	afec_enable(AFEC0);
  40343c:	4c80      	ldr	r4, [pc, #512]	; (403640 <task_slider+0x218>)
  40343e:	4620      	mov	r0, r4
  403440:	4b80      	ldr	r3, [pc, #512]	; (403644 <task_slider+0x21c>)
  403442:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  403444:	a804      	add	r0, sp, #16
  403446:	4b80      	ldr	r3, [pc, #512]	; (403648 <task_slider+0x220>)
  403448:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  40344a:	a904      	add	r1, sp, #16
  40344c:	4620      	mov	r0, r4
  40344e:	4b7f      	ldr	r3, [pc, #508]	; (40364c <task_slider+0x224>)
  403450:	4798      	blx	r3
	reg = afec->AFEC_MR;
  403452:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  403454:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  403458:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_8,	AFEC_pot_callback, 5);
  40345a:	2305      	movs	r3, #5
  40345c:	4a7c      	ldr	r2, [pc, #496]	; (403650 <task_slider+0x228>)
  40345e:	2108      	movs	r1, #8
  403460:	4620      	mov	r0, r4
  403462:	4d7c      	ldr	r5, [pc, #496]	; (403654 <task_slider+0x22c>)
  403464:	47a8      	blx	r5
	afec_ch_get_config_defaults(&afec_ch_cfg);
  403466:	a803      	add	r0, sp, #12
  403468:	4b7b      	ldr	r3, [pc, #492]	; (403658 <task_slider+0x230>)
  40346a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40346c:	2500      	movs	r5, #0
  40346e:	f88d 500d 	strb.w	r5, [sp, #13]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_POT_SENSOR, &afec_ch_cfg);
  403472:	aa03      	add	r2, sp, #12
  403474:	2108      	movs	r1, #8
  403476:	4620      	mov	r0, r4
  403478:	4b78      	ldr	r3, [pc, #480]	; (40365c <task_slider+0x234>)
  40347a:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40347c:	2308      	movs	r3, #8
  40347e:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  403480:	f44f 7700 	mov.w	r7, #512	; 0x200
  403484:	66e7      	str	r7, [r4, #108]	; 0x6c
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403486:	f44f 7680 	mov.w	r6, #256	; 0x100
  40348a:	6166      	str	r6, [r4, #20]
	pmc_enable_periph_clk(EBUT1_PIO_ID);
  40348c:	200c      	movs	r0, #12
  40348e:	f8df 822c 	ldr.w	r8, [pc, #556]	; 4036bc <task_slider+0x294>
  403492:	47c0      	blx	r8
	pio_configure(EBUT1_PIO, PIO_OUTPUT_0, EBUT1_PIO_IDX_MASK, PIO_DEFAULT);
  403494:	462b      	mov	r3, r5
  403496:	463a      	mov	r2, r7
  403498:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40349c:	4870      	ldr	r0, [pc, #448]	; (403660 <task_slider+0x238>)
  40349e:	4f71      	ldr	r7, [pc, #452]	; (403664 <task_slider+0x23c>)
  4034a0:	47b8      	blx	r7
	pmc_enable_periph_clk(EBUT2_PIO_ID);
  4034a2:	2010      	movs	r0, #16
  4034a4:	47c0      	blx	r8
	pio_configure(EBUT2_PIO, PIO_OUTPUT_0, EBUT2_PIO_IDX_MASK, PIO_DEFAULT);
  4034a6:	462b      	mov	r3, r5
  4034a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4034ac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4034b0:	486d      	ldr	r0, [pc, #436]	; (403668 <task_slider+0x240>)
  4034b2:	47b8      	blx	r7
  4034b4:	6166      	str	r6, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  4034b6:	2302      	movs	r3, #2
  4034b8:	6023      	str	r3, [r4, #0]
	
	config_POT();
	afec_start_software_conversion(AFEC0);
	
	while(1){
		if (xQueueReceive( xQueuePot, &(pot_ul_value), ( TickType_t )  1 / portTICK_PERIOD_MS)) {
  4034ba:	4c6c      	ldr	r4, [pc, #432]	; (40366c <task_slider+0x244>)
  4034bc:	4f5f      	ldr	r7, [pc, #380]	; (40363c <task_slider+0x214>)
		m *= 40.95;
		
		if (m < pot_ul_value){
			while(m < pot_ul_value && pot_ul_value > 30){
				afec_start_software_conversion(AFEC0);
				pio_set(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  4034be:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 403668 <task_slider+0x240>
				pio_clear(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  4034c2:	f8df 819c 	ldr.w	r8, [pc, #412]	; 403660 <task_slider+0x238>
  4034c6:	e075      	b.n	4035b4 <task_slider+0x18c>
	if(usart_get_string(USART0, &bufferx, 6, 100)){
  4034c8:	2364      	movs	r3, #100	; 0x64
  4034ca:	2206      	movs	r2, #6
  4034cc:	4968      	ldr	r1, [pc, #416]	; (403670 <task_slider+0x248>)
  4034ce:	4869      	ldr	r0, [pc, #420]	; (403674 <task_slider+0x24c>)
  4034d0:	4d69      	ldr	r5, [pc, #420]	; (403678 <task_slider+0x250>)
  4034d2:	47a8      	blx	r5
  4034d4:	b9b8      	cbnz	r0, 403506 <task_slider+0xde>
		if (xQueueReceive( xQueuePot, &(pot_ul_value), ( TickType_t )  1 / portTICK_PERIOD_MS)) {
  4034d6:	2300      	movs	r3, #0
  4034d8:	2201      	movs	r2, #1
  4034da:	4621      	mov	r1, r4
  4034dc:	6838      	ldr	r0, [r7, #0]
  4034de:	47b0      	blx	r6
  4034e0:	2800      	cmp	r0, #0
  4034e2:	d0f1      	beq.n	4034c8 <task_slider+0xa0>
		printf("Inicio converso \n");
  4034e4:	4865      	ldr	r0, [pc, #404]	; (40367c <task_slider+0x254>)
  4034e6:	4b66      	ldr	r3, [pc, #408]	; (403680 <task_slider+0x258>)
  4034e8:	4798      	blx	r3
  4034ea:	2202      	movs	r2, #2
  4034ec:	4b54      	ldr	r3, [pc, #336]	; (403640 <task_slider+0x218>)
  4034ee:	601a      	str	r2, [r3, #0]
		sprintf(buffer, "%04d",pot_ul_value);
  4034f0:	6822      	ldr	r2, [r4, #0]
  4034f2:	4d64      	ldr	r5, [pc, #400]	; (403684 <task_slider+0x25c>)
  4034f4:	4964      	ldr	r1, [pc, #400]	; (403688 <task_slider+0x260>)
  4034f6:	4628      	mov	r0, r5
  4034f8:	4b64      	ldr	r3, [pc, #400]	; (40368c <task_slider+0x264>)
  4034fa:	4798      	blx	r3
		send_command('n', buffer);
  4034fc:	4629      	mov	r1, r5
  4034fe:	206e      	movs	r0, #110	; 0x6e
  403500:	4b63      	ldr	r3, [pc, #396]	; (403690 <task_slider+0x268>)
  403502:	4798      	blx	r3
  403504:	e7e0      	b.n	4034c8 <task_slider+0xa0>
		int n = atoi(bufferx);
  403506:	485a      	ldr	r0, [pc, #360]	; (403670 <task_slider+0x248>)
  403508:	4b62      	ldr	r3, [pc, #392]	; (403694 <task_slider+0x26c>)
  40350a:	4798      	blx	r3
		double m = (double) n;
  40350c:	4b62      	ldr	r3, [pc, #392]	; (403698 <task_slider+0x270>)
  40350e:	4798      	blx	r3
		m *= 40.95;
  403510:	a347      	add	r3, pc, #284	; (adr r3, 403630 <task_slider+0x208>)
  403512:	e9d3 2300 	ldrd	r2, r3, [r3]
  403516:	4d61      	ldr	r5, [pc, #388]	; (40369c <task_slider+0x274>)
  403518:	47a8      	blx	r5
  40351a:	4682      	mov	sl, r0
  40351c:	468b      	mov	fp, r1
  40351e:	e9cd ab00 	strd	sl, fp, [sp]
		if (m < pot_ul_value){
  403522:	6820      	ldr	r0, [r4, #0]
  403524:	4b5e      	ldr	r3, [pc, #376]	; (4036a0 <task_slider+0x278>)
  403526:	4798      	blx	r3
  403528:	4602      	mov	r2, r0
  40352a:	460b      	mov	r3, r1
  40352c:	4650      	mov	r0, sl
  40352e:	4659      	mov	r1, fp
  403530:	4d5c      	ldr	r5, [pc, #368]	; (4036a4 <task_slider+0x27c>)
  403532:	47a8      	blx	r5
  403534:	2800      	cmp	r0, #0
  403536:	d13f      	bne.n	4035b8 <task_slider+0x190>
				pio_clear(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
				pio_clear(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
				delay_us(300);
			}
			} else {
			while(m > pot_ul_value && pot_ul_value < 4094){
  403538:	6820      	ldr	r0, [r4, #0]
  40353a:	4b59      	ldr	r3, [pc, #356]	; (4036a0 <task_slider+0x278>)
  40353c:	4798      	blx	r3
  40353e:	4602      	mov	r2, r0
  403540:	460b      	mov	r3, r1
  403542:	4650      	mov	r0, sl
  403544:	4659      	mov	r1, fp
  403546:	4d58      	ldr	r5, [pc, #352]	; (4036a8 <task_slider+0x280>)
  403548:	47a8      	blx	r5
  40354a:	2800      	cmp	r0, #0
  40354c:	d032      	beq.n	4035b4 <task_slider+0x18c>
  40354e:	6822      	ldr	r2, [r4, #0]
  403550:	f640 73fd 	movw	r3, #4093	; 0xffd
  403554:	429a      	cmp	r2, r3
  403556:	d82d      	bhi.n	4035b4 <task_slider+0x18c>
  403558:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 403640 <task_slider+0x218>
  40355c:	f04f 0a02 	mov.w	sl, #2
  403560:	f8cb a000 	str.w	sl, [fp]
				afec_start_software_conversion(AFEC0);
				pio_clear(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  403564:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403568:	4648      	mov	r0, r9
  40356a:	4d50      	ldr	r5, [pc, #320]	; (4036ac <task_slider+0x284>)
  40356c:	47a8      	blx	r5
				pio_set(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  40356e:	f44f 7100 	mov.w	r1, #512	; 0x200
  403572:	4640      	mov	r0, r8
  403574:	4b4e      	ldr	r3, [pc, #312]	; (4036b0 <task_slider+0x288>)
  403576:	4798      	blx	r3
				delay_ms(1);
  403578:	f24c 508e 	movw	r0, #50574	; 0xc58e
  40357c:	4e4d      	ldr	r6, [pc, #308]	; (4036b4 <task_slider+0x28c>)
  40357e:	47b0      	blx	r6
				pio_clear(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  403580:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403584:	4648      	mov	r0, r9
  403586:	47a8      	blx	r5
				pio_clear(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  403588:	f44f 7100 	mov.w	r1, #512	; 0x200
  40358c:	4640      	mov	r0, r8
  40358e:	47a8      	blx	r5
				delay_us(300);
  403590:	f643 3044 	movw	r0, #15172	; 0x3b44
  403594:	47b0      	blx	r6
			while(m > pot_ul_value && pot_ul_value < 4094){
  403596:	6820      	ldr	r0, [r4, #0]
  403598:	4b41      	ldr	r3, [pc, #260]	; (4036a0 <task_slider+0x278>)
  40359a:	4798      	blx	r3
  40359c:	4602      	mov	r2, r0
  40359e:	460b      	mov	r3, r1
  4035a0:	e9dd 0100 	ldrd	r0, r1, [sp]
  4035a4:	4d40      	ldr	r5, [pc, #256]	; (4036a8 <task_slider+0x280>)
  4035a6:	47a8      	blx	r5
  4035a8:	b120      	cbz	r0, 4035b4 <task_slider+0x18c>
  4035aa:	6822      	ldr	r2, [r4, #0]
  4035ac:	f640 73fd 	movw	r3, #4093	; 0xffd
  4035b0:	429a      	cmp	r2, r3
  4035b2:	d9d5      	bls.n	403560 <task_slider+0x138>
		if (xQueueReceive( xQueuePot, &(pot_ul_value), ( TickType_t )  1 / portTICK_PERIOD_MS)) {
  4035b4:	4e40      	ldr	r6, [pc, #256]	; (4036b8 <task_slider+0x290>)
  4035b6:	e78e      	b.n	4034d6 <task_slider+0xae>
			while(m < pot_ul_value && pot_ul_value > 30){
  4035b8:	6820      	ldr	r0, [r4, #0]
  4035ba:	4b39      	ldr	r3, [pc, #228]	; (4036a0 <task_slider+0x278>)
  4035bc:	4798      	blx	r3
  4035be:	4602      	mov	r2, r0
  4035c0:	460b      	mov	r3, r1
  4035c2:	e9dd 0100 	ldrd	r0, r1, [sp]
  4035c6:	4d37      	ldr	r5, [pc, #220]	; (4036a4 <task_slider+0x27c>)
  4035c8:	47a8      	blx	r5
  4035ca:	2800      	cmp	r0, #0
  4035cc:	d0f2      	beq.n	4035b4 <task_slider+0x18c>
  4035ce:	6823      	ldr	r3, [r4, #0]
  4035d0:	2b1e      	cmp	r3, #30
  4035d2:	d9ef      	bls.n	4035b4 <task_slider+0x18c>
  4035d4:	f8df b068 	ldr.w	fp, [pc, #104]	; 403640 <task_slider+0x218>
  4035d8:	f04f 0a02 	mov.w	sl, #2
  4035dc:	f8cb a000 	str.w	sl, [fp]
				pio_set(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  4035e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4035e4:	4648      	mov	r0, r9
  4035e6:	4b32      	ldr	r3, [pc, #200]	; (4036b0 <task_slider+0x288>)
  4035e8:	4798      	blx	r3
				pio_clear(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  4035ea:	f44f 7100 	mov.w	r1, #512	; 0x200
  4035ee:	4640      	mov	r0, r8
  4035f0:	4d2e      	ldr	r5, [pc, #184]	; (4036ac <task_slider+0x284>)
  4035f2:	47a8      	blx	r5
				delay_ms(1);
  4035f4:	f24c 508e 	movw	r0, #50574	; 0xc58e
  4035f8:	4e2e      	ldr	r6, [pc, #184]	; (4036b4 <task_slider+0x28c>)
  4035fa:	47b0      	blx	r6
				pio_clear(EBUT2_PIO, EBUT2_PIO_IDX_MASK);
  4035fc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403600:	4648      	mov	r0, r9
  403602:	47a8      	blx	r5
				pio_clear(EBUT1_PIO, EBUT1_PIO_IDX_MASK);
  403604:	f44f 7100 	mov.w	r1, #512	; 0x200
  403608:	4640      	mov	r0, r8
  40360a:	47a8      	blx	r5
				delay_us(300);
  40360c:	f643 3044 	movw	r0, #15172	; 0x3b44
  403610:	47b0      	blx	r6
			while(m < pot_ul_value && pot_ul_value > 30){
  403612:	6820      	ldr	r0, [r4, #0]
  403614:	4b22      	ldr	r3, [pc, #136]	; (4036a0 <task_slider+0x278>)
  403616:	4798      	blx	r3
  403618:	4602      	mov	r2, r0
  40361a:	460b      	mov	r3, r1
  40361c:	e9dd 0100 	ldrd	r0, r1, [sp]
  403620:	4d20      	ldr	r5, [pc, #128]	; (4036a4 <task_slider+0x27c>)
  403622:	47a8      	blx	r5
  403624:	2800      	cmp	r0, #0
  403626:	d0c5      	beq.n	4035b4 <task_slider+0x18c>
  403628:	6823      	ldr	r3, [r4, #0]
  40362a:	2b1e      	cmp	r3, #30
  40362c:	d8d6      	bhi.n	4035dc <task_slider+0x1b4>
  40362e:	e7c1      	b.n	4035b4 <task_slider+0x18c>
  403630:	9999999a 	.word	0x9999999a
  403634:	40447999 	.word	0x40447999
  403638:	004016e1 	.word	0x004016e1
  40363c:	20400f8c 	.word	0x20400f8c
  403640:	4003c000 	.word	0x4003c000
  403644:	0040078d 	.word	0x0040078d
  403648:	004005d1 	.word	0x004005d1
  40364c:	0040060d 	.word	0x0040060d
  403650:	00403201 	.word	0x00403201
  403654:	0040070d 	.word	0x0040070d
  403658:	00400601 	.word	0x00400601
  40365c:	004005a1 	.word	0x004005a1
  403660:	400e1200 	.word	0x400e1200
  403664:	0040091d 	.word	0x0040091d
  403668:	400e1400 	.word	0x400e1400
  40366c:	20400f9c 	.word	0x20400f9c
  403670:	20400f84 	.word	0x20400f84
  403674:	40024000 	.word	0x40024000
  403678:	00403365 	.word	0x00403365
  40367c:	0040a5e4 	.word	0x0040a5e4
  403680:	0040488d 	.word	0x0040488d
  403684:	20400f90 	.word	0x20400f90
  403688:	0040a5f8 	.word	0x0040a5f8
  40368c:	004051e1 	.word	0x004051e1
  403690:	004033e1 	.word	0x004033e1
  403694:	00404835 	.word	0x00404835
  403698:	00404235 	.word	0x00404235
  40369c:	00404301 	.word	0x00404301
  4036a0:	00404215 	.word	0x00404215
  4036a4:	004047e5 	.word	0x004047e5
  4036a8:	00404821 	.word	0x00404821
  4036ac:	0040080f 	.word	0x0040080f
  4036b0:	0040080b 	.word	0x0040080b
  4036b4:	20400001 	.word	0x20400001
  4036b8:	00401b21 	.word	0x00401b21
  4036bc:	00400c31 	.word	0x00400c31

004036c0 <task_botoes>:
		}
	}
	}
}
	
void task_botoes(void){
  4036c0:	b580      	push	{r7, lr}
	
	BUT1.xSemaphore = xSemaphoreCreateBinary();
  4036c2:	2203      	movs	r2, #3
  4036c4:	2100      	movs	r1, #0
  4036c6:	2001      	movs	r0, #1
  4036c8:	4c75      	ldr	r4, [pc, #468]	; (4038a0 <task_botoes+0x1e0>)
  4036ca:	47a0      	blx	r4
  4036cc:	4b75      	ldr	r3, [pc, #468]	; (4038a4 <task_botoes+0x1e4>)
  4036ce:	6158      	str	r0, [r3, #20]
	BUT2.xSemaphore = xSemaphoreCreateBinary();
  4036d0:	2203      	movs	r2, #3
  4036d2:	2100      	movs	r1, #0
  4036d4:	2001      	movs	r0, #1
  4036d6:	47a0      	blx	r4
  4036d8:	4b73      	ldr	r3, [pc, #460]	; (4038a8 <task_botoes+0x1e8>)
  4036da:	6158      	str	r0, [r3, #20]
	BUT3.xSemaphore = xSemaphoreCreateBinary();
  4036dc:	2203      	movs	r2, #3
  4036de:	2100      	movs	r1, #0
  4036e0:	2001      	movs	r0, #1
  4036e2:	47a0      	blx	r4
  4036e4:	4b71      	ldr	r3, [pc, #452]	; (4038ac <task_botoes+0x1ec>)
  4036e6:	6158      	str	r0, [r3, #20]
	BUT4.xSemaphore = xSemaphoreCreateBinary();
  4036e8:	2203      	movs	r2, #3
  4036ea:	2100      	movs	r1, #0
  4036ec:	2001      	movs	r0, #1
  4036ee:	47a0      	blx	r4
  4036f0:	4b6f      	ldr	r3, [pc, #444]	; (4038b0 <task_botoes+0x1f0>)
  4036f2:	6158      	str	r0, [r3, #20]
	BUT5.xSemaphore = xSemaphoreCreateBinary();
  4036f4:	2203      	movs	r2, #3
  4036f6:	2100      	movs	r1, #0
  4036f8:	2001      	movs	r0, #1
  4036fa:	47a0      	blx	r4
  4036fc:	4b6d      	ldr	r3, [pc, #436]	; (4038b4 <task_botoes+0x1f4>)
  4036fe:	6158      	str	r0, [r3, #20]
	BUT6.xSemaphore = xSemaphoreCreateBinary();
  403700:	2203      	movs	r2, #3
  403702:	2100      	movs	r1, #0
  403704:	2001      	movs	r0, #1
  403706:	47a0      	blx	r4
  403708:	4b6b      	ldr	r3, [pc, #428]	; (4038b8 <task_botoes+0x1f8>)
  40370a:	6158      	str	r0, [r3, #20]
	BUT7.xSemaphore = xSemaphoreCreateBinary();
  40370c:	2203      	movs	r2, #3
  40370e:	2100      	movs	r1, #0
  403710:	2001      	movs	r0, #1
  403712:	47a0      	blx	r4
  403714:	4b69      	ldr	r3, [pc, #420]	; (4038bc <task_botoes+0x1fc>)
  403716:	6158      	str	r0, [r3, #20]
	BUT8.xSemaphore = xSemaphoreCreateBinary();
  403718:	2203      	movs	r2, #3
  40371a:	2100      	movs	r1, #0
  40371c:	2001      	movs	r0, #1
  40371e:	47a0      	blx	r4
  403720:	4b67      	ldr	r3, [pc, #412]	; (4038c0 <task_botoes+0x200>)
  403722:	6158      	str	r0, [r3, #20]
	BUT9.xSemaphore = xSemaphoreCreateBinary();
  403724:	2203      	movs	r2, #3
  403726:	2100      	movs	r1, #0
  403728:	2001      	movs	r0, #1
  40372a:	47a0      	blx	r4
  40372c:	4b65      	ldr	r3, [pc, #404]	; (4038c4 <task_botoes+0x204>)
  40372e:	6158      	str	r0, [r3, #20]
	BUT10.xSemaphore = xSemaphoreCreateBinary();
  403730:	2203      	movs	r2, #3
  403732:	2100      	movs	r1, #0
  403734:	2001      	movs	r0, #1
  403736:	47a0      	blx	r4
  403738:	4b63      	ldr	r3, [pc, #396]	; (4038c8 <task_botoes+0x208>)
  40373a:	6158      	str	r0, [r3, #20]
	BUT11.xSemaphore = xSemaphoreCreateBinary();
  40373c:	2203      	movs	r2, #3
  40373e:	2100      	movs	r1, #0
  403740:	2001      	movs	r0, #1
  403742:	47a0      	blx	r4
  403744:	4b61      	ldr	r3, [pc, #388]	; (4038cc <task_botoes+0x20c>)
  403746:	6158      	str	r0, [r3, #20]
	BUT12.xSemaphore = xSemaphoreCreateBinary();
  403748:	2203      	movs	r2, #3
  40374a:	2100      	movs	r1, #0
  40374c:	2001      	movs	r0, #1
  40374e:	47a0      	blx	r4
  403750:	4b5f      	ldr	r3, [pc, #380]	; (4038d0 <task_botoes+0x210>)
  403752:	6158      	str	r0, [r3, #20]
	//io_init();
	

	while(1){
		
		if ( xSemaphoreTake(BUT1.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403754:	4e5f      	ldr	r6, [pc, #380]	; (4038d4 <task_botoes+0x214>)
  403756:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4038a4 <task_botoes+0x1e4>
			send_command(BUT1.BUT_NUM, buffer);
  40375a:	f8df 8180 	ldr.w	r8, [pc, #384]	; 4038dc <task_botoes+0x21c>
  40375e:	4f5e      	ldr	r7, [pc, #376]	; (4038d8 <task_botoes+0x218>)
			send_command(BUT10.BUT_NUM, buffer);
		}
		if ( xSemaphoreTake(BUT11.xSemaphore, ( TickType_t ) 1) == pdTRUE){
			send_command(BUT11.BUT_NUM, buffer);
		}
		if ( xSemaphoreTake(BUT12.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403760:	469a      	mov	sl, r3
  403762:	e09a      	b.n	40389a <task_botoes+0x1da>
			send_command(BUT1.BUT_NUM, buffer);
  403764:	4641      	mov	r1, r8
  403766:	f899 0018 	ldrb.w	r0, [r9, #24]
  40376a:	47b8      	blx	r7
  40376c:	e03c      	b.n	4037e8 <task_botoes+0x128>
			send_command(BUT2.BUT_NUM, buffer);
  40376e:	4641      	mov	r1, r8
  403770:	4b4d      	ldr	r3, [pc, #308]	; (4038a8 <task_botoes+0x1e8>)
  403772:	7e18      	ldrb	r0, [r3, #24]
  403774:	47b8      	blx	r7
  403776:	e03f      	b.n	4037f8 <task_botoes+0x138>
			send_command(BUT3.BUT_NUM, buffer);
  403778:	4641      	mov	r1, r8
  40377a:	4b4c      	ldr	r3, [pc, #304]	; (4038ac <task_botoes+0x1ec>)
  40377c:	7e18      	ldrb	r0, [r3, #24]
  40377e:	47b8      	blx	r7
  403780:	e042      	b.n	403808 <task_botoes+0x148>
			send_command(BUT4.BUT_NUM, buffer);
  403782:	4641      	mov	r1, r8
  403784:	4b4a      	ldr	r3, [pc, #296]	; (4038b0 <task_botoes+0x1f0>)
  403786:	7e18      	ldrb	r0, [r3, #24]
  403788:	47b8      	blx	r7
  40378a:	e045      	b.n	403818 <task_botoes+0x158>
			send_command(BUT5.BUT_NUM, buffer);
  40378c:	4641      	mov	r1, r8
  40378e:	4b49      	ldr	r3, [pc, #292]	; (4038b4 <task_botoes+0x1f4>)
  403790:	7e18      	ldrb	r0, [r3, #24]
  403792:	47b8      	blx	r7
  403794:	e048      	b.n	403828 <task_botoes+0x168>
			send_command(BUT6.BUT_NUM, buffer);
  403796:	4641      	mov	r1, r8
  403798:	4b47      	ldr	r3, [pc, #284]	; (4038b8 <task_botoes+0x1f8>)
  40379a:	7e18      	ldrb	r0, [r3, #24]
  40379c:	47b8      	blx	r7
  40379e:	e04b      	b.n	403838 <task_botoes+0x178>
			send_command(BUT7.BUT_NUM, buffer);
  4037a0:	4641      	mov	r1, r8
  4037a2:	4b46      	ldr	r3, [pc, #280]	; (4038bc <task_botoes+0x1fc>)
  4037a4:	7e18      	ldrb	r0, [r3, #24]
  4037a6:	47b8      	blx	r7
  4037a8:	e04e      	b.n	403848 <task_botoes+0x188>
			send_command(BUT8.BUT_NUM, buffer);
  4037aa:	4641      	mov	r1, r8
  4037ac:	4b44      	ldr	r3, [pc, #272]	; (4038c0 <task_botoes+0x200>)
  4037ae:	7e18      	ldrb	r0, [r3, #24]
  4037b0:	47b8      	blx	r7
  4037b2:	e051      	b.n	403858 <task_botoes+0x198>
			send_command(BUT9.BUT_NUM, buffer);
  4037b4:	4641      	mov	r1, r8
  4037b6:	4b43      	ldr	r3, [pc, #268]	; (4038c4 <task_botoes+0x204>)
  4037b8:	7e18      	ldrb	r0, [r3, #24]
  4037ba:	47b8      	blx	r7
  4037bc:	e054      	b.n	403868 <task_botoes+0x1a8>
			send_command(BUT10.BUT_NUM, buffer);
  4037be:	4641      	mov	r1, r8
  4037c0:	4b41      	ldr	r3, [pc, #260]	; (4038c8 <task_botoes+0x208>)
  4037c2:	7e18      	ldrb	r0, [r3, #24]
  4037c4:	47b8      	blx	r7
  4037c6:	e057      	b.n	403878 <task_botoes+0x1b8>
		if ( xSemaphoreTake(BUT12.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  4037c8:	462b      	mov	r3, r5
  4037ca:	4622      	mov	r2, r4
  4037cc:	4629      	mov	r1, r5
  4037ce:	f8da 0014 	ldr.w	r0, [sl, #20]
  4037d2:	47b0      	blx	r6
  4037d4:	2801      	cmp	r0, #1
  4037d6:	d05c      	beq.n	403892 <task_botoes+0x1d2>
		if ( xSemaphoreTake(BUT1.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  4037d8:	462b      	mov	r3, r5
  4037da:	4622      	mov	r2, r4
  4037dc:	4629      	mov	r1, r5
  4037de:	f8d9 0014 	ldr.w	r0, [r9, #20]
  4037e2:	47b0      	blx	r6
  4037e4:	2801      	cmp	r0, #1
  4037e6:	d0bd      	beq.n	403764 <task_botoes+0xa4>
		if ( xSemaphoreTake(BUT2.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  4037e8:	462b      	mov	r3, r5
  4037ea:	4622      	mov	r2, r4
  4037ec:	4629      	mov	r1, r5
  4037ee:	482e      	ldr	r0, [pc, #184]	; (4038a8 <task_botoes+0x1e8>)
  4037f0:	6940      	ldr	r0, [r0, #20]
  4037f2:	47b0      	blx	r6
  4037f4:	2801      	cmp	r0, #1
  4037f6:	d0ba      	beq.n	40376e <task_botoes+0xae>
		if ( xSemaphoreTake(BUT3.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  4037f8:	462b      	mov	r3, r5
  4037fa:	4622      	mov	r2, r4
  4037fc:	4629      	mov	r1, r5
  4037fe:	482b      	ldr	r0, [pc, #172]	; (4038ac <task_botoes+0x1ec>)
  403800:	6940      	ldr	r0, [r0, #20]
  403802:	47b0      	blx	r6
  403804:	2801      	cmp	r0, #1
  403806:	d0b7      	beq.n	403778 <task_botoes+0xb8>
		if ( xSemaphoreTake(BUT4.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403808:	462b      	mov	r3, r5
  40380a:	4622      	mov	r2, r4
  40380c:	4629      	mov	r1, r5
  40380e:	4828      	ldr	r0, [pc, #160]	; (4038b0 <task_botoes+0x1f0>)
  403810:	6940      	ldr	r0, [r0, #20]
  403812:	47b0      	blx	r6
  403814:	2801      	cmp	r0, #1
  403816:	d0b4      	beq.n	403782 <task_botoes+0xc2>
		if ( xSemaphoreTake(BUT5.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403818:	462b      	mov	r3, r5
  40381a:	4622      	mov	r2, r4
  40381c:	4629      	mov	r1, r5
  40381e:	4825      	ldr	r0, [pc, #148]	; (4038b4 <task_botoes+0x1f4>)
  403820:	6940      	ldr	r0, [r0, #20]
  403822:	47b0      	blx	r6
  403824:	2801      	cmp	r0, #1
  403826:	d0b1      	beq.n	40378c <task_botoes+0xcc>
		if ( xSemaphoreTake(BUT6.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403828:	462b      	mov	r3, r5
  40382a:	4622      	mov	r2, r4
  40382c:	4629      	mov	r1, r5
  40382e:	4822      	ldr	r0, [pc, #136]	; (4038b8 <task_botoes+0x1f8>)
  403830:	6940      	ldr	r0, [r0, #20]
  403832:	47b0      	blx	r6
  403834:	2801      	cmp	r0, #1
  403836:	d0ae      	beq.n	403796 <task_botoes+0xd6>
		if ( xSemaphoreTake(BUT7.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403838:	462b      	mov	r3, r5
  40383a:	4622      	mov	r2, r4
  40383c:	4629      	mov	r1, r5
  40383e:	481f      	ldr	r0, [pc, #124]	; (4038bc <task_botoes+0x1fc>)
  403840:	6940      	ldr	r0, [r0, #20]
  403842:	47b0      	blx	r6
  403844:	2801      	cmp	r0, #1
  403846:	d0ab      	beq.n	4037a0 <task_botoes+0xe0>
		if ( xSemaphoreTake(BUT8.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403848:	462b      	mov	r3, r5
  40384a:	4622      	mov	r2, r4
  40384c:	4629      	mov	r1, r5
  40384e:	481c      	ldr	r0, [pc, #112]	; (4038c0 <task_botoes+0x200>)
  403850:	6940      	ldr	r0, [r0, #20]
  403852:	47b0      	blx	r6
  403854:	2801      	cmp	r0, #1
  403856:	d0a8      	beq.n	4037aa <task_botoes+0xea>
		if ( xSemaphoreTake(BUT9.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403858:	462b      	mov	r3, r5
  40385a:	4622      	mov	r2, r4
  40385c:	4629      	mov	r1, r5
  40385e:	4819      	ldr	r0, [pc, #100]	; (4038c4 <task_botoes+0x204>)
  403860:	6940      	ldr	r0, [r0, #20]
  403862:	47b0      	blx	r6
  403864:	2801      	cmp	r0, #1
  403866:	d0a5      	beq.n	4037b4 <task_botoes+0xf4>
		if ( xSemaphoreTake(BUT10.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403868:	462b      	mov	r3, r5
  40386a:	4622      	mov	r2, r4
  40386c:	4629      	mov	r1, r5
  40386e:	4816      	ldr	r0, [pc, #88]	; (4038c8 <task_botoes+0x208>)
  403870:	6940      	ldr	r0, [r0, #20]
  403872:	47b0      	blx	r6
  403874:	2801      	cmp	r0, #1
  403876:	d0a2      	beq.n	4037be <task_botoes+0xfe>
		if ( xSemaphoreTake(BUT11.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  403878:	462b      	mov	r3, r5
  40387a:	4622      	mov	r2, r4
  40387c:	4629      	mov	r1, r5
  40387e:	4813      	ldr	r0, [pc, #76]	; (4038cc <task_botoes+0x20c>)
  403880:	6940      	ldr	r0, [r0, #20]
  403882:	47b0      	blx	r6
  403884:	2801      	cmp	r0, #1
  403886:	d19f      	bne.n	4037c8 <task_botoes+0x108>
			send_command(BUT11.BUT_NUM, buffer);
  403888:	4641      	mov	r1, r8
  40388a:	4b10      	ldr	r3, [pc, #64]	; (4038cc <task_botoes+0x20c>)
  40388c:	7e18      	ldrb	r0, [r3, #24]
  40388e:	47b8      	blx	r7
  403890:	e79a      	b.n	4037c8 <task_botoes+0x108>
			send_command(BUT12.BUT_NUM, buffer);
  403892:	4641      	mov	r1, r8
  403894:	f89a 0018 	ldrb.w	r0, [sl, #24]
  403898:	47b8      	blx	r7
		if ( xSemaphoreTake(BUT1.xSemaphore, ( TickType_t ) 1) == pdTRUE){
  40389a:	2500      	movs	r5, #0
  40389c:	2401      	movs	r4, #1
  40389e:	e79b      	b.n	4037d8 <task_botoes+0x118>
  4038a0:	004016e1 	.word	0x004016e1
  4038a4:	20400014 	.word	0x20400014
  4038a8:	20400084 	.word	0x20400084
  4038ac:	204000a0 	.word	0x204000a0
  4038b0:	204000bc 	.word	0x204000bc
  4038b4:	204000d8 	.word	0x204000d8
  4038b8:	204000f4 	.word	0x204000f4
  4038bc:	20400110 	.word	0x20400110
  4038c0:	2040012c 	.word	0x2040012c
  4038c4:	20400148 	.word	0x20400148
  4038c8:	20400030 	.word	0x20400030
  4038cc:	2040004c 	.word	0x2040004c
  4038d0:	20400068 	.word	0x20400068
  4038d4:	00401b21 	.word	0x00401b21
  4038d8:	004033e1 	.word	0x004033e1
  4038dc:	20400f90 	.word	0x20400f90

004038e0 <hc05_config_server>:
void hc05_config_server(void) {
  4038e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4038e2:	b087      	sub	sp, #28
  4038e4:	200d      	movs	r0, #13
  4038e6:	4c17      	ldr	r4, [pc, #92]	; (403944 <hc05_config_server+0x64>)
  4038e8:	47a0      	blx	r4
	usart_settings.baudrate = opt->baudrate;
  4038ea:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4038ee:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  4038f0:	23c0      	movs	r3, #192	; 0xc0
  4038f2:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  4038f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4038f8:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  4038fa:	2500      	movs	r5, #0
  4038fc:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4038fe:	9504      	str	r5, [sp, #16]
  403900:	200d      	movs	r0, #13
  403902:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  403904:	4c10      	ldr	r4, [pc, #64]	; (403948 <hc05_config_server+0x68>)
  403906:	4a11      	ldr	r2, [pc, #68]	; (40394c <hc05_config_server+0x6c>)
  403908:	4669      	mov	r1, sp
  40390a:	4620      	mov	r0, r4
  40390c:	4b10      	ldr	r3, [pc, #64]	; (403950 <hc05_config_server+0x70>)
  40390e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403910:	4620      	mov	r0, r4
  403912:	4f10      	ldr	r7, [pc, #64]	; (403954 <hc05_config_server+0x74>)
  403914:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  403916:	4620      	mov	r0, r4
  403918:	4e0f      	ldr	r6, [pc, #60]	; (403958 <hc05_config_server+0x78>)
  40391a:	47b0      	blx	r6
  usart_enable_tx(USART_COM);
  40391c:	4620      	mov	r0, r4
  40391e:	47b8      	blx	r7
  usart_enable_rx(USART_COM);
  403920:	4620      	mov	r0, r4
  403922:	47b0      	blx	r6
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  403924:	4e0d      	ldr	r6, [pc, #52]	; (40395c <hc05_config_server+0x7c>)
  403926:	462b      	mov	r3, r5
  403928:	2201      	movs	r2, #1
  40392a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40392e:	4630      	mov	r0, r6
  403930:	4c0b      	ldr	r4, [pc, #44]	; (403960 <hc05_config_server+0x80>)
  403932:	47a0      	blx	r4
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  403934:	462b      	mov	r3, r5
  403936:	2202      	movs	r2, #2
  403938:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40393c:	4630      	mov	r0, r6
  40393e:	47a0      	blx	r4
}
  403940:	b007      	add	sp, #28
  403942:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403944:	00400c31 	.word	0x00400c31
  403948:	40024000 	.word	0x40024000
  40394c:	08f0d180 	.word	0x08f0d180
  403950:	00400d2d 	.word	0x00400d2d
  403954:	00400d81 	.word	0x00400d81
  403958:	00400d87 	.word	0x00400d87
  40395c:	400e1000 	.word	0x400e1000
  403960:	0040091d 	.word	0x0040091d

00403964 <hc05_server_init>:
int hc05_server_init(void) {
  403964:	b5f0      	push	{r4, r5, r6, r7, lr}
  403966:	b0a3      	sub	sp, #140	; 0x8c
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100); printf("AT\n");
  403968:	4f15      	ldr	r7, [pc, #84]	; (4039c0 <hc05_server_init+0x5c>)
  40396a:	4d16      	ldr	r5, [pc, #88]	; (4039c4 <hc05_server_init+0x60>)
  40396c:	2664      	movs	r6, #100	; 0x64
  40396e:	9600      	str	r6, [sp, #0]
  403970:	463b      	mov	r3, r7
  403972:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403976:	a902      	add	r1, sp, #8
  403978:	4628      	mov	r0, r5
  40397a:	4c13      	ldr	r4, [pc, #76]	; (4039c8 <hc05_server_init+0x64>)
  40397c:	47a0      	blx	r4
  40397e:	4813      	ldr	r0, [pc, #76]	; (4039cc <hc05_server_init+0x68>)
  403980:	4b13      	ldr	r3, [pc, #76]	; (4039d0 <hc05_server_init+0x6c>)
  403982:	4798      	blx	r3
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100);
  403984:	9600      	str	r6, [sp, #0]
  403986:	463b      	mov	r3, r7
  403988:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40398c:	a902      	add	r1, sp, #8
  40398e:	4628      	mov	r0, r5
  403990:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEHUGO", 100);
  403992:	9600      	str	r6, [sp, #0]
  403994:	4b0f      	ldr	r3, [pc, #60]	; (4039d4 <hc05_server_init+0x70>)
  403996:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40399a:	a902      	add	r1, sp, #8
  40399c:	4628      	mov	r0, r5
  40399e:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT", 100);
  4039a0:	9600      	str	r6, [sp, #0]
  4039a2:	463b      	mov	r3, r7
  4039a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4039a8:	a902      	add	r1, sp, #8
  4039aa:	4628      	mov	r0, r5
  4039ac:	47a0      	blx	r4
  usart_send_command(USART0, buffer_rx, 1000, "AT+PIN4567", 100);
  4039ae:	9600      	str	r6, [sp, #0]
  4039b0:	4b09      	ldr	r3, [pc, #36]	; (4039d8 <hc05_server_init+0x74>)
  4039b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4039b6:	a902      	add	r1, sp, #8
  4039b8:	4628      	mov	r0, r5
  4039ba:	47a0      	blx	r4
}
  4039bc:	b023      	add	sp, #140	; 0x8c
  4039be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4039c0:	0040a54c 	.word	0x0040a54c
  4039c4:	40024000 	.word	0x40024000
  4039c8:	004033bd 	.word	0x004033bd
  4039cc:	0040a550 	.word	0x0040a550
  4039d0:	0040488d 	.word	0x0040488d
  4039d4:	0040a554 	.word	0x0040a554
  4039d8:	0040a560 	.word	0x0040a560

004039dc <iniciabots>:
void iniciabots(botao BOT, p_handler *funcao){
  4039dc:	b084      	sub	sp, #16
  4039de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039e0:	b083      	sub	sp, #12
  4039e2:	ac08      	add	r4, sp, #32
  4039e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pio_configure(BOT.PIO_NAME, PIO_INPUT, BOT.PIO_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  4039e8:	4606      	mov	r6, r0
  4039ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4039ec:	2309      	movs	r3, #9
  4039ee:	462a      	mov	r2, r5
  4039f0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4039f4:	4c19      	ldr	r4, [pc, #100]	; (403a5c <iniciabots+0x80>)
  4039f6:	47a0      	blx	r4
	pio_set_debounce_filter(BOT.PIO_NAME, BOT.PIO_MASK, 60);
  4039f8:	223c      	movs	r2, #60	; 0x3c
  4039fa:	4629      	mov	r1, r5
  4039fc:	4630      	mov	r0, r6
  4039fe:	4b18      	ldr	r3, [pc, #96]	; (403a60 <iniciabots+0x84>)
  403a00:	4798      	blx	r3
	pio_handler_set(BOT.PIO_NAME,
  403a02:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403a04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a06:	9300      	str	r3, [sp, #0]
  403a08:	2340      	movs	r3, #64	; 0x40
  403a0a:	462a      	mov	r2, r5
  403a0c:	4621      	mov	r1, r4
  403a0e:	4630      	mov	r0, r6
  403a10:	4f14      	ldr	r7, [pc, #80]	; (403a64 <iniciabots+0x88>)
  403a12:	47b8      	blx	r7
	pio_enable_interrupt(BOT.PIO_NAME, BOT.PIO_MASK);
  403a14:	4629      	mov	r1, r5
  403a16:	4630      	mov	r0, r6
  403a18:	4b13      	ldr	r3, [pc, #76]	; (403a68 <iniciabots+0x8c>)
  403a1a:	4798      	blx	r3
  403a1c:	b263      	sxtb	r3, r4
  403a1e:	095b      	lsrs	r3, r3, #5
  403a20:	f004 041f 	and.w	r4, r4, #31
  403a24:	2201      	movs	r2, #1
  403a26:	fa02 f404 	lsl.w	r4, r2, r4
  403a2a:	4a10      	ldr	r2, [pc, #64]	; (403a6c <iniciabots+0x90>)
  403a2c:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_SetPriority(BOT.PIO_ID, 4); // Prioridade 4
  403a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a32:	b25a      	sxtb	r2, r3
  if(IRQn < 0) {
  403a34:	2a00      	cmp	r2, #0
  403a36:	db09      	blt.n	403a4c <iniciabots+0x70>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403a38:	4b0c      	ldr	r3, [pc, #48]	; (403a6c <iniciabots+0x90>)
  403a3a:	4413      	add	r3, r2
  403a3c:	2280      	movs	r2, #128	; 0x80
  403a3e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403a42:	b003      	add	sp, #12
  403a44:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403a48:	b004      	add	sp, #16
  403a4a:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403a4c:	f003 030f 	and.w	r3, r3, #15
  403a50:	4a07      	ldr	r2, [pc, #28]	; (403a70 <iniciabots+0x94>)
  403a52:	441a      	add	r2, r3
  403a54:	2380      	movs	r3, #128	; 0x80
  403a56:	7613      	strb	r3, [r2, #24]
  403a58:	e7f3      	b.n	403a42 <iniciabots+0x66>
  403a5a:	bf00      	nop
  403a5c:	0040091d 	.word	0x0040091d
  403a60:	004007f1 	.word	0x004007f1
  403a64:	00400a3d 	.word	0x00400a3d
  403a68:	004009df 	.word	0x004009df
  403a6c:	e000e100 	.word	0xe000e100
  403a70:	e000ecfc 	.word	0xe000ecfc

00403a74 <led>:
void led(void) {
  403a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  403a78:	f8df 8140 	ldr.w	r8, [pc, #320]	; 403bbc <led+0x148>
  403a7c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403a80:	4640      	mov	r0, r8
  403a82:	4e48      	ldr	r6, [pc, #288]	; (403ba4 <led+0x130>)
  403a84:	47b0      	blx	r6
	delay_ms(80);
  403a86:	4d48      	ldr	r5, [pc, #288]	; (403ba8 <led+0x134>)
  403a88:	4628      	mov	r0, r5
  403a8a:	4c48      	ldr	r4, [pc, #288]	; (403bac <led+0x138>)
  403a8c:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  403a8e:	f8df 9130 	ldr.w	r9, [pc, #304]	; 403bc0 <led+0x14c>
  403a92:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  403a96:	4648      	mov	r0, r9
  403a98:	47b0      	blx	r6
	delay_ms(80);
  403a9a:	4628      	mov	r0, r5
  403a9c:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  403a9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403aa2:	4640      	mov	r0, r8
  403aa4:	47b0      	blx	r6
	delay_ms(80);
  403aa6:	4628      	mov	r0, r5
  403aa8:	47a0      	blx	r4
	pio_set(LED4_PIO, LED4_PIO_IDX_MASK);
  403aaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403aae:	4648      	mov	r0, r9
  403ab0:	47b0      	blx	r6
	delay_ms(80);
  403ab2:	4628      	mov	r0, r5
  403ab4:	47a0      	blx	r4
	pio_set(LED5_PIO, LED5_PIO_IDX_MASK);
  403ab6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403aba:	4640      	mov	r0, r8
  403abc:	47b0      	blx	r6
	delay_ms(80);
  403abe:	4628      	mov	r0, r5
  403ac0:	47a0      	blx	r4
	pio_set(LED6_PIO, LED6_PIO_IDX_MASK);
  403ac2:	4f3b      	ldr	r7, [pc, #236]	; (403bb0 <led+0x13c>)
  403ac4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  403ac8:	4638      	mov	r0, r7
  403aca:	47b0      	blx	r6
	delay_ms(80);
  403acc:	4628      	mov	r0, r5
  403ace:	47a0      	blx	r4
	pio_set(LED7_PIO, LED7_PIO_IDX_MASK);
  403ad0:	2140      	movs	r1, #64	; 0x40
  403ad2:	4638      	mov	r0, r7
  403ad4:	47b0      	blx	r6
	delay_ms(80);
  403ad6:	4628      	mov	r0, r5
  403ad8:	47a0      	blx	r4
	pio_set(LED8_PIO, LED8_PIO_IDX_MASK);
  403ada:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  403ade:	4638      	mov	r0, r7
  403ae0:	47b0      	blx	r6
	delay_ms(80);
  403ae2:	4628      	mov	r0, r5
  403ae4:	47a0      	blx	r4
	pio_set(LED9_PIO, LED9_PIO_IDX_MASK);
  403ae6:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 403bc4 <led+0x150>
  403aea:	2110      	movs	r1, #16
  403aec:	4650      	mov	r0, sl
  403aee:	47b0      	blx	r6
	delay_ms(80);
  403af0:	4628      	mov	r0, r5
  403af2:	47a0      	blx	r4
	pio_set(LED10_PIO, LED10_PIO_IDX_MASK);
  403af4:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403af8:	4638      	mov	r0, r7
  403afa:	47b0      	blx	r6
	delay_ms(80);
  403afc:	4628      	mov	r0, r5
  403afe:	47a0      	blx	r4
	pio_set(LED11_PIO, LED11_PIO_IDX_MASK);
  403b00:	2104      	movs	r1, #4
  403b02:	4638      	mov	r0, r7
  403b04:	47b0      	blx	r6
	delay_ms(80);
  403b06:	4628      	mov	r0, r5
  403b08:	47a0      	blx	r4
	pio_set(LED12_PIO, LED12_PIO_IDX_MASK);
  403b0a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403b0e:	4640      	mov	r0, r8
  403b10:	47b0      	blx	r6
	delay_ms(80);
  403b12:	4628      	mov	r0, r5
  403b14:	47a0      	blx	r4
	pio_clear(LED12_PIO, LED12_PIO_IDX_MASK);
  403b16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403b1a:	4640      	mov	r0, r8
  403b1c:	4d25      	ldr	r5, [pc, #148]	; (403bb4 <led+0x140>)
  403b1e:	47a8      	blx	r5
	delay_ms(30);
  403b20:	4e25      	ldr	r6, [pc, #148]	; (403bb8 <led+0x144>)
  403b22:	4630      	mov	r0, r6
  403b24:	47a0      	blx	r4
	pio_clear(LED11_PIO, LED11_PIO_IDX_MASK);
  403b26:	2104      	movs	r1, #4
  403b28:	4638      	mov	r0, r7
  403b2a:	47a8      	blx	r5
	delay_ms(30);
  403b2c:	4630      	mov	r0, r6
  403b2e:	47a0      	blx	r4
	pio_clear(LED10_PIO, LED10_PIO_IDX_MASK);
  403b30:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403b34:	4638      	mov	r0, r7
  403b36:	47a8      	blx	r5
	delay_ms(30);
  403b38:	4630      	mov	r0, r6
  403b3a:	47a0      	blx	r4
	pio_clear(LED9_PIO, LED9_PIO_IDX_MASK);
  403b3c:	2110      	movs	r1, #16
  403b3e:	4650      	mov	r0, sl
  403b40:	47a8      	blx	r5
	delay_ms(30);
  403b42:	4630      	mov	r0, r6
  403b44:	47a0      	blx	r4
	pio_clear(LED8_PIO, LED8_PIO_IDX_MASK);
  403b46:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  403b4a:	4638      	mov	r0, r7
  403b4c:	47a8      	blx	r5
	delay_ms(30);
  403b4e:	4630      	mov	r0, r6
  403b50:	47a0      	blx	r4
	pio_clear(LED7_PIO, LED7_PIO_IDX_MASK);
  403b52:	2140      	movs	r1, #64	; 0x40
  403b54:	4638      	mov	r0, r7
  403b56:	47a8      	blx	r5
	delay_ms(30);
  403b58:	4630      	mov	r0, r6
  403b5a:	47a0      	blx	r4
	pio_clear(LED6_PIO, LED6_PIO_IDX_MASK);
  403b5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  403b60:	4638      	mov	r0, r7
  403b62:	47a8      	blx	r5
	delay_ms(30);
  403b64:	4630      	mov	r0, r6
  403b66:	47a0      	blx	r4
	pio_clear(LED5_PIO, LED5_PIO_IDX_MASK);
  403b68:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403b6c:	4640      	mov	r0, r8
  403b6e:	47a8      	blx	r5
	delay_ms(30);
  403b70:	4630      	mov	r0, r6
  403b72:	47a0      	blx	r4
	pio_clear(LED4_PIO, LED4_PIO_IDX_MASK);
  403b74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403b78:	4648      	mov	r0, r9
  403b7a:	47a8      	blx	r5
	delay_ms(30);
  403b7c:	4630      	mov	r0, r6
  403b7e:	47a0      	blx	r4
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  403b80:	f44f 6100 	mov.w	r1, #2048	; 0x800
  403b84:	4640      	mov	r0, r8
  403b86:	47a8      	blx	r5
	delay_ms(30);
  403b88:	4630      	mov	r0, r6
  403b8a:	47a0      	blx	r4
	pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  403b8c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  403b90:	4648      	mov	r0, r9
  403b92:	47a8      	blx	r5
	delay_ms(30);
  403b94:	4630      	mov	r0, r6
  403b96:	47a0      	blx	r4
	pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  403b98:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403b9c:	4640      	mov	r0, r8
  403b9e:	47a8      	blx	r5
  403ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ba4:	0040080b 	.word	0x0040080b
  403ba8:	003dbc1e 	.word	0x003dbc1e
  403bac:	20400001 	.word	0x20400001
  403bb0:	400e0e00 	.word	0x400e0e00
  403bb4:	0040080f 	.word	0x0040080f
  403bb8:	0017268b 	.word	0x0017268b
  403bbc:	400e1400 	.word	0x400e1400
  403bc0:	400e1200 	.word	0x400e1200
  403bc4:	400e1000 	.word	0x400e1000

00403bc8 <io_init>:
void io_init(void){
  403bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403bca:	b085      	sub	sp, #20
	pmc_enable_periph_clk(LED_PIO_ID);
  403bcc:	200c      	movs	r0, #12
  403bce:	4d78      	ldr	r5, [pc, #480]	; (403db0 <io_init+0x1e8>)
  403bd0:	47a8      	blx	r5
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  403bd2:	4f78      	ldr	r7, [pc, #480]	; (403db4 <io_init+0x1ec>)
  403bd4:	2300      	movs	r3, #0
  403bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
  403bda:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403bde:	4638      	mov	r0, r7
  403be0:	4c75      	ldr	r4, [pc, #468]	; (403db8 <io_init+0x1f0>)
  403be2:	47a0      	blx	r4
	pmc_enable_periph_clk(LED1_PIO_ID);
  403be4:	2010      	movs	r0, #16
  403be6:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  403be8:	200c      	movs	r0, #12
  403bea:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  403bec:	2010      	movs	r0, #16
  403bee:	47a8      	blx	r5
	pmc_enable_periph_clk(LED4_PIO_ID);
  403bf0:	200c      	movs	r0, #12
  403bf2:	47a8      	blx	r5
	pmc_enable_periph_clk(LED5_PIO_ID);
  403bf4:	2010      	movs	r0, #16
  403bf6:	47a8      	blx	r5
	pmc_enable_periph_clk(LED6_PIO_ID);
  403bf8:	200a      	movs	r0, #10
  403bfa:	47a8      	blx	r5
	pmc_enable_periph_clk(LED7_PIO_ID);
  403bfc:	200a      	movs	r0, #10
  403bfe:	47a8      	blx	r5
	pmc_enable_periph_clk(LED8_PIO_ID);
  403c00:	200a      	movs	r0, #10
  403c02:	47a8      	blx	r5
	pmc_enable_periph_clk(LED9_PIO_ID);
  403c04:	200b      	movs	r0, #11
  403c06:	47a8      	blx	r5
	pmc_enable_periph_clk(LED10_PIO_ID);
  403c08:	200a      	movs	r0, #10
  403c0a:	47a8      	blx	r5
	pmc_enable_periph_clk(LED11_PIO_ID);
  403c0c:	200a      	movs	r0, #10
  403c0e:	47a8      	blx	r5
	pmc_enable_periph_clk(LED12_PIO_ID);
  403c10:	2010      	movs	r0, #16
  403c12:	47a8      	blx	r5
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  403c14:	4e69      	ldr	r6, [pc, #420]	; (403dbc <io_init+0x1f4>)
  403c16:	2300      	movs	r3, #0
  403c18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403c1c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c20:	4630      	mov	r0, r6
  403c22:	47a0      	blx	r4
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  403c24:	2300      	movs	r3, #0
  403c26:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403c2a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c2e:	4638      	mov	r0, r7
  403c30:	47a0      	blx	r4
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  403c32:	2300      	movs	r3, #0
  403c34:	f44f 6200 	mov.w	r2, #2048	; 0x800
  403c38:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c3c:	4630      	mov	r0, r6
  403c3e:	47a0      	blx	r4
	pio_configure(LED4_PIO, PIO_OUTPUT_0, LED4_PIO_IDX_MASK, PIO_DEFAULT);
  403c40:	2300      	movs	r3, #0
  403c42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403c46:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c4a:	4638      	mov	r0, r7
  403c4c:	47a0      	blx	r4
	pio_configure(LED5_PIO, PIO_OUTPUT_0, LED5_PIO_IDX_MASK, PIO_DEFAULT);
  403c4e:	2300      	movs	r3, #0
  403c50:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403c54:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c58:	4630      	mov	r0, r6
  403c5a:	47a0      	blx	r4
	pio_configure(LED6_PIO, PIO_OUTPUT_0, LED6_PIO_IDX_MASK, PIO_DEFAULT);
  403c5c:	4d58      	ldr	r5, [pc, #352]	; (403dc0 <io_init+0x1f8>)
  403c5e:	2300      	movs	r3, #0
  403c60:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403c64:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c68:	4628      	mov	r0, r5
  403c6a:	47a0      	blx	r4
	pio_configure(LED7_PIO, PIO_OUTPUT_0, LED7_PIO_IDX_MASK, PIO_DEFAULT);
  403c6c:	2300      	movs	r3, #0
  403c6e:	2240      	movs	r2, #64	; 0x40
  403c70:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c74:	4628      	mov	r0, r5
  403c76:	47a0      	blx	r4
	pio_configure(LED8_PIO, PIO_OUTPUT_0, LED8_PIO_IDX_MASK, PIO_DEFAULT);
  403c78:	2300      	movs	r3, #0
  403c7a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  403c7e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c82:	4628      	mov	r0, r5
  403c84:	47a0      	blx	r4
	pio_configure(LED9_PIO, PIO_OUTPUT_0, LED9_PIO_IDX_MASK, PIO_DEFAULT);
  403c86:	2300      	movs	r3, #0
  403c88:	2210      	movs	r2, #16
  403c8a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c8e:	484d      	ldr	r0, [pc, #308]	; (403dc4 <io_init+0x1fc>)
  403c90:	47a0      	blx	r4
	pio_configure(LED10_PIO, PIO_OUTPUT_0, LED10_PIO_IDX_MASK, PIO_DEFAULT);
  403c92:	2300      	movs	r3, #0
  403c94:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403c98:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403c9c:	4628      	mov	r0, r5
  403c9e:	47a0      	blx	r4
	pio_configure(LED11_PIO, PIO_OUTPUT_0, LED11_PIO_IDX_MASK, PIO_DEFAULT);
  403ca0:	2300      	movs	r3, #0
  403ca2:	2204      	movs	r2, #4
  403ca4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403ca8:	4628      	mov	r0, r5
  403caa:	47a0      	blx	r4
	pio_configure(LED12_PIO, PIO_OUTPUT_0, LED12_PIO_IDX_MASK, PIO_DEFAULT);
  403cac:	2300      	movs	r3, #0
  403cae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403cb2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403cb6:	4630      	mov	r0, r6
  403cb8:	47a0      	blx	r4
	iniciabots(BUT1, but1_callback);
  403cba:	4b43      	ldr	r3, [pc, #268]	; (403dc8 <io_init+0x200>)
  403cbc:	4a43      	ldr	r2, [pc, #268]	; (403dcc <io_init+0x204>)
  403cbe:	9203      	str	r2, [sp, #12]
  403cc0:	f103 0210 	add.w	r2, r3, #16
  403cc4:	ca07      	ldmia	r2, {r0, r1, r2}
  403cc6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403ccc:	4c40      	ldr	r4, [pc, #256]	; (403dd0 <io_init+0x208>)
  403cce:	47a0      	blx	r4
	iniciabots(BUT2, but2_callback);
  403cd0:	4b40      	ldr	r3, [pc, #256]	; (403dd4 <io_init+0x20c>)
  403cd2:	4a41      	ldr	r2, [pc, #260]	; (403dd8 <io_init+0x210>)
  403cd4:	9203      	str	r2, [sp, #12]
  403cd6:	f103 0210 	add.w	r2, r3, #16
  403cda:	ca07      	ldmia	r2, {r0, r1, r2}
  403cdc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403ce0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403ce2:	47a0      	blx	r4
	iniciabots(BUT3, but3_callback);
  403ce4:	4b3d      	ldr	r3, [pc, #244]	; (403ddc <io_init+0x214>)
  403ce6:	4a3e      	ldr	r2, [pc, #248]	; (403de0 <io_init+0x218>)
  403ce8:	9203      	str	r2, [sp, #12]
  403cea:	f103 0210 	add.w	r2, r3, #16
  403cee:	ca07      	ldmia	r2, {r0, r1, r2}
  403cf0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403cf6:	47a0      	blx	r4
	iniciabots(BUT4, but4_callback);
  403cf8:	4b3a      	ldr	r3, [pc, #232]	; (403de4 <io_init+0x21c>)
  403cfa:	4a3b      	ldr	r2, [pc, #236]	; (403de8 <io_init+0x220>)
  403cfc:	9203      	str	r2, [sp, #12]
  403cfe:	f103 0210 	add.w	r2, r3, #16
  403d02:	ca07      	ldmia	r2, {r0, r1, r2}
  403d04:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d0a:	47a0      	blx	r4
	iniciabots(BUT5, but5_callback);
  403d0c:	4b37      	ldr	r3, [pc, #220]	; (403dec <io_init+0x224>)
  403d0e:	4a38      	ldr	r2, [pc, #224]	; (403df0 <io_init+0x228>)
  403d10:	9203      	str	r2, [sp, #12]
  403d12:	f103 0210 	add.w	r2, r3, #16
  403d16:	ca07      	ldmia	r2, {r0, r1, r2}
  403d18:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d1e:	47a0      	blx	r4
	iniciabots(BUT6, but6_callback);
  403d20:	4b34      	ldr	r3, [pc, #208]	; (403df4 <io_init+0x22c>)
  403d22:	4a35      	ldr	r2, [pc, #212]	; (403df8 <io_init+0x230>)
  403d24:	9203      	str	r2, [sp, #12]
  403d26:	f103 0210 	add.w	r2, r3, #16
  403d2a:	ca07      	ldmia	r2, {r0, r1, r2}
  403d2c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d32:	47a0      	blx	r4
	iniciabots(BUT7, but7_callback);
  403d34:	4b31      	ldr	r3, [pc, #196]	; (403dfc <io_init+0x234>)
  403d36:	4a32      	ldr	r2, [pc, #200]	; (403e00 <io_init+0x238>)
  403d38:	9203      	str	r2, [sp, #12]
  403d3a:	f103 0210 	add.w	r2, r3, #16
  403d3e:	ca07      	ldmia	r2, {r0, r1, r2}
  403d40:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d46:	47a0      	blx	r4
	iniciabots(BUT8, but8_callback);
  403d48:	4b2e      	ldr	r3, [pc, #184]	; (403e04 <io_init+0x23c>)
  403d4a:	4a2f      	ldr	r2, [pc, #188]	; (403e08 <io_init+0x240>)
  403d4c:	9203      	str	r2, [sp, #12]
  403d4e:	f103 0210 	add.w	r2, r3, #16
  403d52:	ca07      	ldmia	r2, {r0, r1, r2}
  403d54:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d5a:	47a0      	blx	r4
	iniciabots(BUT9, but9_callback);
  403d5c:	4b2b      	ldr	r3, [pc, #172]	; (403e0c <io_init+0x244>)
  403d5e:	4a2c      	ldr	r2, [pc, #176]	; (403e10 <io_init+0x248>)
  403d60:	9203      	str	r2, [sp, #12]
  403d62:	f103 0210 	add.w	r2, r3, #16
  403d66:	ca07      	ldmia	r2, {r0, r1, r2}
  403d68:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d6e:	47a0      	blx	r4
	iniciabots(BUT10, but10_callback);
  403d70:	4b28      	ldr	r3, [pc, #160]	; (403e14 <io_init+0x24c>)
  403d72:	4a29      	ldr	r2, [pc, #164]	; (403e18 <io_init+0x250>)
  403d74:	9203      	str	r2, [sp, #12]
  403d76:	f103 0210 	add.w	r2, r3, #16
  403d7a:	ca07      	ldmia	r2, {r0, r1, r2}
  403d7c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d82:	47a0      	blx	r4
	iniciabots(BUT11, but11_callback);
  403d84:	4b25      	ldr	r3, [pc, #148]	; (403e1c <io_init+0x254>)
  403d86:	4a26      	ldr	r2, [pc, #152]	; (403e20 <io_init+0x258>)
  403d88:	9203      	str	r2, [sp, #12]
  403d8a:	f103 0210 	add.w	r2, r3, #16
  403d8e:	ca07      	ldmia	r2, {r0, r1, r2}
  403d90:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403d94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d96:	47a0      	blx	r4
	iniciabots(BUT12, but12_callback);
  403d98:	4b22      	ldr	r3, [pc, #136]	; (403e24 <io_init+0x25c>)
  403d9a:	4a23      	ldr	r2, [pc, #140]	; (403e28 <io_init+0x260>)
  403d9c:	9203      	str	r2, [sp, #12]
  403d9e:	f103 0210 	add.w	r2, r3, #16
  403da2:	ca07      	ldmia	r2, {r0, r1, r2}
  403da4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403daa:	47a0      	blx	r4
}
  403dac:	b005      	add	sp, #20
  403dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403db0:	00400c31 	.word	0x00400c31
  403db4:	400e1200 	.word	0x400e1200
  403db8:	0040091d 	.word	0x0040091d
  403dbc:	400e1400 	.word	0x400e1400
  403dc0:	400e0e00 	.word	0x400e0e00
  403dc4:	400e1000 	.word	0x400e1000
  403dc8:	20400014 	.word	0x20400014
  403dcc:	00402da9 	.word	0x00402da9
  403dd0:	004039dd 	.word	0x004039dd
  403dd4:	20400084 	.word	0x20400084
  403dd8:	00402df5 	.word	0x00402df5
  403ddc:	204000a0 	.word	0x204000a0
  403de0:	00402e41 	.word	0x00402e41
  403de4:	204000bc 	.word	0x204000bc
  403de8:	00402e8d 	.word	0x00402e8d
  403dec:	204000d8 	.word	0x204000d8
  403df0:	00402ed9 	.word	0x00402ed9
  403df4:	204000f4 	.word	0x204000f4
  403df8:	00402f25 	.word	0x00402f25
  403dfc:	20400110 	.word	0x20400110
  403e00:	00402f71 	.word	0x00402f71
  403e04:	2040012c 	.word	0x2040012c
  403e08:	00402fb9 	.word	0x00402fb9
  403e0c:	20400148 	.word	0x20400148
  403e10:	00403005 	.word	0x00403005
  403e14:	20400030 	.word	0x20400030
  403e18:	0040304d 	.word	0x0040304d
  403e1c:	2040004c 	.word	0x2040004c
  403e20:	00403099 	.word	0x00403099
  403e24:	20400068 	.word	0x20400068
  403e28:	004030e1 	.word	0x004030e1

00403e2c <task_bluetooth>:
void task_bluetooth(void){
  403e2c:	b508      	push	{r3, lr}
  printf("Bluetooth initializing \n");
  403e2e:	4806      	ldr	r0, [pc, #24]	; (403e48 <task_bluetooth+0x1c>)
  403e30:	4b06      	ldr	r3, [pc, #24]	; (403e4c <task_bluetooth+0x20>)
  403e32:	4798      	blx	r3
  hc05_config_server();
  403e34:	4b06      	ldr	r3, [pc, #24]	; (403e50 <task_bluetooth+0x24>)
  403e36:	4798      	blx	r3
  hc05_server_init();
  403e38:	4b06      	ldr	r3, [pc, #24]	; (403e54 <task_bluetooth+0x28>)
  403e3a:	4798      	blx	r3
  io_init();
  403e3c:	4b06      	ldr	r3, [pc, #24]	; (403e58 <task_bluetooth+0x2c>)
  403e3e:	4798      	blx	r3
  led();	
  403e40:	4b06      	ldr	r3, [pc, #24]	; (403e5c <task_bluetooth+0x30>)
  403e42:	4798      	blx	r3
  403e44:	e7fe      	b.n	403e44 <task_bluetooth+0x18>
  403e46:	bf00      	nop
  403e48:	0040a5c8 	.word	0x0040a5c8
  403e4c:	0040488d 	.word	0x0040488d
  403e50:	004038e1 	.word	0x004038e1
  403e54:	00403965 	.word	0x00403965
  403e58:	00403bc9 	.word	0x00403bc9
  403e5c:	00403a75 	.word	0x00403a75

00403e60 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void){
  403e60:	b500      	push	{lr}
  403e62:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403e64:	4b30      	ldr	r3, [pc, #192]	; (403f28 <main+0xc8>)
  403e66:	4798      	blx	r3
	board_init();
  403e68:	4b30      	ldr	r3, [pc, #192]	; (403f2c <main+0xcc>)
  403e6a:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403e6c:	4d30      	ldr	r5, [pc, #192]	; (403f30 <main+0xd0>)
  403e6e:	4b31      	ldr	r3, [pc, #196]	; (403f34 <main+0xd4>)
  403e70:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403e72:	4a31      	ldr	r2, [pc, #196]	; (403f38 <main+0xd8>)
  403e74:	4b31      	ldr	r3, [pc, #196]	; (403f3c <main+0xdc>)
  403e76:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403e78:	4a31      	ldr	r2, [pc, #196]	; (403f40 <main+0xe0>)
  403e7a:	4b32      	ldr	r3, [pc, #200]	; (403f44 <main+0xe4>)
  403e7c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403e7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403e82:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403e84:	23c0      	movs	r3, #192	; 0xc0
  403e86:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403e88:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403e8c:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403e8e:	2400      	movs	r4, #0
  403e90:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403e92:	9408      	str	r4, [sp, #32]
  403e94:	200e      	movs	r0, #14
  403e96:	4b2c      	ldr	r3, [pc, #176]	; (403f48 <main+0xe8>)
  403e98:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403e9a:	4a2c      	ldr	r2, [pc, #176]	; (403f4c <main+0xec>)
  403e9c:	a904      	add	r1, sp, #16
  403e9e:	4628      	mov	r0, r5
  403ea0:	4b2b      	ldr	r3, [pc, #172]	; (403f50 <main+0xf0>)
  403ea2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403ea4:	4628      	mov	r0, r5
  403ea6:	4b2b      	ldr	r3, [pc, #172]	; (403f54 <main+0xf4>)
  403ea8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403eaa:	4628      	mov	r0, r5
  403eac:	4b2a      	ldr	r3, [pc, #168]	; (403f58 <main+0xf8>)
  403eae:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403eb0:	4e2a      	ldr	r6, [pc, #168]	; (403f5c <main+0xfc>)
  403eb2:	6833      	ldr	r3, [r6, #0]
  403eb4:	4621      	mov	r1, r4
  403eb6:	6898      	ldr	r0, [r3, #8]
  403eb8:	4d29      	ldr	r5, [pc, #164]	; (403f60 <main+0x100>)
  403eba:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403ebc:	6833      	ldr	r3, [r6, #0]
  403ebe:	4621      	mov	r1, r4
  403ec0:	6858      	ldr	r0, [r3, #4]
  403ec2:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403ec4:	6833      	ldr	r3, [r6, #0]
  403ec6:	4621      	mov	r1, r4
  403ec8:	6898      	ldr	r0, [r3, #8]
  403eca:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	/* Create task to make led blink */
	xTaskCreate(task_bluetooth, "BLT", TASK_PROCESS_STACK_SIZE, NULL,	TASK_PROCESS_STACK_PRIORITY, NULL);
  403ecc:	9403      	str	r4, [sp, #12]
  403ece:	9402      	str	r4, [sp, #8]
  403ed0:	9401      	str	r4, [sp, #4]
  403ed2:	9400      	str	r4, [sp, #0]
  403ed4:	4623      	mov	r3, r4
  403ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  403eda:	4922      	ldr	r1, [pc, #136]	; (403f64 <main+0x104>)
  403edc:	4822      	ldr	r0, [pc, #136]	; (403f68 <main+0x108>)
  403ede:	4d23      	ldr	r5, [pc, #140]	; (403f6c <main+0x10c>)
  403ee0:	47a8      	blx	r5
  
	if (xTaskCreate(task_slider, "slider", TASK_SLIDER_STACK_SIZE, NULL, TASK_SLIDER_STACK_PRIORITY, NULL) != pdPASS) {
  403ee2:	9403      	str	r4, [sp, #12]
  403ee4:	9402      	str	r4, [sp, #8]
  403ee6:	9401      	str	r4, [sp, #4]
  403ee8:	9400      	str	r4, [sp, #0]
  403eea:	4623      	mov	r3, r4
  403eec:	f44f 7200 	mov.w	r2, #512	; 0x200
  403ef0:	491f      	ldr	r1, [pc, #124]	; (403f70 <main+0x110>)
  403ef2:	4820      	ldr	r0, [pc, #128]	; (403f74 <main+0x114>)
  403ef4:	47a8      	blx	r5
  403ef6:	2801      	cmp	r0, #1
  403ef8:	d002      	beq.n	403f00 <main+0xa0>
		printf("Failed to create test slider task\r\n");
  403efa:	481f      	ldr	r0, [pc, #124]	; (403f78 <main+0x118>)
  403efc:	4b1f      	ldr	r3, [pc, #124]	; (403f7c <main+0x11c>)
  403efe:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_botoes, "botoes", TASK_BOTOES_STACK_SIZE, NULL, TASK_BOTOES_STACK_PRIORITY, NULL) != pdPASS) {
  403f00:	2300      	movs	r3, #0
  403f02:	9303      	str	r3, [sp, #12]
  403f04:	9302      	str	r3, [sp, #8]
  403f06:	9301      	str	r3, [sp, #4]
  403f08:	9300      	str	r3, [sp, #0]
  403f0a:	f44f 7200 	mov.w	r2, #512	; 0x200
  403f0e:	491c      	ldr	r1, [pc, #112]	; (403f80 <main+0x120>)
  403f10:	481c      	ldr	r0, [pc, #112]	; (403f84 <main+0x124>)
  403f12:	4c16      	ldr	r4, [pc, #88]	; (403f6c <main+0x10c>)
  403f14:	47a0      	blx	r4
  403f16:	2801      	cmp	r0, #1
  403f18:	d002      	beq.n	403f20 <main+0xc0>
		printf("Failed to create test boT task\r\n");
  403f1a:	481b      	ldr	r0, [pc, #108]	; (403f88 <main+0x128>)
  403f1c:	4b17      	ldr	r3, [pc, #92]	; (403f7c <main+0x11c>)
  403f1e:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  403f20:	4b1a      	ldr	r3, [pc, #104]	; (403f8c <main+0x12c>)
  403f22:	4798      	blx	r3
  403f24:	e7fe      	b.n	403f24 <main+0xc4>
  403f26:	bf00      	nop
  403f28:	004001ad 	.word	0x004001ad
  403f2c:	00400381 	.word	0x00400381
  403f30:	40028000 	.word	0x40028000
  403f34:	20400ec0 	.word	0x20400ec0
  403f38:	0040312d 	.word	0x0040312d
  403f3c:	20400ebc 	.word	0x20400ebc
  403f40:	00403239 	.word	0x00403239
  403f44:	20400eb8 	.word	0x20400eb8
  403f48:	00400c31 	.word	0x00400c31
  403f4c:	08f0d180 	.word	0x08f0d180
  403f50:	00400d2d 	.word	0x00400d2d
  403f54:	00400d81 	.word	0x00400d81
  403f58:	00400d87 	.word	0x00400d87
  403f5c:	20400164 	.word	0x20400164
  403f60:	00405041 	.word	0x00405041
  403f64:	0040a56c 	.word	0x0040a56c
  403f68:	00403e2d 	.word	0x00403e2d
  403f6c:	00401e01 	.word	0x00401e01
  403f70:	0040a570 	.word	0x0040a570
  403f74:	00403429 	.word	0x00403429
  403f78:	0040a578 	.word	0x0040a578
  403f7c:	0040488d 	.word	0x0040488d
  403f80:	0040a59c 	.word	0x0040a59c
  403f84:	004036c1 	.word	0x004036c1
  403f88:	0040a5a4 	.word	0x0040a5a4
  403f8c:	00402035 	.word	0x00402035

00403f90 <__aeabi_drsub>:
  403f90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403f94:	e002      	b.n	403f9c <__adddf3>
  403f96:	bf00      	nop

00403f98 <__aeabi_dsub>:
  403f98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403f9c <__adddf3>:
  403f9c:	b530      	push	{r4, r5, lr}
  403f9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403fa2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403fa6:	ea94 0f05 	teq	r4, r5
  403faa:	bf08      	it	eq
  403fac:	ea90 0f02 	teqeq	r0, r2
  403fb0:	bf1f      	itttt	ne
  403fb2:	ea54 0c00 	orrsne.w	ip, r4, r0
  403fb6:	ea55 0c02 	orrsne.w	ip, r5, r2
  403fba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403fbe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403fc2:	f000 80e2 	beq.w	40418a <__adddf3+0x1ee>
  403fc6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403fca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403fce:	bfb8      	it	lt
  403fd0:	426d      	neglt	r5, r5
  403fd2:	dd0c      	ble.n	403fee <__adddf3+0x52>
  403fd4:	442c      	add	r4, r5
  403fd6:	ea80 0202 	eor.w	r2, r0, r2
  403fda:	ea81 0303 	eor.w	r3, r1, r3
  403fde:	ea82 0000 	eor.w	r0, r2, r0
  403fe2:	ea83 0101 	eor.w	r1, r3, r1
  403fe6:	ea80 0202 	eor.w	r2, r0, r2
  403fea:	ea81 0303 	eor.w	r3, r1, r3
  403fee:	2d36      	cmp	r5, #54	; 0x36
  403ff0:	bf88      	it	hi
  403ff2:	bd30      	pophi	{r4, r5, pc}
  403ff4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403ff8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403ffc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404000:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404004:	d002      	beq.n	40400c <__adddf3+0x70>
  404006:	4240      	negs	r0, r0
  404008:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40400c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404010:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404014:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404018:	d002      	beq.n	404020 <__adddf3+0x84>
  40401a:	4252      	negs	r2, r2
  40401c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404020:	ea94 0f05 	teq	r4, r5
  404024:	f000 80a7 	beq.w	404176 <__adddf3+0x1da>
  404028:	f1a4 0401 	sub.w	r4, r4, #1
  40402c:	f1d5 0e20 	rsbs	lr, r5, #32
  404030:	db0d      	blt.n	40404e <__adddf3+0xb2>
  404032:	fa02 fc0e 	lsl.w	ip, r2, lr
  404036:	fa22 f205 	lsr.w	r2, r2, r5
  40403a:	1880      	adds	r0, r0, r2
  40403c:	f141 0100 	adc.w	r1, r1, #0
  404040:	fa03 f20e 	lsl.w	r2, r3, lr
  404044:	1880      	adds	r0, r0, r2
  404046:	fa43 f305 	asr.w	r3, r3, r5
  40404a:	4159      	adcs	r1, r3
  40404c:	e00e      	b.n	40406c <__adddf3+0xd0>
  40404e:	f1a5 0520 	sub.w	r5, r5, #32
  404052:	f10e 0e20 	add.w	lr, lr, #32
  404056:	2a01      	cmp	r2, #1
  404058:	fa03 fc0e 	lsl.w	ip, r3, lr
  40405c:	bf28      	it	cs
  40405e:	f04c 0c02 	orrcs.w	ip, ip, #2
  404062:	fa43 f305 	asr.w	r3, r3, r5
  404066:	18c0      	adds	r0, r0, r3
  404068:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40406c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404070:	d507      	bpl.n	404082 <__adddf3+0xe6>
  404072:	f04f 0e00 	mov.w	lr, #0
  404076:	f1dc 0c00 	rsbs	ip, ip, #0
  40407a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40407e:	eb6e 0101 	sbc.w	r1, lr, r1
  404082:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404086:	d31b      	bcc.n	4040c0 <__adddf3+0x124>
  404088:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40408c:	d30c      	bcc.n	4040a8 <__adddf3+0x10c>
  40408e:	0849      	lsrs	r1, r1, #1
  404090:	ea5f 0030 	movs.w	r0, r0, rrx
  404094:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404098:	f104 0401 	add.w	r4, r4, #1
  40409c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4040a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4040a4:	f080 809a 	bcs.w	4041dc <__adddf3+0x240>
  4040a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4040ac:	bf08      	it	eq
  4040ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040b2:	f150 0000 	adcs.w	r0, r0, #0
  4040b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040ba:	ea41 0105 	orr.w	r1, r1, r5
  4040be:	bd30      	pop	{r4, r5, pc}
  4040c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4040c4:	4140      	adcs	r0, r0
  4040c6:	eb41 0101 	adc.w	r1, r1, r1
  4040ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040ce:	f1a4 0401 	sub.w	r4, r4, #1
  4040d2:	d1e9      	bne.n	4040a8 <__adddf3+0x10c>
  4040d4:	f091 0f00 	teq	r1, #0
  4040d8:	bf04      	itt	eq
  4040da:	4601      	moveq	r1, r0
  4040dc:	2000      	moveq	r0, #0
  4040de:	fab1 f381 	clz	r3, r1
  4040e2:	bf08      	it	eq
  4040e4:	3320      	addeq	r3, #32
  4040e6:	f1a3 030b 	sub.w	r3, r3, #11
  4040ea:	f1b3 0220 	subs.w	r2, r3, #32
  4040ee:	da0c      	bge.n	40410a <__adddf3+0x16e>
  4040f0:	320c      	adds	r2, #12
  4040f2:	dd08      	ble.n	404106 <__adddf3+0x16a>
  4040f4:	f102 0c14 	add.w	ip, r2, #20
  4040f8:	f1c2 020c 	rsb	r2, r2, #12
  4040fc:	fa01 f00c 	lsl.w	r0, r1, ip
  404100:	fa21 f102 	lsr.w	r1, r1, r2
  404104:	e00c      	b.n	404120 <__adddf3+0x184>
  404106:	f102 0214 	add.w	r2, r2, #20
  40410a:	bfd8      	it	le
  40410c:	f1c2 0c20 	rsble	ip, r2, #32
  404110:	fa01 f102 	lsl.w	r1, r1, r2
  404114:	fa20 fc0c 	lsr.w	ip, r0, ip
  404118:	bfdc      	itt	le
  40411a:	ea41 010c 	orrle.w	r1, r1, ip
  40411e:	4090      	lslle	r0, r2
  404120:	1ae4      	subs	r4, r4, r3
  404122:	bfa2      	ittt	ge
  404124:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404128:	4329      	orrge	r1, r5
  40412a:	bd30      	popge	{r4, r5, pc}
  40412c:	ea6f 0404 	mvn.w	r4, r4
  404130:	3c1f      	subs	r4, #31
  404132:	da1c      	bge.n	40416e <__adddf3+0x1d2>
  404134:	340c      	adds	r4, #12
  404136:	dc0e      	bgt.n	404156 <__adddf3+0x1ba>
  404138:	f104 0414 	add.w	r4, r4, #20
  40413c:	f1c4 0220 	rsb	r2, r4, #32
  404140:	fa20 f004 	lsr.w	r0, r0, r4
  404144:	fa01 f302 	lsl.w	r3, r1, r2
  404148:	ea40 0003 	orr.w	r0, r0, r3
  40414c:	fa21 f304 	lsr.w	r3, r1, r4
  404150:	ea45 0103 	orr.w	r1, r5, r3
  404154:	bd30      	pop	{r4, r5, pc}
  404156:	f1c4 040c 	rsb	r4, r4, #12
  40415a:	f1c4 0220 	rsb	r2, r4, #32
  40415e:	fa20 f002 	lsr.w	r0, r0, r2
  404162:	fa01 f304 	lsl.w	r3, r1, r4
  404166:	ea40 0003 	orr.w	r0, r0, r3
  40416a:	4629      	mov	r1, r5
  40416c:	bd30      	pop	{r4, r5, pc}
  40416e:	fa21 f004 	lsr.w	r0, r1, r4
  404172:	4629      	mov	r1, r5
  404174:	bd30      	pop	{r4, r5, pc}
  404176:	f094 0f00 	teq	r4, #0
  40417a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40417e:	bf06      	itte	eq
  404180:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404184:	3401      	addeq	r4, #1
  404186:	3d01      	subne	r5, #1
  404188:	e74e      	b.n	404028 <__adddf3+0x8c>
  40418a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40418e:	bf18      	it	ne
  404190:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404194:	d029      	beq.n	4041ea <__adddf3+0x24e>
  404196:	ea94 0f05 	teq	r4, r5
  40419a:	bf08      	it	eq
  40419c:	ea90 0f02 	teqeq	r0, r2
  4041a0:	d005      	beq.n	4041ae <__adddf3+0x212>
  4041a2:	ea54 0c00 	orrs.w	ip, r4, r0
  4041a6:	bf04      	itt	eq
  4041a8:	4619      	moveq	r1, r3
  4041aa:	4610      	moveq	r0, r2
  4041ac:	bd30      	pop	{r4, r5, pc}
  4041ae:	ea91 0f03 	teq	r1, r3
  4041b2:	bf1e      	ittt	ne
  4041b4:	2100      	movne	r1, #0
  4041b6:	2000      	movne	r0, #0
  4041b8:	bd30      	popne	{r4, r5, pc}
  4041ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4041be:	d105      	bne.n	4041cc <__adddf3+0x230>
  4041c0:	0040      	lsls	r0, r0, #1
  4041c2:	4149      	adcs	r1, r1
  4041c4:	bf28      	it	cs
  4041c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4041ca:	bd30      	pop	{r4, r5, pc}
  4041cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4041d0:	bf3c      	itt	cc
  4041d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4041d6:	bd30      	popcc	{r4, r5, pc}
  4041d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4041dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4041e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4041e4:	f04f 0000 	mov.w	r0, #0
  4041e8:	bd30      	pop	{r4, r5, pc}
  4041ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041ee:	bf1a      	itte	ne
  4041f0:	4619      	movne	r1, r3
  4041f2:	4610      	movne	r0, r2
  4041f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4041f8:	bf1c      	itt	ne
  4041fa:	460b      	movne	r3, r1
  4041fc:	4602      	movne	r2, r0
  4041fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404202:	bf06      	itte	eq
  404204:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404208:	ea91 0f03 	teqeq	r1, r3
  40420c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404210:	bd30      	pop	{r4, r5, pc}
  404212:	bf00      	nop

00404214 <__aeabi_ui2d>:
  404214:	f090 0f00 	teq	r0, #0
  404218:	bf04      	itt	eq
  40421a:	2100      	moveq	r1, #0
  40421c:	4770      	bxeq	lr
  40421e:	b530      	push	{r4, r5, lr}
  404220:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404224:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404228:	f04f 0500 	mov.w	r5, #0
  40422c:	f04f 0100 	mov.w	r1, #0
  404230:	e750      	b.n	4040d4 <__adddf3+0x138>
  404232:	bf00      	nop

00404234 <__aeabi_i2d>:
  404234:	f090 0f00 	teq	r0, #0
  404238:	bf04      	itt	eq
  40423a:	2100      	moveq	r1, #0
  40423c:	4770      	bxeq	lr
  40423e:	b530      	push	{r4, r5, lr}
  404240:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404244:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404248:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40424c:	bf48      	it	mi
  40424e:	4240      	negmi	r0, r0
  404250:	f04f 0100 	mov.w	r1, #0
  404254:	e73e      	b.n	4040d4 <__adddf3+0x138>
  404256:	bf00      	nop

00404258 <__aeabi_f2d>:
  404258:	0042      	lsls	r2, r0, #1
  40425a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40425e:	ea4f 0131 	mov.w	r1, r1, rrx
  404262:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404266:	bf1f      	itttt	ne
  404268:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40426c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404270:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404274:	4770      	bxne	lr
  404276:	f092 0f00 	teq	r2, #0
  40427a:	bf14      	ite	ne
  40427c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404280:	4770      	bxeq	lr
  404282:	b530      	push	{r4, r5, lr}
  404284:	f44f 7460 	mov.w	r4, #896	; 0x380
  404288:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40428c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404290:	e720      	b.n	4040d4 <__adddf3+0x138>
  404292:	bf00      	nop

00404294 <__aeabi_ul2d>:
  404294:	ea50 0201 	orrs.w	r2, r0, r1
  404298:	bf08      	it	eq
  40429a:	4770      	bxeq	lr
  40429c:	b530      	push	{r4, r5, lr}
  40429e:	f04f 0500 	mov.w	r5, #0
  4042a2:	e00a      	b.n	4042ba <__aeabi_l2d+0x16>

004042a4 <__aeabi_l2d>:
  4042a4:	ea50 0201 	orrs.w	r2, r0, r1
  4042a8:	bf08      	it	eq
  4042aa:	4770      	bxeq	lr
  4042ac:	b530      	push	{r4, r5, lr}
  4042ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4042b2:	d502      	bpl.n	4042ba <__aeabi_l2d+0x16>
  4042b4:	4240      	negs	r0, r0
  4042b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4042ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4042be:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4042c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4042c6:	f43f aedc 	beq.w	404082 <__adddf3+0xe6>
  4042ca:	f04f 0203 	mov.w	r2, #3
  4042ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042d2:	bf18      	it	ne
  4042d4:	3203      	addne	r2, #3
  4042d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042da:	bf18      	it	ne
  4042dc:	3203      	addne	r2, #3
  4042de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4042e2:	f1c2 0320 	rsb	r3, r2, #32
  4042e6:	fa00 fc03 	lsl.w	ip, r0, r3
  4042ea:	fa20 f002 	lsr.w	r0, r0, r2
  4042ee:	fa01 fe03 	lsl.w	lr, r1, r3
  4042f2:	ea40 000e 	orr.w	r0, r0, lr
  4042f6:	fa21 f102 	lsr.w	r1, r1, r2
  4042fa:	4414      	add	r4, r2
  4042fc:	e6c1      	b.n	404082 <__adddf3+0xe6>
  4042fe:	bf00      	nop

00404300 <__aeabi_dmul>:
  404300:	b570      	push	{r4, r5, r6, lr}
  404302:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404306:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40430a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40430e:	bf1d      	ittte	ne
  404310:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404314:	ea94 0f0c 	teqne	r4, ip
  404318:	ea95 0f0c 	teqne	r5, ip
  40431c:	f000 f8de 	bleq	4044dc <__aeabi_dmul+0x1dc>
  404320:	442c      	add	r4, r5
  404322:	ea81 0603 	eor.w	r6, r1, r3
  404326:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40432a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40432e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404332:	bf18      	it	ne
  404334:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404338:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40433c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404340:	d038      	beq.n	4043b4 <__aeabi_dmul+0xb4>
  404342:	fba0 ce02 	umull	ip, lr, r0, r2
  404346:	f04f 0500 	mov.w	r5, #0
  40434a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40434e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404352:	fbe0 e503 	umlal	lr, r5, r0, r3
  404356:	f04f 0600 	mov.w	r6, #0
  40435a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40435e:	f09c 0f00 	teq	ip, #0
  404362:	bf18      	it	ne
  404364:	f04e 0e01 	orrne.w	lr, lr, #1
  404368:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40436c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404370:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404374:	d204      	bcs.n	404380 <__aeabi_dmul+0x80>
  404376:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40437a:	416d      	adcs	r5, r5
  40437c:	eb46 0606 	adc.w	r6, r6, r6
  404380:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404384:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404388:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40438c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404390:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404394:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404398:	bf88      	it	hi
  40439a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40439e:	d81e      	bhi.n	4043de <__aeabi_dmul+0xde>
  4043a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4043a4:	bf08      	it	eq
  4043a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4043aa:	f150 0000 	adcs.w	r0, r0, #0
  4043ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043b2:	bd70      	pop	{r4, r5, r6, pc}
  4043b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4043b8:	ea46 0101 	orr.w	r1, r6, r1
  4043bc:	ea40 0002 	orr.w	r0, r0, r2
  4043c0:	ea81 0103 	eor.w	r1, r1, r3
  4043c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4043c8:	bfc2      	ittt	gt
  4043ca:	ebd4 050c 	rsbsgt	r5, r4, ip
  4043ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4043d2:	bd70      	popgt	{r4, r5, r6, pc}
  4043d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4043d8:	f04f 0e00 	mov.w	lr, #0
  4043dc:	3c01      	subs	r4, #1
  4043de:	f300 80ab 	bgt.w	404538 <__aeabi_dmul+0x238>
  4043e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4043e6:	bfde      	ittt	le
  4043e8:	2000      	movle	r0, #0
  4043ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4043ee:	bd70      	pople	{r4, r5, r6, pc}
  4043f0:	f1c4 0400 	rsb	r4, r4, #0
  4043f4:	3c20      	subs	r4, #32
  4043f6:	da35      	bge.n	404464 <__aeabi_dmul+0x164>
  4043f8:	340c      	adds	r4, #12
  4043fa:	dc1b      	bgt.n	404434 <__aeabi_dmul+0x134>
  4043fc:	f104 0414 	add.w	r4, r4, #20
  404400:	f1c4 0520 	rsb	r5, r4, #32
  404404:	fa00 f305 	lsl.w	r3, r0, r5
  404408:	fa20 f004 	lsr.w	r0, r0, r4
  40440c:	fa01 f205 	lsl.w	r2, r1, r5
  404410:	ea40 0002 	orr.w	r0, r0, r2
  404414:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404418:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40441c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404420:	fa21 f604 	lsr.w	r6, r1, r4
  404424:	eb42 0106 	adc.w	r1, r2, r6
  404428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40442c:	bf08      	it	eq
  40442e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404432:	bd70      	pop	{r4, r5, r6, pc}
  404434:	f1c4 040c 	rsb	r4, r4, #12
  404438:	f1c4 0520 	rsb	r5, r4, #32
  40443c:	fa00 f304 	lsl.w	r3, r0, r4
  404440:	fa20 f005 	lsr.w	r0, r0, r5
  404444:	fa01 f204 	lsl.w	r2, r1, r4
  404448:	ea40 0002 	orr.w	r0, r0, r2
  40444c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404450:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404454:	f141 0100 	adc.w	r1, r1, #0
  404458:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40445c:	bf08      	it	eq
  40445e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404462:	bd70      	pop	{r4, r5, r6, pc}
  404464:	f1c4 0520 	rsb	r5, r4, #32
  404468:	fa00 f205 	lsl.w	r2, r0, r5
  40446c:	ea4e 0e02 	orr.w	lr, lr, r2
  404470:	fa20 f304 	lsr.w	r3, r0, r4
  404474:	fa01 f205 	lsl.w	r2, r1, r5
  404478:	ea43 0302 	orr.w	r3, r3, r2
  40447c:	fa21 f004 	lsr.w	r0, r1, r4
  404480:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404484:	fa21 f204 	lsr.w	r2, r1, r4
  404488:	ea20 0002 	bic.w	r0, r0, r2
  40448c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404490:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404494:	bf08      	it	eq
  404496:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40449a:	bd70      	pop	{r4, r5, r6, pc}
  40449c:	f094 0f00 	teq	r4, #0
  4044a0:	d10f      	bne.n	4044c2 <__aeabi_dmul+0x1c2>
  4044a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4044a6:	0040      	lsls	r0, r0, #1
  4044a8:	eb41 0101 	adc.w	r1, r1, r1
  4044ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4044b0:	bf08      	it	eq
  4044b2:	3c01      	subeq	r4, #1
  4044b4:	d0f7      	beq.n	4044a6 <__aeabi_dmul+0x1a6>
  4044b6:	ea41 0106 	orr.w	r1, r1, r6
  4044ba:	f095 0f00 	teq	r5, #0
  4044be:	bf18      	it	ne
  4044c0:	4770      	bxne	lr
  4044c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4044c6:	0052      	lsls	r2, r2, #1
  4044c8:	eb43 0303 	adc.w	r3, r3, r3
  4044cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4044d0:	bf08      	it	eq
  4044d2:	3d01      	subeq	r5, #1
  4044d4:	d0f7      	beq.n	4044c6 <__aeabi_dmul+0x1c6>
  4044d6:	ea43 0306 	orr.w	r3, r3, r6
  4044da:	4770      	bx	lr
  4044dc:	ea94 0f0c 	teq	r4, ip
  4044e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4044e4:	bf18      	it	ne
  4044e6:	ea95 0f0c 	teqne	r5, ip
  4044ea:	d00c      	beq.n	404506 <__aeabi_dmul+0x206>
  4044ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4044f0:	bf18      	it	ne
  4044f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4044f6:	d1d1      	bne.n	40449c <__aeabi_dmul+0x19c>
  4044f8:	ea81 0103 	eor.w	r1, r1, r3
  4044fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404500:	f04f 0000 	mov.w	r0, #0
  404504:	bd70      	pop	{r4, r5, r6, pc}
  404506:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40450a:	bf06      	itte	eq
  40450c:	4610      	moveq	r0, r2
  40450e:	4619      	moveq	r1, r3
  404510:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404514:	d019      	beq.n	40454a <__aeabi_dmul+0x24a>
  404516:	ea94 0f0c 	teq	r4, ip
  40451a:	d102      	bne.n	404522 <__aeabi_dmul+0x222>
  40451c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404520:	d113      	bne.n	40454a <__aeabi_dmul+0x24a>
  404522:	ea95 0f0c 	teq	r5, ip
  404526:	d105      	bne.n	404534 <__aeabi_dmul+0x234>
  404528:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40452c:	bf1c      	itt	ne
  40452e:	4610      	movne	r0, r2
  404530:	4619      	movne	r1, r3
  404532:	d10a      	bne.n	40454a <__aeabi_dmul+0x24a>
  404534:	ea81 0103 	eor.w	r1, r1, r3
  404538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40453c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404544:	f04f 0000 	mov.w	r0, #0
  404548:	bd70      	pop	{r4, r5, r6, pc}
  40454a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40454e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404552:	bd70      	pop	{r4, r5, r6, pc}

00404554 <__aeabi_ddiv>:
  404554:	b570      	push	{r4, r5, r6, lr}
  404556:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40455a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40455e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404562:	bf1d      	ittte	ne
  404564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404568:	ea94 0f0c 	teqne	r4, ip
  40456c:	ea95 0f0c 	teqne	r5, ip
  404570:	f000 f8a7 	bleq	4046c2 <__aeabi_ddiv+0x16e>
  404574:	eba4 0405 	sub.w	r4, r4, r5
  404578:	ea81 0e03 	eor.w	lr, r1, r3
  40457c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404580:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404584:	f000 8088 	beq.w	404698 <__aeabi_ddiv+0x144>
  404588:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40458c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404590:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404594:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404598:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40459c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4045a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4045a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4045a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4045ac:	429d      	cmp	r5, r3
  4045ae:	bf08      	it	eq
  4045b0:	4296      	cmpeq	r6, r2
  4045b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4045b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4045ba:	d202      	bcs.n	4045c2 <__aeabi_ddiv+0x6e>
  4045bc:	085b      	lsrs	r3, r3, #1
  4045be:	ea4f 0232 	mov.w	r2, r2, rrx
  4045c2:	1ab6      	subs	r6, r6, r2
  4045c4:	eb65 0503 	sbc.w	r5, r5, r3
  4045c8:	085b      	lsrs	r3, r3, #1
  4045ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4045ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4045d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4045d6:	ebb6 0e02 	subs.w	lr, r6, r2
  4045da:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045de:	bf22      	ittt	cs
  4045e0:	1ab6      	subcs	r6, r6, r2
  4045e2:	4675      	movcs	r5, lr
  4045e4:	ea40 000c 	orrcs.w	r0, r0, ip
  4045e8:	085b      	lsrs	r3, r3, #1
  4045ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4045ee:	ebb6 0e02 	subs.w	lr, r6, r2
  4045f2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045f6:	bf22      	ittt	cs
  4045f8:	1ab6      	subcs	r6, r6, r2
  4045fa:	4675      	movcs	r5, lr
  4045fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404600:	085b      	lsrs	r3, r3, #1
  404602:	ea4f 0232 	mov.w	r2, r2, rrx
  404606:	ebb6 0e02 	subs.w	lr, r6, r2
  40460a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40460e:	bf22      	ittt	cs
  404610:	1ab6      	subcs	r6, r6, r2
  404612:	4675      	movcs	r5, lr
  404614:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404618:	085b      	lsrs	r3, r3, #1
  40461a:	ea4f 0232 	mov.w	r2, r2, rrx
  40461e:	ebb6 0e02 	subs.w	lr, r6, r2
  404622:	eb75 0e03 	sbcs.w	lr, r5, r3
  404626:	bf22      	ittt	cs
  404628:	1ab6      	subcs	r6, r6, r2
  40462a:	4675      	movcs	r5, lr
  40462c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404630:	ea55 0e06 	orrs.w	lr, r5, r6
  404634:	d018      	beq.n	404668 <__aeabi_ddiv+0x114>
  404636:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40463a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40463e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404642:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404646:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40464a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40464e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404652:	d1c0      	bne.n	4045d6 <__aeabi_ddiv+0x82>
  404654:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404658:	d10b      	bne.n	404672 <__aeabi_ddiv+0x11e>
  40465a:	ea41 0100 	orr.w	r1, r1, r0
  40465e:	f04f 0000 	mov.w	r0, #0
  404662:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404666:	e7b6      	b.n	4045d6 <__aeabi_ddiv+0x82>
  404668:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40466c:	bf04      	itt	eq
  40466e:	4301      	orreq	r1, r0
  404670:	2000      	moveq	r0, #0
  404672:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404676:	bf88      	it	hi
  404678:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40467c:	f63f aeaf 	bhi.w	4043de <__aeabi_dmul+0xde>
  404680:	ebb5 0c03 	subs.w	ip, r5, r3
  404684:	bf04      	itt	eq
  404686:	ebb6 0c02 	subseq.w	ip, r6, r2
  40468a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40468e:	f150 0000 	adcs.w	r0, r0, #0
  404692:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404696:	bd70      	pop	{r4, r5, r6, pc}
  404698:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40469c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4046a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4046a4:	bfc2      	ittt	gt
  4046a6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4046aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4046ae:	bd70      	popgt	{r4, r5, r6, pc}
  4046b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4046b4:	f04f 0e00 	mov.w	lr, #0
  4046b8:	3c01      	subs	r4, #1
  4046ba:	e690      	b.n	4043de <__aeabi_dmul+0xde>
  4046bc:	ea45 0e06 	orr.w	lr, r5, r6
  4046c0:	e68d      	b.n	4043de <__aeabi_dmul+0xde>
  4046c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4046c6:	ea94 0f0c 	teq	r4, ip
  4046ca:	bf08      	it	eq
  4046cc:	ea95 0f0c 	teqeq	r5, ip
  4046d0:	f43f af3b 	beq.w	40454a <__aeabi_dmul+0x24a>
  4046d4:	ea94 0f0c 	teq	r4, ip
  4046d8:	d10a      	bne.n	4046f0 <__aeabi_ddiv+0x19c>
  4046da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4046de:	f47f af34 	bne.w	40454a <__aeabi_dmul+0x24a>
  4046e2:	ea95 0f0c 	teq	r5, ip
  4046e6:	f47f af25 	bne.w	404534 <__aeabi_dmul+0x234>
  4046ea:	4610      	mov	r0, r2
  4046ec:	4619      	mov	r1, r3
  4046ee:	e72c      	b.n	40454a <__aeabi_dmul+0x24a>
  4046f0:	ea95 0f0c 	teq	r5, ip
  4046f4:	d106      	bne.n	404704 <__aeabi_ddiv+0x1b0>
  4046f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4046fa:	f43f aefd 	beq.w	4044f8 <__aeabi_dmul+0x1f8>
  4046fe:	4610      	mov	r0, r2
  404700:	4619      	mov	r1, r3
  404702:	e722      	b.n	40454a <__aeabi_dmul+0x24a>
  404704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404708:	bf18      	it	ne
  40470a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40470e:	f47f aec5 	bne.w	40449c <__aeabi_dmul+0x19c>
  404712:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404716:	f47f af0d 	bne.w	404534 <__aeabi_dmul+0x234>
  40471a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40471e:	f47f aeeb 	bne.w	4044f8 <__aeabi_dmul+0x1f8>
  404722:	e712      	b.n	40454a <__aeabi_dmul+0x24a>

00404724 <__gedf2>:
  404724:	f04f 3cff 	mov.w	ip, #4294967295
  404728:	e006      	b.n	404738 <__cmpdf2+0x4>
  40472a:	bf00      	nop

0040472c <__ledf2>:
  40472c:	f04f 0c01 	mov.w	ip, #1
  404730:	e002      	b.n	404738 <__cmpdf2+0x4>
  404732:	bf00      	nop

00404734 <__cmpdf2>:
  404734:	f04f 0c01 	mov.w	ip, #1
  404738:	f84d cd04 	str.w	ip, [sp, #-4]!
  40473c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404740:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404744:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404748:	bf18      	it	ne
  40474a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40474e:	d01b      	beq.n	404788 <__cmpdf2+0x54>
  404750:	b001      	add	sp, #4
  404752:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404756:	bf0c      	ite	eq
  404758:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40475c:	ea91 0f03 	teqne	r1, r3
  404760:	bf02      	ittt	eq
  404762:	ea90 0f02 	teqeq	r0, r2
  404766:	2000      	moveq	r0, #0
  404768:	4770      	bxeq	lr
  40476a:	f110 0f00 	cmn.w	r0, #0
  40476e:	ea91 0f03 	teq	r1, r3
  404772:	bf58      	it	pl
  404774:	4299      	cmppl	r1, r3
  404776:	bf08      	it	eq
  404778:	4290      	cmpeq	r0, r2
  40477a:	bf2c      	ite	cs
  40477c:	17d8      	asrcs	r0, r3, #31
  40477e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404782:	f040 0001 	orr.w	r0, r0, #1
  404786:	4770      	bx	lr
  404788:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40478c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404790:	d102      	bne.n	404798 <__cmpdf2+0x64>
  404792:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404796:	d107      	bne.n	4047a8 <__cmpdf2+0x74>
  404798:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40479c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4047a0:	d1d6      	bne.n	404750 <__cmpdf2+0x1c>
  4047a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4047a6:	d0d3      	beq.n	404750 <__cmpdf2+0x1c>
  4047a8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4047ac:	4770      	bx	lr
  4047ae:	bf00      	nop

004047b0 <__aeabi_cdrcmple>:
  4047b0:	4684      	mov	ip, r0
  4047b2:	4610      	mov	r0, r2
  4047b4:	4662      	mov	r2, ip
  4047b6:	468c      	mov	ip, r1
  4047b8:	4619      	mov	r1, r3
  4047ba:	4663      	mov	r3, ip
  4047bc:	e000      	b.n	4047c0 <__aeabi_cdcmpeq>
  4047be:	bf00      	nop

004047c0 <__aeabi_cdcmpeq>:
  4047c0:	b501      	push	{r0, lr}
  4047c2:	f7ff ffb7 	bl	404734 <__cmpdf2>
  4047c6:	2800      	cmp	r0, #0
  4047c8:	bf48      	it	mi
  4047ca:	f110 0f00 	cmnmi.w	r0, #0
  4047ce:	bd01      	pop	{r0, pc}

004047d0 <__aeabi_dcmpeq>:
  4047d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047d4:	f7ff fff4 	bl	4047c0 <__aeabi_cdcmpeq>
  4047d8:	bf0c      	ite	eq
  4047da:	2001      	moveq	r0, #1
  4047dc:	2000      	movne	r0, #0
  4047de:	f85d fb08 	ldr.w	pc, [sp], #8
  4047e2:	bf00      	nop

004047e4 <__aeabi_dcmplt>:
  4047e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047e8:	f7ff ffea 	bl	4047c0 <__aeabi_cdcmpeq>
  4047ec:	bf34      	ite	cc
  4047ee:	2001      	movcc	r0, #1
  4047f0:	2000      	movcs	r0, #0
  4047f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4047f6:	bf00      	nop

004047f8 <__aeabi_dcmple>:
  4047f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047fc:	f7ff ffe0 	bl	4047c0 <__aeabi_cdcmpeq>
  404800:	bf94      	ite	ls
  404802:	2001      	movls	r0, #1
  404804:	2000      	movhi	r0, #0
  404806:	f85d fb08 	ldr.w	pc, [sp], #8
  40480a:	bf00      	nop

0040480c <__aeabi_dcmpge>:
  40480c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404810:	f7ff ffce 	bl	4047b0 <__aeabi_cdrcmple>
  404814:	bf94      	ite	ls
  404816:	2001      	movls	r0, #1
  404818:	2000      	movhi	r0, #0
  40481a:	f85d fb08 	ldr.w	pc, [sp], #8
  40481e:	bf00      	nop

00404820 <__aeabi_dcmpgt>:
  404820:	f84d ed08 	str.w	lr, [sp, #-8]!
  404824:	f7ff ffc4 	bl	4047b0 <__aeabi_cdrcmple>
  404828:	bf34      	ite	cc
  40482a:	2001      	movcc	r0, #1
  40482c:	2000      	movcs	r0, #0
  40482e:	f85d fb08 	ldr.w	pc, [sp], #8
  404832:	bf00      	nop

00404834 <atoi>:
  404834:	220a      	movs	r2, #10
  404836:	2100      	movs	r1, #0
  404838:	f000 be04 	b.w	405444 <strtol>

0040483c <__libc_init_array>:
  40483c:	b570      	push	{r4, r5, r6, lr}
  40483e:	4e0f      	ldr	r6, [pc, #60]	; (40487c <__libc_init_array+0x40>)
  404840:	4d0f      	ldr	r5, [pc, #60]	; (404880 <__libc_init_array+0x44>)
  404842:	1b76      	subs	r6, r6, r5
  404844:	10b6      	asrs	r6, r6, #2
  404846:	bf18      	it	ne
  404848:	2400      	movne	r4, #0
  40484a:	d005      	beq.n	404858 <__libc_init_array+0x1c>
  40484c:	3401      	adds	r4, #1
  40484e:	f855 3b04 	ldr.w	r3, [r5], #4
  404852:	4798      	blx	r3
  404854:	42a6      	cmp	r6, r4
  404856:	d1f9      	bne.n	40484c <__libc_init_array+0x10>
  404858:	4e0a      	ldr	r6, [pc, #40]	; (404884 <__libc_init_array+0x48>)
  40485a:	4d0b      	ldr	r5, [pc, #44]	; (404888 <__libc_init_array+0x4c>)
  40485c:	1b76      	subs	r6, r6, r5
  40485e:	f006 f82f 	bl	40a8c0 <_init>
  404862:	10b6      	asrs	r6, r6, #2
  404864:	bf18      	it	ne
  404866:	2400      	movne	r4, #0
  404868:	d006      	beq.n	404878 <__libc_init_array+0x3c>
  40486a:	3401      	adds	r4, #1
  40486c:	f855 3b04 	ldr.w	r3, [r5], #4
  404870:	4798      	blx	r3
  404872:	42a6      	cmp	r6, r4
  404874:	d1f9      	bne.n	40486a <__libc_init_array+0x2e>
  404876:	bd70      	pop	{r4, r5, r6, pc}
  404878:	bd70      	pop	{r4, r5, r6, pc}
  40487a:	bf00      	nop
  40487c:	0040a8cc 	.word	0x0040a8cc
  404880:	0040a8cc 	.word	0x0040a8cc
  404884:	0040a8d4 	.word	0x0040a8d4
  404888:	0040a8cc 	.word	0x0040a8cc

0040488c <iprintf>:
  40488c:	b40f      	push	{r0, r1, r2, r3}
  40488e:	b500      	push	{lr}
  404890:	4907      	ldr	r1, [pc, #28]	; (4048b0 <iprintf+0x24>)
  404892:	b083      	sub	sp, #12
  404894:	ab04      	add	r3, sp, #16
  404896:	6808      	ldr	r0, [r1, #0]
  404898:	f853 2b04 	ldr.w	r2, [r3], #4
  40489c:	6881      	ldr	r1, [r0, #8]
  40489e:	9301      	str	r3, [sp, #4]
  4048a0:	f002 f854 	bl	40694c <_vfiprintf_r>
  4048a4:	b003      	add	sp, #12
  4048a6:	f85d eb04 	ldr.w	lr, [sp], #4
  4048aa:	b004      	add	sp, #16
  4048ac:	4770      	bx	lr
  4048ae:	bf00      	nop
  4048b0:	20400164 	.word	0x20400164

004048b4 <malloc>:
  4048b4:	4b02      	ldr	r3, [pc, #8]	; (4048c0 <malloc+0xc>)
  4048b6:	4601      	mov	r1, r0
  4048b8:	6818      	ldr	r0, [r3, #0]
  4048ba:	f000 b80b 	b.w	4048d4 <_malloc_r>
  4048be:	bf00      	nop
  4048c0:	20400164 	.word	0x20400164

004048c4 <free>:
  4048c4:	4b02      	ldr	r3, [pc, #8]	; (4048d0 <free+0xc>)
  4048c6:	4601      	mov	r1, r0
  4048c8:	6818      	ldr	r0, [r3, #0]
  4048ca:	f004 b919 	b.w	408b00 <_free_r>
  4048ce:	bf00      	nop
  4048d0:	20400164 	.word	0x20400164

004048d4 <_malloc_r>:
  4048d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048d8:	f101 060b 	add.w	r6, r1, #11
  4048dc:	2e16      	cmp	r6, #22
  4048de:	b083      	sub	sp, #12
  4048e0:	4605      	mov	r5, r0
  4048e2:	f240 809e 	bls.w	404a22 <_malloc_r+0x14e>
  4048e6:	f036 0607 	bics.w	r6, r6, #7
  4048ea:	f100 80bd 	bmi.w	404a68 <_malloc_r+0x194>
  4048ee:	42b1      	cmp	r1, r6
  4048f0:	f200 80ba 	bhi.w	404a68 <_malloc_r+0x194>
  4048f4:	f000 fb86 	bl	405004 <__malloc_lock>
  4048f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4048fc:	f0c0 8293 	bcc.w	404e26 <_malloc_r+0x552>
  404900:	0a73      	lsrs	r3, r6, #9
  404902:	f000 80b8 	beq.w	404a76 <_malloc_r+0x1a2>
  404906:	2b04      	cmp	r3, #4
  404908:	f200 8179 	bhi.w	404bfe <_malloc_r+0x32a>
  40490c:	09b3      	lsrs	r3, r6, #6
  40490e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404912:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404916:	00c3      	lsls	r3, r0, #3
  404918:	4fbf      	ldr	r7, [pc, #764]	; (404c18 <_malloc_r+0x344>)
  40491a:	443b      	add	r3, r7
  40491c:	f1a3 0108 	sub.w	r1, r3, #8
  404920:	685c      	ldr	r4, [r3, #4]
  404922:	42a1      	cmp	r1, r4
  404924:	d106      	bne.n	404934 <_malloc_r+0x60>
  404926:	e00c      	b.n	404942 <_malloc_r+0x6e>
  404928:	2a00      	cmp	r2, #0
  40492a:	f280 80aa 	bge.w	404a82 <_malloc_r+0x1ae>
  40492e:	68e4      	ldr	r4, [r4, #12]
  404930:	42a1      	cmp	r1, r4
  404932:	d006      	beq.n	404942 <_malloc_r+0x6e>
  404934:	6863      	ldr	r3, [r4, #4]
  404936:	f023 0303 	bic.w	r3, r3, #3
  40493a:	1b9a      	subs	r2, r3, r6
  40493c:	2a0f      	cmp	r2, #15
  40493e:	ddf3      	ble.n	404928 <_malloc_r+0x54>
  404940:	4670      	mov	r0, lr
  404942:	693c      	ldr	r4, [r7, #16]
  404944:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404c2c <_malloc_r+0x358>
  404948:	4574      	cmp	r4, lr
  40494a:	f000 81ab 	beq.w	404ca4 <_malloc_r+0x3d0>
  40494e:	6863      	ldr	r3, [r4, #4]
  404950:	f023 0303 	bic.w	r3, r3, #3
  404954:	1b9a      	subs	r2, r3, r6
  404956:	2a0f      	cmp	r2, #15
  404958:	f300 8190 	bgt.w	404c7c <_malloc_r+0x3a8>
  40495c:	2a00      	cmp	r2, #0
  40495e:	f8c7 e014 	str.w	lr, [r7, #20]
  404962:	f8c7 e010 	str.w	lr, [r7, #16]
  404966:	f280 809d 	bge.w	404aa4 <_malloc_r+0x1d0>
  40496a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40496e:	f080 8161 	bcs.w	404c34 <_malloc_r+0x360>
  404972:	08db      	lsrs	r3, r3, #3
  404974:	f103 0c01 	add.w	ip, r3, #1
  404978:	1099      	asrs	r1, r3, #2
  40497a:	687a      	ldr	r2, [r7, #4]
  40497c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404980:	f8c4 8008 	str.w	r8, [r4, #8]
  404984:	2301      	movs	r3, #1
  404986:	408b      	lsls	r3, r1
  404988:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40498c:	4313      	orrs	r3, r2
  40498e:	3908      	subs	r1, #8
  404990:	60e1      	str	r1, [r4, #12]
  404992:	607b      	str	r3, [r7, #4]
  404994:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404998:	f8c8 400c 	str.w	r4, [r8, #12]
  40499c:	1082      	asrs	r2, r0, #2
  40499e:	2401      	movs	r4, #1
  4049a0:	4094      	lsls	r4, r2
  4049a2:	429c      	cmp	r4, r3
  4049a4:	f200 808b 	bhi.w	404abe <_malloc_r+0x1ea>
  4049a8:	421c      	tst	r4, r3
  4049aa:	d106      	bne.n	4049ba <_malloc_r+0xe6>
  4049ac:	f020 0003 	bic.w	r0, r0, #3
  4049b0:	0064      	lsls	r4, r4, #1
  4049b2:	421c      	tst	r4, r3
  4049b4:	f100 0004 	add.w	r0, r0, #4
  4049b8:	d0fa      	beq.n	4049b0 <_malloc_r+0xdc>
  4049ba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4049be:	46cc      	mov	ip, r9
  4049c0:	4680      	mov	r8, r0
  4049c2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4049c6:	459c      	cmp	ip, r3
  4049c8:	d107      	bne.n	4049da <_malloc_r+0x106>
  4049ca:	e16d      	b.n	404ca8 <_malloc_r+0x3d4>
  4049cc:	2a00      	cmp	r2, #0
  4049ce:	f280 817b 	bge.w	404cc8 <_malloc_r+0x3f4>
  4049d2:	68db      	ldr	r3, [r3, #12]
  4049d4:	459c      	cmp	ip, r3
  4049d6:	f000 8167 	beq.w	404ca8 <_malloc_r+0x3d4>
  4049da:	6859      	ldr	r1, [r3, #4]
  4049dc:	f021 0103 	bic.w	r1, r1, #3
  4049e0:	1b8a      	subs	r2, r1, r6
  4049e2:	2a0f      	cmp	r2, #15
  4049e4:	ddf2      	ble.n	4049cc <_malloc_r+0xf8>
  4049e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4049ea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4049ee:	9300      	str	r3, [sp, #0]
  4049f0:	199c      	adds	r4, r3, r6
  4049f2:	4628      	mov	r0, r5
  4049f4:	f046 0601 	orr.w	r6, r6, #1
  4049f8:	f042 0501 	orr.w	r5, r2, #1
  4049fc:	605e      	str	r6, [r3, #4]
  4049fe:	f8c8 c00c 	str.w	ip, [r8, #12]
  404a02:	f8cc 8008 	str.w	r8, [ip, #8]
  404a06:	617c      	str	r4, [r7, #20]
  404a08:	613c      	str	r4, [r7, #16]
  404a0a:	f8c4 e00c 	str.w	lr, [r4, #12]
  404a0e:	f8c4 e008 	str.w	lr, [r4, #8]
  404a12:	6065      	str	r5, [r4, #4]
  404a14:	505a      	str	r2, [r3, r1]
  404a16:	f000 fafb 	bl	405010 <__malloc_unlock>
  404a1a:	9b00      	ldr	r3, [sp, #0]
  404a1c:	f103 0408 	add.w	r4, r3, #8
  404a20:	e01e      	b.n	404a60 <_malloc_r+0x18c>
  404a22:	2910      	cmp	r1, #16
  404a24:	d820      	bhi.n	404a68 <_malloc_r+0x194>
  404a26:	f000 faed 	bl	405004 <__malloc_lock>
  404a2a:	2610      	movs	r6, #16
  404a2c:	2318      	movs	r3, #24
  404a2e:	2002      	movs	r0, #2
  404a30:	4f79      	ldr	r7, [pc, #484]	; (404c18 <_malloc_r+0x344>)
  404a32:	443b      	add	r3, r7
  404a34:	f1a3 0208 	sub.w	r2, r3, #8
  404a38:	685c      	ldr	r4, [r3, #4]
  404a3a:	4294      	cmp	r4, r2
  404a3c:	f000 813d 	beq.w	404cba <_malloc_r+0x3e6>
  404a40:	6863      	ldr	r3, [r4, #4]
  404a42:	68e1      	ldr	r1, [r4, #12]
  404a44:	68a6      	ldr	r6, [r4, #8]
  404a46:	f023 0303 	bic.w	r3, r3, #3
  404a4a:	4423      	add	r3, r4
  404a4c:	4628      	mov	r0, r5
  404a4e:	685a      	ldr	r2, [r3, #4]
  404a50:	60f1      	str	r1, [r6, #12]
  404a52:	f042 0201 	orr.w	r2, r2, #1
  404a56:	608e      	str	r6, [r1, #8]
  404a58:	605a      	str	r2, [r3, #4]
  404a5a:	f000 fad9 	bl	405010 <__malloc_unlock>
  404a5e:	3408      	adds	r4, #8
  404a60:	4620      	mov	r0, r4
  404a62:	b003      	add	sp, #12
  404a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a68:	2400      	movs	r4, #0
  404a6a:	230c      	movs	r3, #12
  404a6c:	4620      	mov	r0, r4
  404a6e:	602b      	str	r3, [r5, #0]
  404a70:	b003      	add	sp, #12
  404a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a76:	2040      	movs	r0, #64	; 0x40
  404a78:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a7c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a80:	e74a      	b.n	404918 <_malloc_r+0x44>
  404a82:	4423      	add	r3, r4
  404a84:	68e1      	ldr	r1, [r4, #12]
  404a86:	685a      	ldr	r2, [r3, #4]
  404a88:	68a6      	ldr	r6, [r4, #8]
  404a8a:	f042 0201 	orr.w	r2, r2, #1
  404a8e:	60f1      	str	r1, [r6, #12]
  404a90:	4628      	mov	r0, r5
  404a92:	608e      	str	r6, [r1, #8]
  404a94:	605a      	str	r2, [r3, #4]
  404a96:	f000 fabb 	bl	405010 <__malloc_unlock>
  404a9a:	3408      	adds	r4, #8
  404a9c:	4620      	mov	r0, r4
  404a9e:	b003      	add	sp, #12
  404aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aa4:	4423      	add	r3, r4
  404aa6:	4628      	mov	r0, r5
  404aa8:	685a      	ldr	r2, [r3, #4]
  404aaa:	f042 0201 	orr.w	r2, r2, #1
  404aae:	605a      	str	r2, [r3, #4]
  404ab0:	f000 faae 	bl	405010 <__malloc_unlock>
  404ab4:	3408      	adds	r4, #8
  404ab6:	4620      	mov	r0, r4
  404ab8:	b003      	add	sp, #12
  404aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404abe:	68bc      	ldr	r4, [r7, #8]
  404ac0:	6863      	ldr	r3, [r4, #4]
  404ac2:	f023 0803 	bic.w	r8, r3, #3
  404ac6:	45b0      	cmp	r8, r6
  404ac8:	d304      	bcc.n	404ad4 <_malloc_r+0x200>
  404aca:	eba8 0306 	sub.w	r3, r8, r6
  404ace:	2b0f      	cmp	r3, #15
  404ad0:	f300 8085 	bgt.w	404bde <_malloc_r+0x30a>
  404ad4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404c30 <_malloc_r+0x35c>
  404ad8:	4b50      	ldr	r3, [pc, #320]	; (404c1c <_malloc_r+0x348>)
  404ada:	f8d9 2000 	ldr.w	r2, [r9]
  404ade:	681b      	ldr	r3, [r3, #0]
  404ae0:	3201      	adds	r2, #1
  404ae2:	4433      	add	r3, r6
  404ae4:	eb04 0a08 	add.w	sl, r4, r8
  404ae8:	f000 8155 	beq.w	404d96 <_malloc_r+0x4c2>
  404aec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404af0:	330f      	adds	r3, #15
  404af2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404af6:	f02b 0b0f 	bic.w	fp, fp, #15
  404afa:	4659      	mov	r1, fp
  404afc:	4628      	mov	r0, r5
  404afe:	f000 fa8d 	bl	40501c <_sbrk_r>
  404b02:	1c41      	adds	r1, r0, #1
  404b04:	4602      	mov	r2, r0
  404b06:	f000 80fc 	beq.w	404d02 <_malloc_r+0x42e>
  404b0a:	4582      	cmp	sl, r0
  404b0c:	f200 80f7 	bhi.w	404cfe <_malloc_r+0x42a>
  404b10:	4b43      	ldr	r3, [pc, #268]	; (404c20 <_malloc_r+0x34c>)
  404b12:	6819      	ldr	r1, [r3, #0]
  404b14:	4459      	add	r1, fp
  404b16:	6019      	str	r1, [r3, #0]
  404b18:	f000 814d 	beq.w	404db6 <_malloc_r+0x4e2>
  404b1c:	f8d9 0000 	ldr.w	r0, [r9]
  404b20:	3001      	adds	r0, #1
  404b22:	bf1b      	ittet	ne
  404b24:	eba2 0a0a 	subne.w	sl, r2, sl
  404b28:	4451      	addne	r1, sl
  404b2a:	f8c9 2000 	streq.w	r2, [r9]
  404b2e:	6019      	strne	r1, [r3, #0]
  404b30:	f012 0107 	ands.w	r1, r2, #7
  404b34:	f000 8115 	beq.w	404d62 <_malloc_r+0x48e>
  404b38:	f1c1 0008 	rsb	r0, r1, #8
  404b3c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404b40:	4402      	add	r2, r0
  404b42:	3108      	adds	r1, #8
  404b44:	eb02 090b 	add.w	r9, r2, fp
  404b48:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404b4c:	eba1 0909 	sub.w	r9, r1, r9
  404b50:	4649      	mov	r1, r9
  404b52:	4628      	mov	r0, r5
  404b54:	9301      	str	r3, [sp, #4]
  404b56:	9200      	str	r2, [sp, #0]
  404b58:	f000 fa60 	bl	40501c <_sbrk_r>
  404b5c:	1c43      	adds	r3, r0, #1
  404b5e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b62:	f000 8143 	beq.w	404dec <_malloc_r+0x518>
  404b66:	1a80      	subs	r0, r0, r2
  404b68:	4448      	add	r0, r9
  404b6a:	f040 0001 	orr.w	r0, r0, #1
  404b6e:	6819      	ldr	r1, [r3, #0]
  404b70:	60ba      	str	r2, [r7, #8]
  404b72:	4449      	add	r1, r9
  404b74:	42bc      	cmp	r4, r7
  404b76:	6050      	str	r0, [r2, #4]
  404b78:	6019      	str	r1, [r3, #0]
  404b7a:	d017      	beq.n	404bac <_malloc_r+0x2d8>
  404b7c:	f1b8 0f0f 	cmp.w	r8, #15
  404b80:	f240 80fb 	bls.w	404d7a <_malloc_r+0x4a6>
  404b84:	6860      	ldr	r0, [r4, #4]
  404b86:	f1a8 020c 	sub.w	r2, r8, #12
  404b8a:	f022 0207 	bic.w	r2, r2, #7
  404b8e:	eb04 0e02 	add.w	lr, r4, r2
  404b92:	f000 0001 	and.w	r0, r0, #1
  404b96:	f04f 0c05 	mov.w	ip, #5
  404b9a:	4310      	orrs	r0, r2
  404b9c:	2a0f      	cmp	r2, #15
  404b9e:	6060      	str	r0, [r4, #4]
  404ba0:	f8ce c004 	str.w	ip, [lr, #4]
  404ba4:	f8ce c008 	str.w	ip, [lr, #8]
  404ba8:	f200 8117 	bhi.w	404dda <_malloc_r+0x506>
  404bac:	4b1d      	ldr	r3, [pc, #116]	; (404c24 <_malloc_r+0x350>)
  404bae:	68bc      	ldr	r4, [r7, #8]
  404bb0:	681a      	ldr	r2, [r3, #0]
  404bb2:	4291      	cmp	r1, r2
  404bb4:	bf88      	it	hi
  404bb6:	6019      	strhi	r1, [r3, #0]
  404bb8:	4b1b      	ldr	r3, [pc, #108]	; (404c28 <_malloc_r+0x354>)
  404bba:	681a      	ldr	r2, [r3, #0]
  404bbc:	4291      	cmp	r1, r2
  404bbe:	6862      	ldr	r2, [r4, #4]
  404bc0:	bf88      	it	hi
  404bc2:	6019      	strhi	r1, [r3, #0]
  404bc4:	f022 0203 	bic.w	r2, r2, #3
  404bc8:	4296      	cmp	r6, r2
  404bca:	eba2 0306 	sub.w	r3, r2, r6
  404bce:	d801      	bhi.n	404bd4 <_malloc_r+0x300>
  404bd0:	2b0f      	cmp	r3, #15
  404bd2:	dc04      	bgt.n	404bde <_malloc_r+0x30a>
  404bd4:	4628      	mov	r0, r5
  404bd6:	f000 fa1b 	bl	405010 <__malloc_unlock>
  404bda:	2400      	movs	r4, #0
  404bdc:	e740      	b.n	404a60 <_malloc_r+0x18c>
  404bde:	19a2      	adds	r2, r4, r6
  404be0:	f043 0301 	orr.w	r3, r3, #1
  404be4:	f046 0601 	orr.w	r6, r6, #1
  404be8:	6066      	str	r6, [r4, #4]
  404bea:	4628      	mov	r0, r5
  404bec:	60ba      	str	r2, [r7, #8]
  404bee:	6053      	str	r3, [r2, #4]
  404bf0:	f000 fa0e 	bl	405010 <__malloc_unlock>
  404bf4:	3408      	adds	r4, #8
  404bf6:	4620      	mov	r0, r4
  404bf8:	b003      	add	sp, #12
  404bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bfe:	2b14      	cmp	r3, #20
  404c00:	d971      	bls.n	404ce6 <_malloc_r+0x412>
  404c02:	2b54      	cmp	r3, #84	; 0x54
  404c04:	f200 80a3 	bhi.w	404d4e <_malloc_r+0x47a>
  404c08:	0b33      	lsrs	r3, r6, #12
  404c0a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404c0e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404c12:	00c3      	lsls	r3, r0, #3
  404c14:	e680      	b.n	404918 <_malloc_r+0x44>
  404c16:	bf00      	nop
  404c18:	20400590 	.word	0x20400590
  404c1c:	20400eac 	.word	0x20400eac
  404c20:	20400e7c 	.word	0x20400e7c
  404c24:	20400ea4 	.word	0x20400ea4
  404c28:	20400ea8 	.word	0x20400ea8
  404c2c:	20400598 	.word	0x20400598
  404c30:	20400998 	.word	0x20400998
  404c34:	0a5a      	lsrs	r2, r3, #9
  404c36:	2a04      	cmp	r2, #4
  404c38:	d95b      	bls.n	404cf2 <_malloc_r+0x41e>
  404c3a:	2a14      	cmp	r2, #20
  404c3c:	f200 80ae 	bhi.w	404d9c <_malloc_r+0x4c8>
  404c40:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404c44:	00c9      	lsls	r1, r1, #3
  404c46:	325b      	adds	r2, #91	; 0x5b
  404c48:	eb07 0c01 	add.w	ip, r7, r1
  404c4c:	5879      	ldr	r1, [r7, r1]
  404c4e:	f1ac 0c08 	sub.w	ip, ip, #8
  404c52:	458c      	cmp	ip, r1
  404c54:	f000 8088 	beq.w	404d68 <_malloc_r+0x494>
  404c58:	684a      	ldr	r2, [r1, #4]
  404c5a:	f022 0203 	bic.w	r2, r2, #3
  404c5e:	4293      	cmp	r3, r2
  404c60:	d273      	bcs.n	404d4a <_malloc_r+0x476>
  404c62:	6889      	ldr	r1, [r1, #8]
  404c64:	458c      	cmp	ip, r1
  404c66:	d1f7      	bne.n	404c58 <_malloc_r+0x384>
  404c68:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c6c:	687b      	ldr	r3, [r7, #4]
  404c6e:	60e2      	str	r2, [r4, #12]
  404c70:	f8c4 c008 	str.w	ip, [r4, #8]
  404c74:	6094      	str	r4, [r2, #8]
  404c76:	f8cc 400c 	str.w	r4, [ip, #12]
  404c7a:	e68f      	b.n	40499c <_malloc_r+0xc8>
  404c7c:	19a1      	adds	r1, r4, r6
  404c7e:	f046 0c01 	orr.w	ip, r6, #1
  404c82:	f042 0601 	orr.w	r6, r2, #1
  404c86:	f8c4 c004 	str.w	ip, [r4, #4]
  404c8a:	4628      	mov	r0, r5
  404c8c:	6179      	str	r1, [r7, #20]
  404c8e:	6139      	str	r1, [r7, #16]
  404c90:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c94:	f8c1 e008 	str.w	lr, [r1, #8]
  404c98:	604e      	str	r6, [r1, #4]
  404c9a:	50e2      	str	r2, [r4, r3]
  404c9c:	f000 f9b8 	bl	405010 <__malloc_unlock>
  404ca0:	3408      	adds	r4, #8
  404ca2:	e6dd      	b.n	404a60 <_malloc_r+0x18c>
  404ca4:	687b      	ldr	r3, [r7, #4]
  404ca6:	e679      	b.n	40499c <_malloc_r+0xc8>
  404ca8:	f108 0801 	add.w	r8, r8, #1
  404cac:	f018 0f03 	tst.w	r8, #3
  404cb0:	f10c 0c08 	add.w	ip, ip, #8
  404cb4:	f47f ae85 	bne.w	4049c2 <_malloc_r+0xee>
  404cb8:	e02d      	b.n	404d16 <_malloc_r+0x442>
  404cba:	68dc      	ldr	r4, [r3, #12]
  404cbc:	42a3      	cmp	r3, r4
  404cbe:	bf08      	it	eq
  404cc0:	3002      	addeq	r0, #2
  404cc2:	f43f ae3e 	beq.w	404942 <_malloc_r+0x6e>
  404cc6:	e6bb      	b.n	404a40 <_malloc_r+0x16c>
  404cc8:	4419      	add	r1, r3
  404cca:	461c      	mov	r4, r3
  404ccc:	684a      	ldr	r2, [r1, #4]
  404cce:	68db      	ldr	r3, [r3, #12]
  404cd0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404cd4:	f042 0201 	orr.w	r2, r2, #1
  404cd8:	604a      	str	r2, [r1, #4]
  404cda:	4628      	mov	r0, r5
  404cdc:	60f3      	str	r3, [r6, #12]
  404cde:	609e      	str	r6, [r3, #8]
  404ce0:	f000 f996 	bl	405010 <__malloc_unlock>
  404ce4:	e6bc      	b.n	404a60 <_malloc_r+0x18c>
  404ce6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404cea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404cee:	00c3      	lsls	r3, r0, #3
  404cf0:	e612      	b.n	404918 <_malloc_r+0x44>
  404cf2:	099a      	lsrs	r2, r3, #6
  404cf4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404cf8:	00c9      	lsls	r1, r1, #3
  404cfa:	3238      	adds	r2, #56	; 0x38
  404cfc:	e7a4      	b.n	404c48 <_malloc_r+0x374>
  404cfe:	42bc      	cmp	r4, r7
  404d00:	d054      	beq.n	404dac <_malloc_r+0x4d8>
  404d02:	68bc      	ldr	r4, [r7, #8]
  404d04:	6862      	ldr	r2, [r4, #4]
  404d06:	f022 0203 	bic.w	r2, r2, #3
  404d0a:	e75d      	b.n	404bc8 <_malloc_r+0x2f4>
  404d0c:	f859 3908 	ldr.w	r3, [r9], #-8
  404d10:	4599      	cmp	r9, r3
  404d12:	f040 8086 	bne.w	404e22 <_malloc_r+0x54e>
  404d16:	f010 0f03 	tst.w	r0, #3
  404d1a:	f100 30ff 	add.w	r0, r0, #4294967295
  404d1e:	d1f5      	bne.n	404d0c <_malloc_r+0x438>
  404d20:	687b      	ldr	r3, [r7, #4]
  404d22:	ea23 0304 	bic.w	r3, r3, r4
  404d26:	607b      	str	r3, [r7, #4]
  404d28:	0064      	lsls	r4, r4, #1
  404d2a:	429c      	cmp	r4, r3
  404d2c:	f63f aec7 	bhi.w	404abe <_malloc_r+0x1ea>
  404d30:	2c00      	cmp	r4, #0
  404d32:	f43f aec4 	beq.w	404abe <_malloc_r+0x1ea>
  404d36:	421c      	tst	r4, r3
  404d38:	4640      	mov	r0, r8
  404d3a:	f47f ae3e 	bne.w	4049ba <_malloc_r+0xe6>
  404d3e:	0064      	lsls	r4, r4, #1
  404d40:	421c      	tst	r4, r3
  404d42:	f100 0004 	add.w	r0, r0, #4
  404d46:	d0fa      	beq.n	404d3e <_malloc_r+0x46a>
  404d48:	e637      	b.n	4049ba <_malloc_r+0xe6>
  404d4a:	468c      	mov	ip, r1
  404d4c:	e78c      	b.n	404c68 <_malloc_r+0x394>
  404d4e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d52:	d815      	bhi.n	404d80 <_malloc_r+0x4ac>
  404d54:	0bf3      	lsrs	r3, r6, #15
  404d56:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d5a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d5e:	00c3      	lsls	r3, r0, #3
  404d60:	e5da      	b.n	404918 <_malloc_r+0x44>
  404d62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d66:	e6ed      	b.n	404b44 <_malloc_r+0x270>
  404d68:	687b      	ldr	r3, [r7, #4]
  404d6a:	1092      	asrs	r2, r2, #2
  404d6c:	2101      	movs	r1, #1
  404d6e:	fa01 f202 	lsl.w	r2, r1, r2
  404d72:	4313      	orrs	r3, r2
  404d74:	607b      	str	r3, [r7, #4]
  404d76:	4662      	mov	r2, ip
  404d78:	e779      	b.n	404c6e <_malloc_r+0x39a>
  404d7a:	2301      	movs	r3, #1
  404d7c:	6053      	str	r3, [r2, #4]
  404d7e:	e729      	b.n	404bd4 <_malloc_r+0x300>
  404d80:	f240 5254 	movw	r2, #1364	; 0x554
  404d84:	4293      	cmp	r3, r2
  404d86:	d822      	bhi.n	404dce <_malloc_r+0x4fa>
  404d88:	0cb3      	lsrs	r3, r6, #18
  404d8a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d8e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d92:	00c3      	lsls	r3, r0, #3
  404d94:	e5c0      	b.n	404918 <_malloc_r+0x44>
  404d96:	f103 0b10 	add.w	fp, r3, #16
  404d9a:	e6ae      	b.n	404afa <_malloc_r+0x226>
  404d9c:	2a54      	cmp	r2, #84	; 0x54
  404d9e:	d829      	bhi.n	404df4 <_malloc_r+0x520>
  404da0:	0b1a      	lsrs	r2, r3, #12
  404da2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404da6:	00c9      	lsls	r1, r1, #3
  404da8:	326e      	adds	r2, #110	; 0x6e
  404daa:	e74d      	b.n	404c48 <_malloc_r+0x374>
  404dac:	4b20      	ldr	r3, [pc, #128]	; (404e30 <_malloc_r+0x55c>)
  404dae:	6819      	ldr	r1, [r3, #0]
  404db0:	4459      	add	r1, fp
  404db2:	6019      	str	r1, [r3, #0]
  404db4:	e6b2      	b.n	404b1c <_malloc_r+0x248>
  404db6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404dba:	2800      	cmp	r0, #0
  404dbc:	f47f aeae 	bne.w	404b1c <_malloc_r+0x248>
  404dc0:	eb08 030b 	add.w	r3, r8, fp
  404dc4:	68ba      	ldr	r2, [r7, #8]
  404dc6:	f043 0301 	orr.w	r3, r3, #1
  404dca:	6053      	str	r3, [r2, #4]
  404dcc:	e6ee      	b.n	404bac <_malloc_r+0x2d8>
  404dce:	207f      	movs	r0, #127	; 0x7f
  404dd0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404dd4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404dd8:	e59e      	b.n	404918 <_malloc_r+0x44>
  404dda:	f104 0108 	add.w	r1, r4, #8
  404dde:	4628      	mov	r0, r5
  404de0:	9300      	str	r3, [sp, #0]
  404de2:	f003 fe8d 	bl	408b00 <_free_r>
  404de6:	9b00      	ldr	r3, [sp, #0]
  404de8:	6819      	ldr	r1, [r3, #0]
  404dea:	e6df      	b.n	404bac <_malloc_r+0x2d8>
  404dec:	2001      	movs	r0, #1
  404dee:	f04f 0900 	mov.w	r9, #0
  404df2:	e6bc      	b.n	404b6e <_malloc_r+0x29a>
  404df4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404df8:	d805      	bhi.n	404e06 <_malloc_r+0x532>
  404dfa:	0bda      	lsrs	r2, r3, #15
  404dfc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404e00:	00c9      	lsls	r1, r1, #3
  404e02:	3277      	adds	r2, #119	; 0x77
  404e04:	e720      	b.n	404c48 <_malloc_r+0x374>
  404e06:	f240 5154 	movw	r1, #1364	; 0x554
  404e0a:	428a      	cmp	r2, r1
  404e0c:	d805      	bhi.n	404e1a <_malloc_r+0x546>
  404e0e:	0c9a      	lsrs	r2, r3, #18
  404e10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404e14:	00c9      	lsls	r1, r1, #3
  404e16:	327c      	adds	r2, #124	; 0x7c
  404e18:	e716      	b.n	404c48 <_malloc_r+0x374>
  404e1a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404e1e:	227e      	movs	r2, #126	; 0x7e
  404e20:	e712      	b.n	404c48 <_malloc_r+0x374>
  404e22:	687b      	ldr	r3, [r7, #4]
  404e24:	e780      	b.n	404d28 <_malloc_r+0x454>
  404e26:	08f0      	lsrs	r0, r6, #3
  404e28:	f106 0308 	add.w	r3, r6, #8
  404e2c:	e600      	b.n	404a30 <_malloc_r+0x15c>
  404e2e:	bf00      	nop
  404e30:	20400e7c 	.word	0x20400e7c

00404e34 <memcpy>:
  404e34:	4684      	mov	ip, r0
  404e36:	ea41 0300 	orr.w	r3, r1, r0
  404e3a:	f013 0303 	ands.w	r3, r3, #3
  404e3e:	d16d      	bne.n	404f1c <memcpy+0xe8>
  404e40:	3a40      	subs	r2, #64	; 0x40
  404e42:	d341      	bcc.n	404ec8 <memcpy+0x94>
  404e44:	f851 3b04 	ldr.w	r3, [r1], #4
  404e48:	f840 3b04 	str.w	r3, [r0], #4
  404e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e50:	f840 3b04 	str.w	r3, [r0], #4
  404e54:	f851 3b04 	ldr.w	r3, [r1], #4
  404e58:	f840 3b04 	str.w	r3, [r0], #4
  404e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e60:	f840 3b04 	str.w	r3, [r0], #4
  404e64:	f851 3b04 	ldr.w	r3, [r1], #4
  404e68:	f840 3b04 	str.w	r3, [r0], #4
  404e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e70:	f840 3b04 	str.w	r3, [r0], #4
  404e74:	f851 3b04 	ldr.w	r3, [r1], #4
  404e78:	f840 3b04 	str.w	r3, [r0], #4
  404e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e80:	f840 3b04 	str.w	r3, [r0], #4
  404e84:	f851 3b04 	ldr.w	r3, [r1], #4
  404e88:	f840 3b04 	str.w	r3, [r0], #4
  404e8c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e90:	f840 3b04 	str.w	r3, [r0], #4
  404e94:	f851 3b04 	ldr.w	r3, [r1], #4
  404e98:	f840 3b04 	str.w	r3, [r0], #4
  404e9c:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea0:	f840 3b04 	str.w	r3, [r0], #4
  404ea4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea8:	f840 3b04 	str.w	r3, [r0], #4
  404eac:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb0:	f840 3b04 	str.w	r3, [r0], #4
  404eb4:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb8:	f840 3b04 	str.w	r3, [r0], #4
  404ebc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec0:	f840 3b04 	str.w	r3, [r0], #4
  404ec4:	3a40      	subs	r2, #64	; 0x40
  404ec6:	d2bd      	bcs.n	404e44 <memcpy+0x10>
  404ec8:	3230      	adds	r2, #48	; 0x30
  404eca:	d311      	bcc.n	404ef0 <memcpy+0xbc>
  404ecc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed0:	f840 3b04 	str.w	r3, [r0], #4
  404ed4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed8:	f840 3b04 	str.w	r3, [r0], #4
  404edc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee0:	f840 3b04 	str.w	r3, [r0], #4
  404ee4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee8:	f840 3b04 	str.w	r3, [r0], #4
  404eec:	3a10      	subs	r2, #16
  404eee:	d2ed      	bcs.n	404ecc <memcpy+0x98>
  404ef0:	320c      	adds	r2, #12
  404ef2:	d305      	bcc.n	404f00 <memcpy+0xcc>
  404ef4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ef8:	f840 3b04 	str.w	r3, [r0], #4
  404efc:	3a04      	subs	r2, #4
  404efe:	d2f9      	bcs.n	404ef4 <memcpy+0xc0>
  404f00:	3204      	adds	r2, #4
  404f02:	d008      	beq.n	404f16 <memcpy+0xe2>
  404f04:	07d2      	lsls	r2, r2, #31
  404f06:	bf1c      	itt	ne
  404f08:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f0c:	f800 3b01 	strbne.w	r3, [r0], #1
  404f10:	d301      	bcc.n	404f16 <memcpy+0xe2>
  404f12:	880b      	ldrh	r3, [r1, #0]
  404f14:	8003      	strh	r3, [r0, #0]
  404f16:	4660      	mov	r0, ip
  404f18:	4770      	bx	lr
  404f1a:	bf00      	nop
  404f1c:	2a08      	cmp	r2, #8
  404f1e:	d313      	bcc.n	404f48 <memcpy+0x114>
  404f20:	078b      	lsls	r3, r1, #30
  404f22:	d08d      	beq.n	404e40 <memcpy+0xc>
  404f24:	f010 0303 	ands.w	r3, r0, #3
  404f28:	d08a      	beq.n	404e40 <memcpy+0xc>
  404f2a:	f1c3 0304 	rsb	r3, r3, #4
  404f2e:	1ad2      	subs	r2, r2, r3
  404f30:	07db      	lsls	r3, r3, #31
  404f32:	bf1c      	itt	ne
  404f34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f38:	f800 3b01 	strbne.w	r3, [r0], #1
  404f3c:	d380      	bcc.n	404e40 <memcpy+0xc>
  404f3e:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f42:	f820 3b02 	strh.w	r3, [r0], #2
  404f46:	e77b      	b.n	404e40 <memcpy+0xc>
  404f48:	3a04      	subs	r2, #4
  404f4a:	d3d9      	bcc.n	404f00 <memcpy+0xcc>
  404f4c:	3a01      	subs	r2, #1
  404f4e:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f52:	f800 3b01 	strb.w	r3, [r0], #1
  404f56:	d2f9      	bcs.n	404f4c <memcpy+0x118>
  404f58:	780b      	ldrb	r3, [r1, #0]
  404f5a:	7003      	strb	r3, [r0, #0]
  404f5c:	784b      	ldrb	r3, [r1, #1]
  404f5e:	7043      	strb	r3, [r0, #1]
  404f60:	788b      	ldrb	r3, [r1, #2]
  404f62:	7083      	strb	r3, [r0, #2]
  404f64:	4660      	mov	r0, ip
  404f66:	4770      	bx	lr

00404f68 <memset>:
  404f68:	b470      	push	{r4, r5, r6}
  404f6a:	0786      	lsls	r6, r0, #30
  404f6c:	d046      	beq.n	404ffc <memset+0x94>
  404f6e:	1e54      	subs	r4, r2, #1
  404f70:	2a00      	cmp	r2, #0
  404f72:	d041      	beq.n	404ff8 <memset+0x90>
  404f74:	b2ca      	uxtb	r2, r1
  404f76:	4603      	mov	r3, r0
  404f78:	e002      	b.n	404f80 <memset+0x18>
  404f7a:	f114 34ff 	adds.w	r4, r4, #4294967295
  404f7e:	d33b      	bcc.n	404ff8 <memset+0x90>
  404f80:	f803 2b01 	strb.w	r2, [r3], #1
  404f84:	079d      	lsls	r5, r3, #30
  404f86:	d1f8      	bne.n	404f7a <memset+0x12>
  404f88:	2c03      	cmp	r4, #3
  404f8a:	d92e      	bls.n	404fea <memset+0x82>
  404f8c:	b2cd      	uxtb	r5, r1
  404f8e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404f92:	2c0f      	cmp	r4, #15
  404f94:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404f98:	d919      	bls.n	404fce <memset+0x66>
  404f9a:	f103 0210 	add.w	r2, r3, #16
  404f9e:	4626      	mov	r6, r4
  404fa0:	3e10      	subs	r6, #16
  404fa2:	2e0f      	cmp	r6, #15
  404fa4:	f842 5c10 	str.w	r5, [r2, #-16]
  404fa8:	f842 5c0c 	str.w	r5, [r2, #-12]
  404fac:	f842 5c08 	str.w	r5, [r2, #-8]
  404fb0:	f842 5c04 	str.w	r5, [r2, #-4]
  404fb4:	f102 0210 	add.w	r2, r2, #16
  404fb8:	d8f2      	bhi.n	404fa0 <memset+0x38>
  404fba:	f1a4 0210 	sub.w	r2, r4, #16
  404fbe:	f022 020f 	bic.w	r2, r2, #15
  404fc2:	f004 040f 	and.w	r4, r4, #15
  404fc6:	3210      	adds	r2, #16
  404fc8:	2c03      	cmp	r4, #3
  404fca:	4413      	add	r3, r2
  404fcc:	d90d      	bls.n	404fea <memset+0x82>
  404fce:	461e      	mov	r6, r3
  404fd0:	4622      	mov	r2, r4
  404fd2:	3a04      	subs	r2, #4
  404fd4:	2a03      	cmp	r2, #3
  404fd6:	f846 5b04 	str.w	r5, [r6], #4
  404fda:	d8fa      	bhi.n	404fd2 <memset+0x6a>
  404fdc:	1f22      	subs	r2, r4, #4
  404fde:	f022 0203 	bic.w	r2, r2, #3
  404fe2:	3204      	adds	r2, #4
  404fe4:	4413      	add	r3, r2
  404fe6:	f004 0403 	and.w	r4, r4, #3
  404fea:	b12c      	cbz	r4, 404ff8 <memset+0x90>
  404fec:	b2c9      	uxtb	r1, r1
  404fee:	441c      	add	r4, r3
  404ff0:	f803 1b01 	strb.w	r1, [r3], #1
  404ff4:	429c      	cmp	r4, r3
  404ff6:	d1fb      	bne.n	404ff0 <memset+0x88>
  404ff8:	bc70      	pop	{r4, r5, r6}
  404ffa:	4770      	bx	lr
  404ffc:	4614      	mov	r4, r2
  404ffe:	4603      	mov	r3, r0
  405000:	e7c2      	b.n	404f88 <memset+0x20>
  405002:	bf00      	nop

00405004 <__malloc_lock>:
  405004:	4801      	ldr	r0, [pc, #4]	; (40500c <__malloc_lock+0x8>)
  405006:	f004 b827 	b.w	409058 <__retarget_lock_acquire_recursive>
  40500a:	bf00      	nop
  40500c:	20400fb0 	.word	0x20400fb0

00405010 <__malloc_unlock>:
  405010:	4801      	ldr	r0, [pc, #4]	; (405018 <__malloc_unlock+0x8>)
  405012:	f004 b823 	b.w	40905c <__retarget_lock_release_recursive>
  405016:	bf00      	nop
  405018:	20400fb0 	.word	0x20400fb0

0040501c <_sbrk_r>:
  40501c:	b538      	push	{r3, r4, r5, lr}
  40501e:	4c07      	ldr	r4, [pc, #28]	; (40503c <_sbrk_r+0x20>)
  405020:	2300      	movs	r3, #0
  405022:	4605      	mov	r5, r0
  405024:	4608      	mov	r0, r1
  405026:	6023      	str	r3, [r4, #0]
  405028:	f7fb fffc 	bl	401024 <_sbrk>
  40502c:	1c43      	adds	r3, r0, #1
  40502e:	d000      	beq.n	405032 <_sbrk_r+0x16>
  405030:	bd38      	pop	{r3, r4, r5, pc}
  405032:	6823      	ldr	r3, [r4, #0]
  405034:	2b00      	cmp	r3, #0
  405036:	d0fb      	beq.n	405030 <_sbrk_r+0x14>
  405038:	602b      	str	r3, [r5, #0]
  40503a:	bd38      	pop	{r3, r4, r5, pc}
  40503c:	20400fc4 	.word	0x20400fc4

00405040 <setbuf>:
  405040:	2900      	cmp	r1, #0
  405042:	bf0c      	ite	eq
  405044:	2202      	moveq	r2, #2
  405046:	2200      	movne	r2, #0
  405048:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40504c:	f000 b800 	b.w	405050 <setvbuf>

00405050 <setvbuf>:
  405050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405054:	4c61      	ldr	r4, [pc, #388]	; (4051dc <setvbuf+0x18c>)
  405056:	6825      	ldr	r5, [r4, #0]
  405058:	b083      	sub	sp, #12
  40505a:	4604      	mov	r4, r0
  40505c:	460f      	mov	r7, r1
  40505e:	4690      	mov	r8, r2
  405060:	461e      	mov	r6, r3
  405062:	b115      	cbz	r5, 40506a <setvbuf+0x1a>
  405064:	6bab      	ldr	r3, [r5, #56]	; 0x38
  405066:	2b00      	cmp	r3, #0
  405068:	d064      	beq.n	405134 <setvbuf+0xe4>
  40506a:	f1b8 0f02 	cmp.w	r8, #2
  40506e:	d006      	beq.n	40507e <setvbuf+0x2e>
  405070:	f1b8 0f01 	cmp.w	r8, #1
  405074:	f200 809f 	bhi.w	4051b6 <setvbuf+0x166>
  405078:	2e00      	cmp	r6, #0
  40507a:	f2c0 809c 	blt.w	4051b6 <setvbuf+0x166>
  40507e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405080:	07d8      	lsls	r0, r3, #31
  405082:	d534      	bpl.n	4050ee <setvbuf+0x9e>
  405084:	4621      	mov	r1, r4
  405086:	4628      	mov	r0, r5
  405088:	f003 fbbc 	bl	408804 <_fflush_r>
  40508c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40508e:	b141      	cbz	r1, 4050a2 <setvbuf+0x52>
  405090:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405094:	4299      	cmp	r1, r3
  405096:	d002      	beq.n	40509e <setvbuf+0x4e>
  405098:	4628      	mov	r0, r5
  40509a:	f003 fd31 	bl	408b00 <_free_r>
  40509e:	2300      	movs	r3, #0
  4050a0:	6323      	str	r3, [r4, #48]	; 0x30
  4050a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050a6:	2200      	movs	r2, #0
  4050a8:	61a2      	str	r2, [r4, #24]
  4050aa:	6062      	str	r2, [r4, #4]
  4050ac:	061a      	lsls	r2, r3, #24
  4050ae:	d43a      	bmi.n	405126 <setvbuf+0xd6>
  4050b0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4050b4:	f023 0303 	bic.w	r3, r3, #3
  4050b8:	f1b8 0f02 	cmp.w	r8, #2
  4050bc:	81a3      	strh	r3, [r4, #12]
  4050be:	d01d      	beq.n	4050fc <setvbuf+0xac>
  4050c0:	ab01      	add	r3, sp, #4
  4050c2:	466a      	mov	r2, sp
  4050c4:	4621      	mov	r1, r4
  4050c6:	4628      	mov	r0, r5
  4050c8:	f003 ffca 	bl	409060 <__swhatbuf_r>
  4050cc:	89a3      	ldrh	r3, [r4, #12]
  4050ce:	4318      	orrs	r0, r3
  4050d0:	81a0      	strh	r0, [r4, #12]
  4050d2:	2e00      	cmp	r6, #0
  4050d4:	d132      	bne.n	40513c <setvbuf+0xec>
  4050d6:	9e00      	ldr	r6, [sp, #0]
  4050d8:	4630      	mov	r0, r6
  4050da:	f7ff fbeb 	bl	4048b4 <malloc>
  4050de:	4607      	mov	r7, r0
  4050e0:	2800      	cmp	r0, #0
  4050e2:	d06b      	beq.n	4051bc <setvbuf+0x16c>
  4050e4:	89a3      	ldrh	r3, [r4, #12]
  4050e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4050ea:	81a3      	strh	r3, [r4, #12]
  4050ec:	e028      	b.n	405140 <setvbuf+0xf0>
  4050ee:	89a3      	ldrh	r3, [r4, #12]
  4050f0:	0599      	lsls	r1, r3, #22
  4050f2:	d4c7      	bmi.n	405084 <setvbuf+0x34>
  4050f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4050f6:	f003 ffaf 	bl	409058 <__retarget_lock_acquire_recursive>
  4050fa:	e7c3      	b.n	405084 <setvbuf+0x34>
  4050fc:	2500      	movs	r5, #0
  4050fe:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405100:	2600      	movs	r6, #0
  405102:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405106:	f043 0302 	orr.w	r3, r3, #2
  40510a:	2001      	movs	r0, #1
  40510c:	60a6      	str	r6, [r4, #8]
  40510e:	07ce      	lsls	r6, r1, #31
  405110:	81a3      	strh	r3, [r4, #12]
  405112:	6022      	str	r2, [r4, #0]
  405114:	6122      	str	r2, [r4, #16]
  405116:	6160      	str	r0, [r4, #20]
  405118:	d401      	bmi.n	40511e <setvbuf+0xce>
  40511a:	0598      	lsls	r0, r3, #22
  40511c:	d53e      	bpl.n	40519c <setvbuf+0x14c>
  40511e:	4628      	mov	r0, r5
  405120:	b003      	add	sp, #12
  405122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405126:	6921      	ldr	r1, [r4, #16]
  405128:	4628      	mov	r0, r5
  40512a:	f003 fce9 	bl	408b00 <_free_r>
  40512e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405132:	e7bd      	b.n	4050b0 <setvbuf+0x60>
  405134:	4628      	mov	r0, r5
  405136:	f003 fbbd 	bl	4088b4 <__sinit>
  40513a:	e796      	b.n	40506a <setvbuf+0x1a>
  40513c:	2f00      	cmp	r7, #0
  40513e:	d0cb      	beq.n	4050d8 <setvbuf+0x88>
  405140:	6bab      	ldr	r3, [r5, #56]	; 0x38
  405142:	2b00      	cmp	r3, #0
  405144:	d033      	beq.n	4051ae <setvbuf+0x15e>
  405146:	9b00      	ldr	r3, [sp, #0]
  405148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40514c:	6027      	str	r7, [r4, #0]
  40514e:	429e      	cmp	r6, r3
  405150:	bf1c      	itt	ne
  405152:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  405156:	81a2      	strhne	r2, [r4, #12]
  405158:	f1b8 0f01 	cmp.w	r8, #1
  40515c:	bf04      	itt	eq
  40515e:	f042 0201 	orreq.w	r2, r2, #1
  405162:	81a2      	strheq	r2, [r4, #12]
  405164:	b292      	uxth	r2, r2
  405166:	f012 0308 	ands.w	r3, r2, #8
  40516a:	6127      	str	r7, [r4, #16]
  40516c:	6166      	str	r6, [r4, #20]
  40516e:	d00e      	beq.n	40518e <setvbuf+0x13e>
  405170:	07d1      	lsls	r1, r2, #31
  405172:	d51a      	bpl.n	4051aa <setvbuf+0x15a>
  405174:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405176:	4276      	negs	r6, r6
  405178:	2300      	movs	r3, #0
  40517a:	f015 0501 	ands.w	r5, r5, #1
  40517e:	61a6      	str	r6, [r4, #24]
  405180:	60a3      	str	r3, [r4, #8]
  405182:	d009      	beq.n	405198 <setvbuf+0x148>
  405184:	2500      	movs	r5, #0
  405186:	4628      	mov	r0, r5
  405188:	b003      	add	sp, #12
  40518a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40518e:	60a3      	str	r3, [r4, #8]
  405190:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405192:	f015 0501 	ands.w	r5, r5, #1
  405196:	d1f5      	bne.n	405184 <setvbuf+0x134>
  405198:	0593      	lsls	r3, r2, #22
  40519a:	d4c0      	bmi.n	40511e <setvbuf+0xce>
  40519c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40519e:	f003 ff5d 	bl	40905c <__retarget_lock_release_recursive>
  4051a2:	4628      	mov	r0, r5
  4051a4:	b003      	add	sp, #12
  4051a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4051aa:	60a6      	str	r6, [r4, #8]
  4051ac:	e7f0      	b.n	405190 <setvbuf+0x140>
  4051ae:	4628      	mov	r0, r5
  4051b0:	f003 fb80 	bl	4088b4 <__sinit>
  4051b4:	e7c7      	b.n	405146 <setvbuf+0xf6>
  4051b6:	f04f 35ff 	mov.w	r5, #4294967295
  4051ba:	e7b0      	b.n	40511e <setvbuf+0xce>
  4051bc:	f8dd 9000 	ldr.w	r9, [sp]
  4051c0:	45b1      	cmp	r9, r6
  4051c2:	d004      	beq.n	4051ce <setvbuf+0x17e>
  4051c4:	4648      	mov	r0, r9
  4051c6:	f7ff fb75 	bl	4048b4 <malloc>
  4051ca:	4607      	mov	r7, r0
  4051cc:	b920      	cbnz	r0, 4051d8 <setvbuf+0x188>
  4051ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051d2:	f04f 35ff 	mov.w	r5, #4294967295
  4051d6:	e792      	b.n	4050fe <setvbuf+0xae>
  4051d8:	464e      	mov	r6, r9
  4051da:	e783      	b.n	4050e4 <setvbuf+0x94>
  4051dc:	20400164 	.word	0x20400164

004051e0 <sprintf>:
  4051e0:	b40e      	push	{r1, r2, r3}
  4051e2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4051e4:	b09c      	sub	sp, #112	; 0x70
  4051e6:	ab21      	add	r3, sp, #132	; 0x84
  4051e8:	490f      	ldr	r1, [pc, #60]	; (405228 <sprintf+0x48>)
  4051ea:	f853 2b04 	ldr.w	r2, [r3], #4
  4051ee:	9301      	str	r3, [sp, #4]
  4051f0:	4605      	mov	r5, r0
  4051f2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4051f6:	6808      	ldr	r0, [r1, #0]
  4051f8:	9502      	str	r5, [sp, #8]
  4051fa:	f44f 7702 	mov.w	r7, #520	; 0x208
  4051fe:	f64f 76ff 	movw	r6, #65535	; 0xffff
  405202:	a902      	add	r1, sp, #8
  405204:	9506      	str	r5, [sp, #24]
  405206:	f8ad 7014 	strh.w	r7, [sp, #20]
  40520a:	9404      	str	r4, [sp, #16]
  40520c:	9407      	str	r4, [sp, #28]
  40520e:	f8ad 6016 	strh.w	r6, [sp, #22]
  405212:	f000 f92d 	bl	405470 <_svfprintf_r>
  405216:	9b02      	ldr	r3, [sp, #8]
  405218:	2200      	movs	r2, #0
  40521a:	701a      	strb	r2, [r3, #0]
  40521c:	b01c      	add	sp, #112	; 0x70
  40521e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  405222:	b003      	add	sp, #12
  405224:	4770      	bx	lr
  405226:	bf00      	nop
  405228:	20400164 	.word	0x20400164
	...

00405240 <strlen>:
  405240:	f890 f000 	pld	[r0]
  405244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405248:	f020 0107 	bic.w	r1, r0, #7
  40524c:	f06f 0c00 	mvn.w	ip, #0
  405250:	f010 0407 	ands.w	r4, r0, #7
  405254:	f891 f020 	pld	[r1, #32]
  405258:	f040 8049 	bne.w	4052ee <strlen+0xae>
  40525c:	f04f 0400 	mov.w	r4, #0
  405260:	f06f 0007 	mvn.w	r0, #7
  405264:	e9d1 2300 	ldrd	r2, r3, [r1]
  405268:	f891 f040 	pld	[r1, #64]	; 0x40
  40526c:	f100 0008 	add.w	r0, r0, #8
  405270:	fa82 f24c 	uadd8	r2, r2, ip
  405274:	faa4 f28c 	sel	r2, r4, ip
  405278:	fa83 f34c 	uadd8	r3, r3, ip
  40527c:	faa2 f38c 	sel	r3, r2, ip
  405280:	bb4b      	cbnz	r3, 4052d6 <strlen+0x96>
  405282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405286:	fa82 f24c 	uadd8	r2, r2, ip
  40528a:	f100 0008 	add.w	r0, r0, #8
  40528e:	faa4 f28c 	sel	r2, r4, ip
  405292:	fa83 f34c 	uadd8	r3, r3, ip
  405296:	faa2 f38c 	sel	r3, r2, ip
  40529a:	b9e3      	cbnz	r3, 4052d6 <strlen+0x96>
  40529c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4052a0:	fa82 f24c 	uadd8	r2, r2, ip
  4052a4:	f100 0008 	add.w	r0, r0, #8
  4052a8:	faa4 f28c 	sel	r2, r4, ip
  4052ac:	fa83 f34c 	uadd8	r3, r3, ip
  4052b0:	faa2 f38c 	sel	r3, r2, ip
  4052b4:	b97b      	cbnz	r3, 4052d6 <strlen+0x96>
  4052b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4052ba:	f101 0120 	add.w	r1, r1, #32
  4052be:	fa82 f24c 	uadd8	r2, r2, ip
  4052c2:	f100 0008 	add.w	r0, r0, #8
  4052c6:	faa4 f28c 	sel	r2, r4, ip
  4052ca:	fa83 f34c 	uadd8	r3, r3, ip
  4052ce:	faa2 f38c 	sel	r3, r2, ip
  4052d2:	2b00      	cmp	r3, #0
  4052d4:	d0c6      	beq.n	405264 <strlen+0x24>
  4052d6:	2a00      	cmp	r2, #0
  4052d8:	bf04      	itt	eq
  4052da:	3004      	addeq	r0, #4
  4052dc:	461a      	moveq	r2, r3
  4052de:	ba12      	rev	r2, r2
  4052e0:	fab2 f282 	clz	r2, r2
  4052e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4052e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4052ec:	4770      	bx	lr
  4052ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4052f2:	f004 0503 	and.w	r5, r4, #3
  4052f6:	f1c4 0000 	rsb	r0, r4, #0
  4052fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4052fe:	f014 0f04 	tst.w	r4, #4
  405302:	f891 f040 	pld	[r1, #64]	; 0x40
  405306:	fa0c f505 	lsl.w	r5, ip, r5
  40530a:	ea62 0205 	orn	r2, r2, r5
  40530e:	bf1c      	itt	ne
  405310:	ea63 0305 	ornne	r3, r3, r5
  405314:	4662      	movne	r2, ip
  405316:	f04f 0400 	mov.w	r4, #0
  40531a:	e7a9      	b.n	405270 <strlen+0x30>

0040531c <_strtol_l.isra.0>:
  40531c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405320:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  405324:	460f      	mov	r7, r1
  405326:	4680      	mov	r8, r0
  405328:	4616      	mov	r6, r2
  40532a:	461d      	mov	r5, r3
  40532c:	468a      	mov	sl, r1
  40532e:	e000      	b.n	405332 <_strtol_l.isra.0+0x16>
  405330:	46a2      	mov	sl, r4
  405332:	4654      	mov	r4, sl
  405334:	4648      	mov	r0, r9
  405336:	f814 bb01 	ldrb.w	fp, [r4], #1
  40533a:	f003 fe77 	bl	40902c <__locale_ctype_ptr_l>
  40533e:	4458      	add	r0, fp
  405340:	7842      	ldrb	r2, [r0, #1]
  405342:	f012 0208 	ands.w	r2, r2, #8
  405346:	d1f3      	bne.n	405330 <_strtol_l.isra.0+0x14>
  405348:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  40534c:	d04f      	beq.n	4053ee <_strtol_l.isra.0+0xd2>
  40534e:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  405352:	bf04      	itt	eq
  405354:	f894 b000 	ldrbeq.w	fp, [r4]
  405358:	f10a 0402 	addeq.w	r4, sl, #2
  40535c:	b11d      	cbz	r5, 405366 <_strtol_l.isra.0+0x4a>
  40535e:	2d10      	cmp	r5, #16
  405360:	d056      	beq.n	405410 <_strtol_l.isra.0+0xf4>
  405362:	46ac      	mov	ip, r5
  405364:	e004      	b.n	405370 <_strtol_l.isra.0+0x54>
  405366:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40536a:	d060      	beq.n	40542e <_strtol_l.isra.0+0x112>
  40536c:	250a      	movs	r5, #10
  40536e:	46ac      	mov	ip, r5
  405370:	2a00      	cmp	r2, #0
  405372:	bf0c      	ite	eq
  405374:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  405378:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  40537c:	2100      	movs	r1, #0
  40537e:	fbb9 fefc 	udiv	lr, r9, ip
  405382:	4608      	mov	r0, r1
  405384:	fb0c 9a1e 	mls	sl, ip, lr, r9
  405388:	e005      	b.n	405396 <_strtol_l.isra.0+0x7a>
  40538a:	d029      	beq.n	4053e0 <_strtol_l.isra.0+0xc4>
  40538c:	fb0c 3000 	mla	r0, ip, r0, r3
  405390:	2101      	movs	r1, #1
  405392:	f814 bb01 	ldrb.w	fp, [r4], #1
  405396:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  40539a:	2b09      	cmp	r3, #9
  40539c:	d905      	bls.n	4053aa <_strtol_l.isra.0+0x8e>
  40539e:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  4053a2:	2b19      	cmp	r3, #25
  4053a4:	d80b      	bhi.n	4053be <_strtol_l.isra.0+0xa2>
  4053a6:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  4053aa:	429d      	cmp	r5, r3
  4053ac:	dd0f      	ble.n	4053ce <_strtol_l.isra.0+0xb2>
  4053ae:	f1b1 3fff 	cmp.w	r1, #4294967295
  4053b2:	d0ee      	beq.n	405392 <_strtol_l.isra.0+0x76>
  4053b4:	4586      	cmp	lr, r0
  4053b6:	d2e8      	bcs.n	40538a <_strtol_l.isra.0+0x6e>
  4053b8:	f04f 31ff 	mov.w	r1, #4294967295
  4053bc:	e7e9      	b.n	405392 <_strtol_l.isra.0+0x76>
  4053be:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  4053c2:	2b19      	cmp	r3, #25
  4053c4:	d803      	bhi.n	4053ce <_strtol_l.isra.0+0xb2>
  4053c6:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  4053ca:	429d      	cmp	r5, r3
  4053cc:	dcef      	bgt.n	4053ae <_strtol_l.isra.0+0x92>
  4053ce:	1c4b      	adds	r3, r1, #1
  4053d0:	d013      	beq.n	4053fa <_strtol_l.isra.0+0xde>
  4053d2:	b102      	cbz	r2, 4053d6 <_strtol_l.isra.0+0xba>
  4053d4:	4240      	negs	r0, r0
  4053d6:	b146      	cbz	r6, 4053ea <_strtol_l.isra.0+0xce>
  4053d8:	b9c1      	cbnz	r1, 40540c <_strtol_l.isra.0+0xf0>
  4053da:	6037      	str	r7, [r6, #0]
  4053dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053e0:	459a      	cmp	sl, r3
  4053e2:	dad3      	bge.n	40538c <_strtol_l.isra.0+0x70>
  4053e4:	f04f 31ff 	mov.w	r1, #4294967295
  4053e8:	e7d3      	b.n	405392 <_strtol_l.isra.0+0x76>
  4053ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053ee:	f894 b000 	ldrb.w	fp, [r4]
  4053f2:	2201      	movs	r2, #1
  4053f4:	f10a 0402 	add.w	r4, sl, #2
  4053f8:	e7b0      	b.n	40535c <_strtol_l.isra.0+0x40>
  4053fa:	2322      	movs	r3, #34	; 0x22
  4053fc:	f8c8 3000 	str.w	r3, [r8]
  405400:	b1ee      	cbz	r6, 40543e <_strtol_l.isra.0+0x122>
  405402:	1e67      	subs	r7, r4, #1
  405404:	4648      	mov	r0, r9
  405406:	6037      	str	r7, [r6, #0]
  405408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40540c:	4681      	mov	r9, r0
  40540e:	e7f8      	b.n	405402 <_strtol_l.isra.0+0xe6>
  405410:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  405414:	d1a5      	bne.n	405362 <_strtol_l.isra.0+0x46>
  405416:	7823      	ldrb	r3, [r4, #0]
  405418:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40541c:	2b58      	cmp	r3, #88	; 0x58
  40541e:	d1a0      	bne.n	405362 <_strtol_l.isra.0+0x46>
  405420:	f04f 0c10 	mov.w	ip, #16
  405424:	f894 b001 	ldrb.w	fp, [r4, #1]
  405428:	4665      	mov	r5, ip
  40542a:	3402      	adds	r4, #2
  40542c:	e7a0      	b.n	405370 <_strtol_l.isra.0+0x54>
  40542e:	7823      	ldrb	r3, [r4, #0]
  405430:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  405434:	2b58      	cmp	r3, #88	; 0x58
  405436:	d0f3      	beq.n	405420 <_strtol_l.isra.0+0x104>
  405438:	2508      	movs	r5, #8
  40543a:	46ac      	mov	ip, r5
  40543c:	e798      	b.n	405370 <_strtol_l.isra.0+0x54>
  40543e:	4648      	mov	r0, r9
  405440:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405444 <strtol>:
  405444:	b530      	push	{r4, r5, lr}
  405446:	4c08      	ldr	r4, [pc, #32]	; (405468 <strtol+0x24>)
  405448:	4b08      	ldr	r3, [pc, #32]	; (40546c <strtol+0x28>)
  40544a:	6825      	ldr	r5, [r4, #0]
  40544c:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  40544e:	b083      	sub	sp, #12
  405450:	2c00      	cmp	r4, #0
  405452:	bf08      	it	eq
  405454:	461c      	moveq	r4, r3
  405456:	9400      	str	r4, [sp, #0]
  405458:	4613      	mov	r3, r2
  40545a:	460a      	mov	r2, r1
  40545c:	4601      	mov	r1, r0
  40545e:	4628      	mov	r0, r5
  405460:	f7ff ff5c 	bl	40531c <_strtol_l.isra.0>
  405464:	b003      	add	sp, #12
  405466:	bd30      	pop	{r4, r5, pc}
  405468:	20400164 	.word	0x20400164
  40546c:	204009a4 	.word	0x204009a4

00405470 <_svfprintf_r>:
  405470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405474:	b0c3      	sub	sp, #268	; 0x10c
  405476:	460c      	mov	r4, r1
  405478:	910b      	str	r1, [sp, #44]	; 0x2c
  40547a:	4692      	mov	sl, r2
  40547c:	930f      	str	r3, [sp, #60]	; 0x3c
  40547e:	900c      	str	r0, [sp, #48]	; 0x30
  405480:	f003 fdd8 	bl	409034 <_localeconv_r>
  405484:	6803      	ldr	r3, [r0, #0]
  405486:	931a      	str	r3, [sp, #104]	; 0x68
  405488:	4618      	mov	r0, r3
  40548a:	f7ff fed9 	bl	405240 <strlen>
  40548e:	89a3      	ldrh	r3, [r4, #12]
  405490:	9019      	str	r0, [sp, #100]	; 0x64
  405492:	0619      	lsls	r1, r3, #24
  405494:	d503      	bpl.n	40549e <_svfprintf_r+0x2e>
  405496:	6923      	ldr	r3, [r4, #16]
  405498:	2b00      	cmp	r3, #0
  40549a:	f001 8003 	beq.w	4064a4 <_svfprintf_r+0x1034>
  40549e:	2300      	movs	r3, #0
  4054a0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4054a4:	9313      	str	r3, [sp, #76]	; 0x4c
  4054a6:	9315      	str	r3, [sp, #84]	; 0x54
  4054a8:	9314      	str	r3, [sp, #80]	; 0x50
  4054aa:	9327      	str	r3, [sp, #156]	; 0x9c
  4054ac:	9326      	str	r3, [sp, #152]	; 0x98
  4054ae:	9318      	str	r3, [sp, #96]	; 0x60
  4054b0:	931b      	str	r3, [sp, #108]	; 0x6c
  4054b2:	9309      	str	r3, [sp, #36]	; 0x24
  4054b4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4054b8:	46c8      	mov	r8, r9
  4054ba:	9316      	str	r3, [sp, #88]	; 0x58
  4054bc:	9317      	str	r3, [sp, #92]	; 0x5c
  4054be:	f89a 3000 	ldrb.w	r3, [sl]
  4054c2:	4654      	mov	r4, sl
  4054c4:	b1e3      	cbz	r3, 405500 <_svfprintf_r+0x90>
  4054c6:	2b25      	cmp	r3, #37	; 0x25
  4054c8:	d102      	bne.n	4054d0 <_svfprintf_r+0x60>
  4054ca:	e019      	b.n	405500 <_svfprintf_r+0x90>
  4054cc:	2b25      	cmp	r3, #37	; 0x25
  4054ce:	d003      	beq.n	4054d8 <_svfprintf_r+0x68>
  4054d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4054d4:	2b00      	cmp	r3, #0
  4054d6:	d1f9      	bne.n	4054cc <_svfprintf_r+0x5c>
  4054d8:	eba4 050a 	sub.w	r5, r4, sl
  4054dc:	b185      	cbz	r5, 405500 <_svfprintf_r+0x90>
  4054de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4054e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4054e2:	f8c8 a000 	str.w	sl, [r8]
  4054e6:	3301      	adds	r3, #1
  4054e8:	442a      	add	r2, r5
  4054ea:	2b07      	cmp	r3, #7
  4054ec:	f8c8 5004 	str.w	r5, [r8, #4]
  4054f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4054f2:	9326      	str	r3, [sp, #152]	; 0x98
  4054f4:	dc7f      	bgt.n	4055f6 <_svfprintf_r+0x186>
  4054f6:	f108 0808 	add.w	r8, r8, #8
  4054fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054fc:	442b      	add	r3, r5
  4054fe:	9309      	str	r3, [sp, #36]	; 0x24
  405500:	7823      	ldrb	r3, [r4, #0]
  405502:	2b00      	cmp	r3, #0
  405504:	d07f      	beq.n	405606 <_svfprintf_r+0x196>
  405506:	2300      	movs	r3, #0
  405508:	461a      	mov	r2, r3
  40550a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40550e:	4619      	mov	r1, r3
  405510:	930d      	str	r3, [sp, #52]	; 0x34
  405512:	469b      	mov	fp, r3
  405514:	f04f 30ff 	mov.w	r0, #4294967295
  405518:	7863      	ldrb	r3, [r4, #1]
  40551a:	900a      	str	r0, [sp, #40]	; 0x28
  40551c:	f104 0a01 	add.w	sl, r4, #1
  405520:	f10a 0a01 	add.w	sl, sl, #1
  405524:	f1a3 0020 	sub.w	r0, r3, #32
  405528:	2858      	cmp	r0, #88	; 0x58
  40552a:	f200 83c1 	bhi.w	405cb0 <_svfprintf_r+0x840>
  40552e:	e8df f010 	tbh	[pc, r0, lsl #1]
  405532:	0238      	.short	0x0238
  405534:	03bf03bf 	.word	0x03bf03bf
  405538:	03bf0240 	.word	0x03bf0240
  40553c:	03bf03bf 	.word	0x03bf03bf
  405540:	03bf03bf 	.word	0x03bf03bf
  405544:	024503bf 	.word	0x024503bf
  405548:	03bf0203 	.word	0x03bf0203
  40554c:	026b005d 	.word	0x026b005d
  405550:	028603bf 	.word	0x028603bf
  405554:	039d039d 	.word	0x039d039d
  405558:	039d039d 	.word	0x039d039d
  40555c:	039d039d 	.word	0x039d039d
  405560:	039d039d 	.word	0x039d039d
  405564:	03bf039d 	.word	0x03bf039d
  405568:	03bf03bf 	.word	0x03bf03bf
  40556c:	03bf03bf 	.word	0x03bf03bf
  405570:	03bf03bf 	.word	0x03bf03bf
  405574:	03bf03bf 	.word	0x03bf03bf
  405578:	033703bf 	.word	0x033703bf
  40557c:	03bf0357 	.word	0x03bf0357
  405580:	03bf0357 	.word	0x03bf0357
  405584:	03bf03bf 	.word	0x03bf03bf
  405588:	039803bf 	.word	0x039803bf
  40558c:	03bf03bf 	.word	0x03bf03bf
  405590:	03bf03ad 	.word	0x03bf03ad
  405594:	03bf03bf 	.word	0x03bf03bf
  405598:	03bf03bf 	.word	0x03bf03bf
  40559c:	03bf0259 	.word	0x03bf0259
  4055a0:	031e03bf 	.word	0x031e03bf
  4055a4:	03bf03bf 	.word	0x03bf03bf
  4055a8:	03bf03bf 	.word	0x03bf03bf
  4055ac:	03bf03bf 	.word	0x03bf03bf
  4055b0:	03bf03bf 	.word	0x03bf03bf
  4055b4:	03bf03bf 	.word	0x03bf03bf
  4055b8:	02db02c6 	.word	0x02db02c6
  4055bc:	03570357 	.word	0x03570357
  4055c0:	028b0357 	.word	0x028b0357
  4055c4:	03bf02db 	.word	0x03bf02db
  4055c8:	029003bf 	.word	0x029003bf
  4055cc:	029d03bf 	.word	0x029d03bf
  4055d0:	02b401cc 	.word	0x02b401cc
  4055d4:	03bf0208 	.word	0x03bf0208
  4055d8:	03bf01e1 	.word	0x03bf01e1
  4055dc:	03bf007e 	.word	0x03bf007e
  4055e0:	020d03bf 	.word	0x020d03bf
  4055e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4055e6:	930f      	str	r3, [sp, #60]	; 0x3c
  4055e8:	4240      	negs	r0, r0
  4055ea:	900d      	str	r0, [sp, #52]	; 0x34
  4055ec:	f04b 0b04 	orr.w	fp, fp, #4
  4055f0:	f89a 3000 	ldrb.w	r3, [sl]
  4055f4:	e794      	b.n	405520 <_svfprintf_r+0xb0>
  4055f6:	aa25      	add	r2, sp, #148	; 0x94
  4055f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055fc:	f004 fb58 	bl	409cb0 <__ssprint_r>
  405600:	b940      	cbnz	r0, 405614 <_svfprintf_r+0x1a4>
  405602:	46c8      	mov	r8, r9
  405604:	e779      	b.n	4054fa <_svfprintf_r+0x8a>
  405606:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  405608:	b123      	cbz	r3, 405614 <_svfprintf_r+0x1a4>
  40560a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40560c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40560e:	aa25      	add	r2, sp, #148	; 0x94
  405610:	f004 fb4e 	bl	409cb0 <__ssprint_r>
  405614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405616:	899b      	ldrh	r3, [r3, #12]
  405618:	f013 0f40 	tst.w	r3, #64	; 0x40
  40561c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40561e:	bf18      	it	ne
  405620:	f04f 33ff 	movne.w	r3, #4294967295
  405624:	9309      	str	r3, [sp, #36]	; 0x24
  405626:	9809      	ldr	r0, [sp, #36]	; 0x24
  405628:	b043      	add	sp, #268	; 0x10c
  40562a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40562e:	f01b 0f20 	tst.w	fp, #32
  405632:	9311      	str	r3, [sp, #68]	; 0x44
  405634:	f040 81dd 	bne.w	4059f2 <_svfprintf_r+0x582>
  405638:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40563a:	f01b 0f10 	tst.w	fp, #16
  40563e:	4613      	mov	r3, r2
  405640:	f040 856e 	bne.w	406120 <_svfprintf_r+0xcb0>
  405644:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405648:	f000 856a 	beq.w	406120 <_svfprintf_r+0xcb0>
  40564c:	8814      	ldrh	r4, [r2, #0]
  40564e:	3204      	adds	r2, #4
  405650:	2500      	movs	r5, #0
  405652:	2301      	movs	r3, #1
  405654:	920f      	str	r2, [sp, #60]	; 0x3c
  405656:	2700      	movs	r7, #0
  405658:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40565c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40565e:	1c4a      	adds	r2, r1, #1
  405660:	f000 8265 	beq.w	405b2e <_svfprintf_r+0x6be>
  405664:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405668:	9207      	str	r2, [sp, #28]
  40566a:	ea54 0205 	orrs.w	r2, r4, r5
  40566e:	f040 8264 	bne.w	405b3a <_svfprintf_r+0x6ca>
  405672:	2900      	cmp	r1, #0
  405674:	f040 843c 	bne.w	405ef0 <_svfprintf_r+0xa80>
  405678:	2b00      	cmp	r3, #0
  40567a:	f040 84d7 	bne.w	40602c <_svfprintf_r+0xbbc>
  40567e:	f01b 0301 	ands.w	r3, fp, #1
  405682:	930e      	str	r3, [sp, #56]	; 0x38
  405684:	f000 8604 	beq.w	406290 <_svfprintf_r+0xe20>
  405688:	ae42      	add	r6, sp, #264	; 0x108
  40568a:	2330      	movs	r3, #48	; 0x30
  40568c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405692:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405694:	4293      	cmp	r3, r2
  405696:	bfb8      	it	lt
  405698:	4613      	movlt	r3, r2
  40569a:	9308      	str	r3, [sp, #32]
  40569c:	2300      	movs	r3, #0
  40569e:	9312      	str	r3, [sp, #72]	; 0x48
  4056a0:	b117      	cbz	r7, 4056a8 <_svfprintf_r+0x238>
  4056a2:	9b08      	ldr	r3, [sp, #32]
  4056a4:	3301      	adds	r3, #1
  4056a6:	9308      	str	r3, [sp, #32]
  4056a8:	9b07      	ldr	r3, [sp, #28]
  4056aa:	f013 0302 	ands.w	r3, r3, #2
  4056ae:	9310      	str	r3, [sp, #64]	; 0x40
  4056b0:	d002      	beq.n	4056b8 <_svfprintf_r+0x248>
  4056b2:	9b08      	ldr	r3, [sp, #32]
  4056b4:	3302      	adds	r3, #2
  4056b6:	9308      	str	r3, [sp, #32]
  4056b8:	9b07      	ldr	r3, [sp, #28]
  4056ba:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4056be:	f040 830e 	bne.w	405cde <_svfprintf_r+0x86e>
  4056c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056c4:	9a08      	ldr	r2, [sp, #32]
  4056c6:	eba3 0b02 	sub.w	fp, r3, r2
  4056ca:	f1bb 0f00 	cmp.w	fp, #0
  4056ce:	f340 8306 	ble.w	405cde <_svfprintf_r+0x86e>
  4056d2:	f1bb 0f10 	cmp.w	fp, #16
  4056d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4056d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4056da:	dd29      	ble.n	405730 <_svfprintf_r+0x2c0>
  4056dc:	4643      	mov	r3, r8
  4056de:	4621      	mov	r1, r4
  4056e0:	46a8      	mov	r8, r5
  4056e2:	2710      	movs	r7, #16
  4056e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4056e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4056e8:	e006      	b.n	4056f8 <_svfprintf_r+0x288>
  4056ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4056ee:	f1bb 0f10 	cmp.w	fp, #16
  4056f2:	f103 0308 	add.w	r3, r3, #8
  4056f6:	dd18      	ble.n	40572a <_svfprintf_r+0x2ba>
  4056f8:	3201      	adds	r2, #1
  4056fa:	48b7      	ldr	r0, [pc, #732]	; (4059d8 <_svfprintf_r+0x568>)
  4056fc:	9226      	str	r2, [sp, #152]	; 0x98
  4056fe:	3110      	adds	r1, #16
  405700:	2a07      	cmp	r2, #7
  405702:	9127      	str	r1, [sp, #156]	; 0x9c
  405704:	e883 0081 	stmia.w	r3, {r0, r7}
  405708:	ddef      	ble.n	4056ea <_svfprintf_r+0x27a>
  40570a:	aa25      	add	r2, sp, #148	; 0x94
  40570c:	4629      	mov	r1, r5
  40570e:	4620      	mov	r0, r4
  405710:	f004 face 	bl	409cb0 <__ssprint_r>
  405714:	2800      	cmp	r0, #0
  405716:	f47f af7d 	bne.w	405614 <_svfprintf_r+0x1a4>
  40571a:	f1ab 0b10 	sub.w	fp, fp, #16
  40571e:	f1bb 0f10 	cmp.w	fp, #16
  405722:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405724:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405726:	464b      	mov	r3, r9
  405728:	dce6      	bgt.n	4056f8 <_svfprintf_r+0x288>
  40572a:	4645      	mov	r5, r8
  40572c:	460c      	mov	r4, r1
  40572e:	4698      	mov	r8, r3
  405730:	3201      	adds	r2, #1
  405732:	4ba9      	ldr	r3, [pc, #676]	; (4059d8 <_svfprintf_r+0x568>)
  405734:	9226      	str	r2, [sp, #152]	; 0x98
  405736:	445c      	add	r4, fp
  405738:	2a07      	cmp	r2, #7
  40573a:	9427      	str	r4, [sp, #156]	; 0x9c
  40573c:	e888 0808 	stmia.w	r8, {r3, fp}
  405740:	f300 8498 	bgt.w	406074 <_svfprintf_r+0xc04>
  405744:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405748:	f108 0808 	add.w	r8, r8, #8
  40574c:	b177      	cbz	r7, 40576c <_svfprintf_r+0x2fc>
  40574e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405750:	3301      	adds	r3, #1
  405752:	3401      	adds	r4, #1
  405754:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405758:	2201      	movs	r2, #1
  40575a:	2b07      	cmp	r3, #7
  40575c:	9427      	str	r4, [sp, #156]	; 0x9c
  40575e:	9326      	str	r3, [sp, #152]	; 0x98
  405760:	e888 0006 	stmia.w	r8, {r1, r2}
  405764:	f300 83db 	bgt.w	405f1e <_svfprintf_r+0xaae>
  405768:	f108 0808 	add.w	r8, r8, #8
  40576c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40576e:	b16b      	cbz	r3, 40578c <_svfprintf_r+0x31c>
  405770:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405772:	3301      	adds	r3, #1
  405774:	3402      	adds	r4, #2
  405776:	a91e      	add	r1, sp, #120	; 0x78
  405778:	2202      	movs	r2, #2
  40577a:	2b07      	cmp	r3, #7
  40577c:	9427      	str	r4, [sp, #156]	; 0x9c
  40577e:	9326      	str	r3, [sp, #152]	; 0x98
  405780:	e888 0006 	stmia.w	r8, {r1, r2}
  405784:	f300 83d6 	bgt.w	405f34 <_svfprintf_r+0xac4>
  405788:	f108 0808 	add.w	r8, r8, #8
  40578c:	2d80      	cmp	r5, #128	; 0x80
  40578e:	f000 8315 	beq.w	405dbc <_svfprintf_r+0x94c>
  405792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405794:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405796:	1a9f      	subs	r7, r3, r2
  405798:	2f00      	cmp	r7, #0
  40579a:	dd36      	ble.n	40580a <_svfprintf_r+0x39a>
  40579c:	2f10      	cmp	r7, #16
  40579e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4057a0:	4d8e      	ldr	r5, [pc, #568]	; (4059dc <_svfprintf_r+0x56c>)
  4057a2:	dd27      	ble.n	4057f4 <_svfprintf_r+0x384>
  4057a4:	4642      	mov	r2, r8
  4057a6:	4621      	mov	r1, r4
  4057a8:	46b0      	mov	r8, r6
  4057aa:	f04f 0b10 	mov.w	fp, #16
  4057ae:	462e      	mov	r6, r5
  4057b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4057b2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4057b4:	e004      	b.n	4057c0 <_svfprintf_r+0x350>
  4057b6:	3f10      	subs	r7, #16
  4057b8:	2f10      	cmp	r7, #16
  4057ba:	f102 0208 	add.w	r2, r2, #8
  4057be:	dd15      	ble.n	4057ec <_svfprintf_r+0x37c>
  4057c0:	3301      	adds	r3, #1
  4057c2:	3110      	adds	r1, #16
  4057c4:	2b07      	cmp	r3, #7
  4057c6:	9127      	str	r1, [sp, #156]	; 0x9c
  4057c8:	9326      	str	r3, [sp, #152]	; 0x98
  4057ca:	e882 0840 	stmia.w	r2, {r6, fp}
  4057ce:	ddf2      	ble.n	4057b6 <_svfprintf_r+0x346>
  4057d0:	aa25      	add	r2, sp, #148	; 0x94
  4057d2:	4629      	mov	r1, r5
  4057d4:	4620      	mov	r0, r4
  4057d6:	f004 fa6b 	bl	409cb0 <__ssprint_r>
  4057da:	2800      	cmp	r0, #0
  4057dc:	f47f af1a 	bne.w	405614 <_svfprintf_r+0x1a4>
  4057e0:	3f10      	subs	r7, #16
  4057e2:	2f10      	cmp	r7, #16
  4057e4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4057e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4057e8:	464a      	mov	r2, r9
  4057ea:	dce9      	bgt.n	4057c0 <_svfprintf_r+0x350>
  4057ec:	4635      	mov	r5, r6
  4057ee:	460c      	mov	r4, r1
  4057f0:	4646      	mov	r6, r8
  4057f2:	4690      	mov	r8, r2
  4057f4:	3301      	adds	r3, #1
  4057f6:	443c      	add	r4, r7
  4057f8:	2b07      	cmp	r3, #7
  4057fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4057fc:	9326      	str	r3, [sp, #152]	; 0x98
  4057fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  405802:	f300 8381 	bgt.w	405f08 <_svfprintf_r+0xa98>
  405806:	f108 0808 	add.w	r8, r8, #8
  40580a:	9b07      	ldr	r3, [sp, #28]
  40580c:	05df      	lsls	r7, r3, #23
  40580e:	f100 8268 	bmi.w	405ce2 <_svfprintf_r+0x872>
  405812:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405814:	990e      	ldr	r1, [sp, #56]	; 0x38
  405816:	f8c8 6000 	str.w	r6, [r8]
  40581a:	3301      	adds	r3, #1
  40581c:	440c      	add	r4, r1
  40581e:	2b07      	cmp	r3, #7
  405820:	9427      	str	r4, [sp, #156]	; 0x9c
  405822:	f8c8 1004 	str.w	r1, [r8, #4]
  405826:	9326      	str	r3, [sp, #152]	; 0x98
  405828:	f300 834d 	bgt.w	405ec6 <_svfprintf_r+0xa56>
  40582c:	f108 0808 	add.w	r8, r8, #8
  405830:	9b07      	ldr	r3, [sp, #28]
  405832:	075b      	lsls	r3, r3, #29
  405834:	d53a      	bpl.n	4058ac <_svfprintf_r+0x43c>
  405836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405838:	9a08      	ldr	r2, [sp, #32]
  40583a:	1a9d      	subs	r5, r3, r2
  40583c:	2d00      	cmp	r5, #0
  40583e:	dd35      	ble.n	4058ac <_svfprintf_r+0x43c>
  405840:	2d10      	cmp	r5, #16
  405842:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405844:	dd20      	ble.n	405888 <_svfprintf_r+0x418>
  405846:	2610      	movs	r6, #16
  405848:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40584a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40584e:	e004      	b.n	40585a <_svfprintf_r+0x3ea>
  405850:	3d10      	subs	r5, #16
  405852:	2d10      	cmp	r5, #16
  405854:	f108 0808 	add.w	r8, r8, #8
  405858:	dd16      	ble.n	405888 <_svfprintf_r+0x418>
  40585a:	3301      	adds	r3, #1
  40585c:	4a5e      	ldr	r2, [pc, #376]	; (4059d8 <_svfprintf_r+0x568>)
  40585e:	9326      	str	r3, [sp, #152]	; 0x98
  405860:	3410      	adds	r4, #16
  405862:	2b07      	cmp	r3, #7
  405864:	9427      	str	r4, [sp, #156]	; 0x9c
  405866:	e888 0044 	stmia.w	r8, {r2, r6}
  40586a:	ddf1      	ble.n	405850 <_svfprintf_r+0x3e0>
  40586c:	aa25      	add	r2, sp, #148	; 0x94
  40586e:	4659      	mov	r1, fp
  405870:	4638      	mov	r0, r7
  405872:	f004 fa1d 	bl	409cb0 <__ssprint_r>
  405876:	2800      	cmp	r0, #0
  405878:	f47f aecc 	bne.w	405614 <_svfprintf_r+0x1a4>
  40587c:	3d10      	subs	r5, #16
  40587e:	2d10      	cmp	r5, #16
  405880:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405882:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405884:	46c8      	mov	r8, r9
  405886:	dce8      	bgt.n	40585a <_svfprintf_r+0x3ea>
  405888:	3301      	adds	r3, #1
  40588a:	4a53      	ldr	r2, [pc, #332]	; (4059d8 <_svfprintf_r+0x568>)
  40588c:	9326      	str	r3, [sp, #152]	; 0x98
  40588e:	442c      	add	r4, r5
  405890:	2b07      	cmp	r3, #7
  405892:	9427      	str	r4, [sp, #156]	; 0x9c
  405894:	e888 0024 	stmia.w	r8, {r2, r5}
  405898:	dd08      	ble.n	4058ac <_svfprintf_r+0x43c>
  40589a:	aa25      	add	r2, sp, #148	; 0x94
  40589c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40589e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4058a0:	f004 fa06 	bl	409cb0 <__ssprint_r>
  4058a4:	2800      	cmp	r0, #0
  4058a6:	f47f aeb5 	bne.w	405614 <_svfprintf_r+0x1a4>
  4058aa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4058ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4058b0:	9908      	ldr	r1, [sp, #32]
  4058b2:	428a      	cmp	r2, r1
  4058b4:	bfac      	ite	ge
  4058b6:	189b      	addge	r3, r3, r2
  4058b8:	185b      	addlt	r3, r3, r1
  4058ba:	9309      	str	r3, [sp, #36]	; 0x24
  4058bc:	2c00      	cmp	r4, #0
  4058be:	f040 830d 	bne.w	405edc <_svfprintf_r+0xa6c>
  4058c2:	2300      	movs	r3, #0
  4058c4:	9326      	str	r3, [sp, #152]	; 0x98
  4058c6:	46c8      	mov	r8, r9
  4058c8:	e5f9      	b.n	4054be <_svfprintf_r+0x4e>
  4058ca:	9311      	str	r3, [sp, #68]	; 0x44
  4058cc:	f01b 0320 	ands.w	r3, fp, #32
  4058d0:	f040 81e3 	bne.w	405c9a <_svfprintf_r+0x82a>
  4058d4:	f01b 0210 	ands.w	r2, fp, #16
  4058d8:	f040 842e 	bne.w	406138 <_svfprintf_r+0xcc8>
  4058dc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4058e0:	f000 842a 	beq.w	406138 <_svfprintf_r+0xcc8>
  4058e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4058e6:	4613      	mov	r3, r2
  4058e8:	460a      	mov	r2, r1
  4058ea:	3204      	adds	r2, #4
  4058ec:	880c      	ldrh	r4, [r1, #0]
  4058ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4058f0:	2500      	movs	r5, #0
  4058f2:	e6b0      	b.n	405656 <_svfprintf_r+0x1e6>
  4058f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4058f6:	9311      	str	r3, [sp, #68]	; 0x44
  4058f8:	6816      	ldr	r6, [r2, #0]
  4058fa:	2400      	movs	r4, #0
  4058fc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  405900:	1d15      	adds	r5, r2, #4
  405902:	2e00      	cmp	r6, #0
  405904:	f000 86a7 	beq.w	406656 <_svfprintf_r+0x11e6>
  405908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40590a:	1c53      	adds	r3, r2, #1
  40590c:	f000 8609 	beq.w	406522 <_svfprintf_r+0x10b2>
  405910:	4621      	mov	r1, r4
  405912:	4630      	mov	r0, r6
  405914:	f003 fc34 	bl	409180 <memchr>
  405918:	2800      	cmp	r0, #0
  40591a:	f000 86e1 	beq.w	4066e0 <_svfprintf_r+0x1270>
  40591e:	1b83      	subs	r3, r0, r6
  405920:	930e      	str	r3, [sp, #56]	; 0x38
  405922:	940a      	str	r4, [sp, #40]	; 0x28
  405924:	950f      	str	r5, [sp, #60]	; 0x3c
  405926:	f8cd b01c 	str.w	fp, [sp, #28]
  40592a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40592e:	9308      	str	r3, [sp, #32]
  405930:	9412      	str	r4, [sp, #72]	; 0x48
  405932:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405936:	e6b3      	b.n	4056a0 <_svfprintf_r+0x230>
  405938:	f89a 3000 	ldrb.w	r3, [sl]
  40593c:	2201      	movs	r2, #1
  40593e:	212b      	movs	r1, #43	; 0x2b
  405940:	e5ee      	b.n	405520 <_svfprintf_r+0xb0>
  405942:	f04b 0b20 	orr.w	fp, fp, #32
  405946:	f89a 3000 	ldrb.w	r3, [sl]
  40594a:	e5e9      	b.n	405520 <_svfprintf_r+0xb0>
  40594c:	9311      	str	r3, [sp, #68]	; 0x44
  40594e:	2a00      	cmp	r2, #0
  405950:	f040 8795 	bne.w	40687e <_svfprintf_r+0x140e>
  405954:	4b22      	ldr	r3, [pc, #136]	; (4059e0 <_svfprintf_r+0x570>)
  405956:	9318      	str	r3, [sp, #96]	; 0x60
  405958:	f01b 0f20 	tst.w	fp, #32
  40595c:	f040 8111 	bne.w	405b82 <_svfprintf_r+0x712>
  405960:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405962:	f01b 0f10 	tst.w	fp, #16
  405966:	4613      	mov	r3, r2
  405968:	f040 83e1 	bne.w	40612e <_svfprintf_r+0xcbe>
  40596c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405970:	f000 83dd 	beq.w	40612e <_svfprintf_r+0xcbe>
  405974:	3304      	adds	r3, #4
  405976:	8814      	ldrh	r4, [r2, #0]
  405978:	930f      	str	r3, [sp, #60]	; 0x3c
  40597a:	2500      	movs	r5, #0
  40597c:	f01b 0f01 	tst.w	fp, #1
  405980:	f000 810c 	beq.w	405b9c <_svfprintf_r+0x72c>
  405984:	ea54 0305 	orrs.w	r3, r4, r5
  405988:	f000 8108 	beq.w	405b9c <_svfprintf_r+0x72c>
  40598c:	2330      	movs	r3, #48	; 0x30
  40598e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  405992:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  405996:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40599a:	f04b 0b02 	orr.w	fp, fp, #2
  40599e:	2302      	movs	r3, #2
  4059a0:	e659      	b.n	405656 <_svfprintf_r+0x1e6>
  4059a2:	f89a 3000 	ldrb.w	r3, [sl]
  4059a6:	2900      	cmp	r1, #0
  4059a8:	f47f adba 	bne.w	405520 <_svfprintf_r+0xb0>
  4059ac:	2201      	movs	r2, #1
  4059ae:	2120      	movs	r1, #32
  4059b0:	e5b6      	b.n	405520 <_svfprintf_r+0xb0>
  4059b2:	f04b 0b01 	orr.w	fp, fp, #1
  4059b6:	f89a 3000 	ldrb.w	r3, [sl]
  4059ba:	e5b1      	b.n	405520 <_svfprintf_r+0xb0>
  4059bc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4059be:	6823      	ldr	r3, [r4, #0]
  4059c0:	930d      	str	r3, [sp, #52]	; 0x34
  4059c2:	4618      	mov	r0, r3
  4059c4:	2800      	cmp	r0, #0
  4059c6:	4623      	mov	r3, r4
  4059c8:	f103 0304 	add.w	r3, r3, #4
  4059cc:	f6ff ae0a 	blt.w	4055e4 <_svfprintf_r+0x174>
  4059d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4059d2:	f89a 3000 	ldrb.w	r3, [sl]
  4059d6:	e5a3      	b.n	405520 <_svfprintf_r+0xb0>
  4059d8:	0040a660 	.word	0x0040a660
  4059dc:	0040a670 	.word	0x0040a670
  4059e0:	0040a640 	.word	0x0040a640
  4059e4:	f04b 0b10 	orr.w	fp, fp, #16
  4059e8:	f01b 0f20 	tst.w	fp, #32
  4059ec:	9311      	str	r3, [sp, #68]	; 0x44
  4059ee:	f43f ae23 	beq.w	405638 <_svfprintf_r+0x1c8>
  4059f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4059f4:	3507      	adds	r5, #7
  4059f6:	f025 0307 	bic.w	r3, r5, #7
  4059fa:	f103 0208 	add.w	r2, r3, #8
  4059fe:	e9d3 4500 	ldrd	r4, r5, [r3]
  405a02:	920f      	str	r2, [sp, #60]	; 0x3c
  405a04:	2301      	movs	r3, #1
  405a06:	e626      	b.n	405656 <_svfprintf_r+0x1e6>
  405a08:	f89a 3000 	ldrb.w	r3, [sl]
  405a0c:	2b2a      	cmp	r3, #42	; 0x2a
  405a0e:	f10a 0401 	add.w	r4, sl, #1
  405a12:	f000 8727 	beq.w	406864 <_svfprintf_r+0x13f4>
  405a16:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405a1a:	2809      	cmp	r0, #9
  405a1c:	46a2      	mov	sl, r4
  405a1e:	f200 86ad 	bhi.w	40677c <_svfprintf_r+0x130c>
  405a22:	2300      	movs	r3, #0
  405a24:	461c      	mov	r4, r3
  405a26:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405a2a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405a2e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405a32:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405a36:	2809      	cmp	r0, #9
  405a38:	d9f5      	bls.n	405a26 <_svfprintf_r+0x5b6>
  405a3a:	940a      	str	r4, [sp, #40]	; 0x28
  405a3c:	e572      	b.n	405524 <_svfprintf_r+0xb4>
  405a3e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  405a42:	f89a 3000 	ldrb.w	r3, [sl]
  405a46:	e56b      	b.n	405520 <_svfprintf_r+0xb0>
  405a48:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  405a4c:	f89a 3000 	ldrb.w	r3, [sl]
  405a50:	e566      	b.n	405520 <_svfprintf_r+0xb0>
  405a52:	f89a 3000 	ldrb.w	r3, [sl]
  405a56:	2b6c      	cmp	r3, #108	; 0x6c
  405a58:	bf03      	ittte	eq
  405a5a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  405a5e:	f04b 0b20 	orreq.w	fp, fp, #32
  405a62:	f10a 0a01 	addeq.w	sl, sl, #1
  405a66:	f04b 0b10 	orrne.w	fp, fp, #16
  405a6a:	e559      	b.n	405520 <_svfprintf_r+0xb0>
  405a6c:	2a00      	cmp	r2, #0
  405a6e:	f040 8711 	bne.w	406894 <_svfprintf_r+0x1424>
  405a72:	f01b 0f20 	tst.w	fp, #32
  405a76:	f040 84f9 	bne.w	40646c <_svfprintf_r+0xffc>
  405a7a:	f01b 0f10 	tst.w	fp, #16
  405a7e:	f040 84ac 	bne.w	4063da <_svfprintf_r+0xf6a>
  405a82:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405a86:	f000 84a8 	beq.w	4063da <_svfprintf_r+0xf6a>
  405a8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405a8c:	6813      	ldr	r3, [r2, #0]
  405a8e:	3204      	adds	r2, #4
  405a90:	920f      	str	r2, [sp, #60]	; 0x3c
  405a92:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  405a96:	801a      	strh	r2, [r3, #0]
  405a98:	e511      	b.n	4054be <_svfprintf_r+0x4e>
  405a9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405a9c:	4bb3      	ldr	r3, [pc, #716]	; (405d6c <_svfprintf_r+0x8fc>)
  405a9e:	680c      	ldr	r4, [r1, #0]
  405aa0:	9318      	str	r3, [sp, #96]	; 0x60
  405aa2:	2230      	movs	r2, #48	; 0x30
  405aa4:	2378      	movs	r3, #120	; 0x78
  405aa6:	3104      	adds	r1, #4
  405aa8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  405aac:	9311      	str	r3, [sp, #68]	; 0x44
  405aae:	f04b 0b02 	orr.w	fp, fp, #2
  405ab2:	910f      	str	r1, [sp, #60]	; 0x3c
  405ab4:	2500      	movs	r5, #0
  405ab6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  405aba:	2302      	movs	r3, #2
  405abc:	e5cb      	b.n	405656 <_svfprintf_r+0x1e6>
  405abe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405ac0:	9311      	str	r3, [sp, #68]	; 0x44
  405ac2:	680a      	ldr	r2, [r1, #0]
  405ac4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405ac8:	2300      	movs	r3, #0
  405aca:	460a      	mov	r2, r1
  405acc:	461f      	mov	r7, r3
  405ace:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405ad2:	3204      	adds	r2, #4
  405ad4:	2301      	movs	r3, #1
  405ad6:	9308      	str	r3, [sp, #32]
  405ad8:	f8cd b01c 	str.w	fp, [sp, #28]
  405adc:	970a      	str	r7, [sp, #40]	; 0x28
  405ade:	9712      	str	r7, [sp, #72]	; 0x48
  405ae0:	920f      	str	r2, [sp, #60]	; 0x3c
  405ae2:	930e      	str	r3, [sp, #56]	; 0x38
  405ae4:	ae28      	add	r6, sp, #160	; 0xa0
  405ae6:	e5df      	b.n	4056a8 <_svfprintf_r+0x238>
  405ae8:	9311      	str	r3, [sp, #68]	; 0x44
  405aea:	2a00      	cmp	r2, #0
  405aec:	f040 86ea 	bne.w	4068c4 <_svfprintf_r+0x1454>
  405af0:	f01b 0f20 	tst.w	fp, #32
  405af4:	d15d      	bne.n	405bb2 <_svfprintf_r+0x742>
  405af6:	f01b 0f10 	tst.w	fp, #16
  405afa:	f040 8308 	bne.w	40610e <_svfprintf_r+0xc9e>
  405afe:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405b02:	f000 8304 	beq.w	40610e <_svfprintf_r+0xc9e>
  405b06:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405b08:	f9b1 4000 	ldrsh.w	r4, [r1]
  405b0c:	3104      	adds	r1, #4
  405b0e:	17e5      	asrs	r5, r4, #31
  405b10:	4622      	mov	r2, r4
  405b12:	462b      	mov	r3, r5
  405b14:	910f      	str	r1, [sp, #60]	; 0x3c
  405b16:	2a00      	cmp	r2, #0
  405b18:	f173 0300 	sbcs.w	r3, r3, #0
  405b1c:	db58      	blt.n	405bd0 <_svfprintf_r+0x760>
  405b1e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405b20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405b24:	1c4a      	adds	r2, r1, #1
  405b26:	f04f 0301 	mov.w	r3, #1
  405b2a:	f47f ad9b 	bne.w	405664 <_svfprintf_r+0x1f4>
  405b2e:	ea54 0205 	orrs.w	r2, r4, r5
  405b32:	f000 81df 	beq.w	405ef4 <_svfprintf_r+0xa84>
  405b36:	f8cd b01c 	str.w	fp, [sp, #28]
  405b3a:	2b01      	cmp	r3, #1
  405b3c:	f000 827b 	beq.w	406036 <_svfprintf_r+0xbc6>
  405b40:	2b02      	cmp	r3, #2
  405b42:	f040 8206 	bne.w	405f52 <_svfprintf_r+0xae2>
  405b46:	9818      	ldr	r0, [sp, #96]	; 0x60
  405b48:	464e      	mov	r6, r9
  405b4a:	0923      	lsrs	r3, r4, #4
  405b4c:	f004 010f 	and.w	r1, r4, #15
  405b50:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405b54:	092a      	lsrs	r2, r5, #4
  405b56:	461c      	mov	r4, r3
  405b58:	4615      	mov	r5, r2
  405b5a:	5c43      	ldrb	r3, [r0, r1]
  405b5c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  405b60:	ea54 0305 	orrs.w	r3, r4, r5
  405b64:	d1f1      	bne.n	405b4a <_svfprintf_r+0x6da>
  405b66:	eba9 0306 	sub.w	r3, r9, r6
  405b6a:	930e      	str	r3, [sp, #56]	; 0x38
  405b6c:	e590      	b.n	405690 <_svfprintf_r+0x220>
  405b6e:	9311      	str	r3, [sp, #68]	; 0x44
  405b70:	2a00      	cmp	r2, #0
  405b72:	f040 86a3 	bne.w	4068bc <_svfprintf_r+0x144c>
  405b76:	4b7e      	ldr	r3, [pc, #504]	; (405d70 <_svfprintf_r+0x900>)
  405b78:	9318      	str	r3, [sp, #96]	; 0x60
  405b7a:	f01b 0f20 	tst.w	fp, #32
  405b7e:	f43f aeef 	beq.w	405960 <_svfprintf_r+0x4f0>
  405b82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405b84:	3507      	adds	r5, #7
  405b86:	f025 0307 	bic.w	r3, r5, #7
  405b8a:	f103 0208 	add.w	r2, r3, #8
  405b8e:	f01b 0f01 	tst.w	fp, #1
  405b92:	920f      	str	r2, [sp, #60]	; 0x3c
  405b94:	e9d3 4500 	ldrd	r4, r5, [r3]
  405b98:	f47f aef4 	bne.w	405984 <_svfprintf_r+0x514>
  405b9c:	2302      	movs	r3, #2
  405b9e:	e55a      	b.n	405656 <_svfprintf_r+0x1e6>
  405ba0:	9311      	str	r3, [sp, #68]	; 0x44
  405ba2:	2a00      	cmp	r2, #0
  405ba4:	f040 8686 	bne.w	4068b4 <_svfprintf_r+0x1444>
  405ba8:	f04b 0b10 	orr.w	fp, fp, #16
  405bac:	f01b 0f20 	tst.w	fp, #32
  405bb0:	d0a1      	beq.n	405af6 <_svfprintf_r+0x686>
  405bb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405bb4:	3507      	adds	r5, #7
  405bb6:	f025 0507 	bic.w	r5, r5, #7
  405bba:	e9d5 2300 	ldrd	r2, r3, [r5]
  405bbe:	2a00      	cmp	r2, #0
  405bc0:	f105 0108 	add.w	r1, r5, #8
  405bc4:	461d      	mov	r5, r3
  405bc6:	f173 0300 	sbcs.w	r3, r3, #0
  405bca:	910f      	str	r1, [sp, #60]	; 0x3c
  405bcc:	4614      	mov	r4, r2
  405bce:	daa6      	bge.n	405b1e <_svfprintf_r+0x6ae>
  405bd0:	272d      	movs	r7, #45	; 0x2d
  405bd2:	4264      	negs	r4, r4
  405bd4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405bd8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405bdc:	2301      	movs	r3, #1
  405bde:	e53d      	b.n	40565c <_svfprintf_r+0x1ec>
  405be0:	9311      	str	r3, [sp, #68]	; 0x44
  405be2:	2a00      	cmp	r2, #0
  405be4:	f040 8662 	bne.w	4068ac <_svfprintf_r+0x143c>
  405be8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405bea:	3507      	adds	r5, #7
  405bec:	f025 0307 	bic.w	r3, r5, #7
  405bf0:	f103 0208 	add.w	r2, r3, #8
  405bf4:	920f      	str	r2, [sp, #60]	; 0x3c
  405bf6:	681a      	ldr	r2, [r3, #0]
  405bf8:	9215      	str	r2, [sp, #84]	; 0x54
  405bfa:	685b      	ldr	r3, [r3, #4]
  405bfc:	9314      	str	r3, [sp, #80]	; 0x50
  405bfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405c00:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405c02:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  405c06:	4628      	mov	r0, r5
  405c08:	4621      	mov	r1, r4
  405c0a:	f04f 32ff 	mov.w	r2, #4294967295
  405c0e:	4b59      	ldr	r3, [pc, #356]	; (405d74 <_svfprintf_r+0x904>)
  405c10:	f004 faca 	bl	40a1a8 <__aeabi_dcmpun>
  405c14:	2800      	cmp	r0, #0
  405c16:	f040 834a 	bne.w	4062ae <_svfprintf_r+0xe3e>
  405c1a:	4628      	mov	r0, r5
  405c1c:	4621      	mov	r1, r4
  405c1e:	f04f 32ff 	mov.w	r2, #4294967295
  405c22:	4b54      	ldr	r3, [pc, #336]	; (405d74 <_svfprintf_r+0x904>)
  405c24:	f7fe fde8 	bl	4047f8 <__aeabi_dcmple>
  405c28:	2800      	cmp	r0, #0
  405c2a:	f040 8340 	bne.w	4062ae <_svfprintf_r+0xe3e>
  405c2e:	a815      	add	r0, sp, #84	; 0x54
  405c30:	c80d      	ldmia	r0, {r0, r2, r3}
  405c32:	9914      	ldr	r1, [sp, #80]	; 0x50
  405c34:	f7fe fdd6 	bl	4047e4 <__aeabi_dcmplt>
  405c38:	2800      	cmp	r0, #0
  405c3a:	f040 8530 	bne.w	40669e <_svfprintf_r+0x122e>
  405c3e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405c42:	4e4d      	ldr	r6, [pc, #308]	; (405d78 <_svfprintf_r+0x908>)
  405c44:	4b4d      	ldr	r3, [pc, #308]	; (405d7c <_svfprintf_r+0x90c>)
  405c46:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  405c4a:	9007      	str	r0, [sp, #28]
  405c4c:	9811      	ldr	r0, [sp, #68]	; 0x44
  405c4e:	2203      	movs	r2, #3
  405c50:	2100      	movs	r1, #0
  405c52:	9208      	str	r2, [sp, #32]
  405c54:	910a      	str	r1, [sp, #40]	; 0x28
  405c56:	2847      	cmp	r0, #71	; 0x47
  405c58:	bfd8      	it	le
  405c5a:	461e      	movle	r6, r3
  405c5c:	920e      	str	r2, [sp, #56]	; 0x38
  405c5e:	9112      	str	r1, [sp, #72]	; 0x48
  405c60:	e51e      	b.n	4056a0 <_svfprintf_r+0x230>
  405c62:	f04b 0b08 	orr.w	fp, fp, #8
  405c66:	f89a 3000 	ldrb.w	r3, [sl]
  405c6a:	e459      	b.n	405520 <_svfprintf_r+0xb0>
  405c6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405c70:	2300      	movs	r3, #0
  405c72:	461c      	mov	r4, r3
  405c74:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405c78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405c7c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405c80:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405c84:	2809      	cmp	r0, #9
  405c86:	d9f5      	bls.n	405c74 <_svfprintf_r+0x804>
  405c88:	940d      	str	r4, [sp, #52]	; 0x34
  405c8a:	e44b      	b.n	405524 <_svfprintf_r+0xb4>
  405c8c:	f04b 0b10 	orr.w	fp, fp, #16
  405c90:	9311      	str	r3, [sp, #68]	; 0x44
  405c92:	f01b 0320 	ands.w	r3, fp, #32
  405c96:	f43f ae1d 	beq.w	4058d4 <_svfprintf_r+0x464>
  405c9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405c9c:	3507      	adds	r5, #7
  405c9e:	f025 0307 	bic.w	r3, r5, #7
  405ca2:	f103 0208 	add.w	r2, r3, #8
  405ca6:	e9d3 4500 	ldrd	r4, r5, [r3]
  405caa:	920f      	str	r2, [sp, #60]	; 0x3c
  405cac:	2300      	movs	r3, #0
  405cae:	e4d2      	b.n	405656 <_svfprintf_r+0x1e6>
  405cb0:	9311      	str	r3, [sp, #68]	; 0x44
  405cb2:	2a00      	cmp	r2, #0
  405cb4:	f040 85e7 	bne.w	406886 <_svfprintf_r+0x1416>
  405cb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405cba:	2a00      	cmp	r2, #0
  405cbc:	f43f aca3 	beq.w	405606 <_svfprintf_r+0x196>
  405cc0:	2300      	movs	r3, #0
  405cc2:	2101      	movs	r1, #1
  405cc4:	461f      	mov	r7, r3
  405cc6:	9108      	str	r1, [sp, #32]
  405cc8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405ccc:	f8cd b01c 	str.w	fp, [sp, #28]
  405cd0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405cd4:	930a      	str	r3, [sp, #40]	; 0x28
  405cd6:	9312      	str	r3, [sp, #72]	; 0x48
  405cd8:	910e      	str	r1, [sp, #56]	; 0x38
  405cda:	ae28      	add	r6, sp, #160	; 0xa0
  405cdc:	e4e4      	b.n	4056a8 <_svfprintf_r+0x238>
  405cde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405ce0:	e534      	b.n	40574c <_svfprintf_r+0x2dc>
  405ce2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ce4:	2b65      	cmp	r3, #101	; 0x65
  405ce6:	f340 80a7 	ble.w	405e38 <_svfprintf_r+0x9c8>
  405cea:	a815      	add	r0, sp, #84	; 0x54
  405cec:	c80d      	ldmia	r0, {r0, r2, r3}
  405cee:	9914      	ldr	r1, [sp, #80]	; 0x50
  405cf0:	f7fe fd6e 	bl	4047d0 <__aeabi_dcmpeq>
  405cf4:	2800      	cmp	r0, #0
  405cf6:	f000 8150 	beq.w	405f9a <_svfprintf_r+0xb2a>
  405cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405cfc:	4a20      	ldr	r2, [pc, #128]	; (405d80 <_svfprintf_r+0x910>)
  405cfe:	f8c8 2000 	str.w	r2, [r8]
  405d02:	3301      	adds	r3, #1
  405d04:	3401      	adds	r4, #1
  405d06:	2201      	movs	r2, #1
  405d08:	2b07      	cmp	r3, #7
  405d0a:	9427      	str	r4, [sp, #156]	; 0x9c
  405d0c:	9326      	str	r3, [sp, #152]	; 0x98
  405d0e:	f8c8 2004 	str.w	r2, [r8, #4]
  405d12:	f300 836a 	bgt.w	4063ea <_svfprintf_r+0xf7a>
  405d16:	f108 0808 	add.w	r8, r8, #8
  405d1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405d1c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405d1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405d20:	4293      	cmp	r3, r2
  405d22:	db03      	blt.n	405d2c <_svfprintf_r+0x8bc>
  405d24:	9b07      	ldr	r3, [sp, #28]
  405d26:	07dd      	lsls	r5, r3, #31
  405d28:	f57f ad82 	bpl.w	405830 <_svfprintf_r+0x3c0>
  405d2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d2e:	9919      	ldr	r1, [sp, #100]	; 0x64
  405d30:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405d32:	f8c8 2000 	str.w	r2, [r8]
  405d36:	3301      	adds	r3, #1
  405d38:	440c      	add	r4, r1
  405d3a:	2b07      	cmp	r3, #7
  405d3c:	f8c8 1004 	str.w	r1, [r8, #4]
  405d40:	9427      	str	r4, [sp, #156]	; 0x9c
  405d42:	9326      	str	r3, [sp, #152]	; 0x98
  405d44:	f300 839e 	bgt.w	406484 <_svfprintf_r+0x1014>
  405d48:	f108 0808 	add.w	r8, r8, #8
  405d4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405d4e:	1e5e      	subs	r6, r3, #1
  405d50:	2e00      	cmp	r6, #0
  405d52:	f77f ad6d 	ble.w	405830 <_svfprintf_r+0x3c0>
  405d56:	2e10      	cmp	r6, #16
  405d58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d5a:	4d0a      	ldr	r5, [pc, #40]	; (405d84 <_svfprintf_r+0x914>)
  405d5c:	f340 81f5 	ble.w	40614a <_svfprintf_r+0xcda>
  405d60:	4622      	mov	r2, r4
  405d62:	2710      	movs	r7, #16
  405d64:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405d68:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405d6a:	e013      	b.n	405d94 <_svfprintf_r+0x924>
  405d6c:	0040a640 	.word	0x0040a640
  405d70:	0040a62c 	.word	0x0040a62c
  405d74:	7fefffff 	.word	0x7fefffff
  405d78:	0040a620 	.word	0x0040a620
  405d7c:	0040a61c 	.word	0x0040a61c
  405d80:	0040a65c 	.word	0x0040a65c
  405d84:	0040a670 	.word	0x0040a670
  405d88:	f108 0808 	add.w	r8, r8, #8
  405d8c:	3e10      	subs	r6, #16
  405d8e:	2e10      	cmp	r6, #16
  405d90:	f340 81da 	ble.w	406148 <_svfprintf_r+0xcd8>
  405d94:	3301      	adds	r3, #1
  405d96:	3210      	adds	r2, #16
  405d98:	2b07      	cmp	r3, #7
  405d9a:	9227      	str	r2, [sp, #156]	; 0x9c
  405d9c:	9326      	str	r3, [sp, #152]	; 0x98
  405d9e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405da2:	ddf1      	ble.n	405d88 <_svfprintf_r+0x918>
  405da4:	aa25      	add	r2, sp, #148	; 0x94
  405da6:	4621      	mov	r1, r4
  405da8:	4658      	mov	r0, fp
  405daa:	f003 ff81 	bl	409cb0 <__ssprint_r>
  405dae:	2800      	cmp	r0, #0
  405db0:	f47f ac30 	bne.w	405614 <_svfprintf_r+0x1a4>
  405db4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405db6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405db8:	46c8      	mov	r8, r9
  405dba:	e7e7      	b.n	405d8c <_svfprintf_r+0x91c>
  405dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405dbe:	9a08      	ldr	r2, [sp, #32]
  405dc0:	1a9f      	subs	r7, r3, r2
  405dc2:	2f00      	cmp	r7, #0
  405dc4:	f77f ace5 	ble.w	405792 <_svfprintf_r+0x322>
  405dc8:	2f10      	cmp	r7, #16
  405dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405dcc:	4db6      	ldr	r5, [pc, #728]	; (4060a8 <_svfprintf_r+0xc38>)
  405dce:	dd27      	ble.n	405e20 <_svfprintf_r+0x9b0>
  405dd0:	4642      	mov	r2, r8
  405dd2:	4621      	mov	r1, r4
  405dd4:	46b0      	mov	r8, r6
  405dd6:	f04f 0b10 	mov.w	fp, #16
  405dda:	462e      	mov	r6, r5
  405ddc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405dde:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405de0:	e004      	b.n	405dec <_svfprintf_r+0x97c>
  405de2:	3f10      	subs	r7, #16
  405de4:	2f10      	cmp	r7, #16
  405de6:	f102 0208 	add.w	r2, r2, #8
  405dea:	dd15      	ble.n	405e18 <_svfprintf_r+0x9a8>
  405dec:	3301      	adds	r3, #1
  405dee:	3110      	adds	r1, #16
  405df0:	2b07      	cmp	r3, #7
  405df2:	9127      	str	r1, [sp, #156]	; 0x9c
  405df4:	9326      	str	r3, [sp, #152]	; 0x98
  405df6:	e882 0840 	stmia.w	r2, {r6, fp}
  405dfa:	ddf2      	ble.n	405de2 <_svfprintf_r+0x972>
  405dfc:	aa25      	add	r2, sp, #148	; 0x94
  405dfe:	4629      	mov	r1, r5
  405e00:	4620      	mov	r0, r4
  405e02:	f003 ff55 	bl	409cb0 <__ssprint_r>
  405e06:	2800      	cmp	r0, #0
  405e08:	f47f ac04 	bne.w	405614 <_svfprintf_r+0x1a4>
  405e0c:	3f10      	subs	r7, #16
  405e0e:	2f10      	cmp	r7, #16
  405e10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405e14:	464a      	mov	r2, r9
  405e16:	dce9      	bgt.n	405dec <_svfprintf_r+0x97c>
  405e18:	4635      	mov	r5, r6
  405e1a:	460c      	mov	r4, r1
  405e1c:	4646      	mov	r6, r8
  405e1e:	4690      	mov	r8, r2
  405e20:	3301      	adds	r3, #1
  405e22:	443c      	add	r4, r7
  405e24:	2b07      	cmp	r3, #7
  405e26:	9427      	str	r4, [sp, #156]	; 0x9c
  405e28:	9326      	str	r3, [sp, #152]	; 0x98
  405e2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  405e2e:	f300 8232 	bgt.w	406296 <_svfprintf_r+0xe26>
  405e32:	f108 0808 	add.w	r8, r8, #8
  405e36:	e4ac      	b.n	405792 <_svfprintf_r+0x322>
  405e38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e3a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405e3c:	2b01      	cmp	r3, #1
  405e3e:	f340 81fe 	ble.w	40623e <_svfprintf_r+0xdce>
  405e42:	3701      	adds	r7, #1
  405e44:	3401      	adds	r4, #1
  405e46:	2301      	movs	r3, #1
  405e48:	2f07      	cmp	r7, #7
  405e4a:	9427      	str	r4, [sp, #156]	; 0x9c
  405e4c:	9726      	str	r7, [sp, #152]	; 0x98
  405e4e:	f8c8 6000 	str.w	r6, [r8]
  405e52:	f8c8 3004 	str.w	r3, [r8, #4]
  405e56:	f300 8203 	bgt.w	406260 <_svfprintf_r+0xdf0>
  405e5a:	f108 0808 	add.w	r8, r8, #8
  405e5e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405e60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  405e62:	f8c8 3000 	str.w	r3, [r8]
  405e66:	3701      	adds	r7, #1
  405e68:	4414      	add	r4, r2
  405e6a:	2f07      	cmp	r7, #7
  405e6c:	9427      	str	r4, [sp, #156]	; 0x9c
  405e6e:	9726      	str	r7, [sp, #152]	; 0x98
  405e70:	f8c8 2004 	str.w	r2, [r8, #4]
  405e74:	f300 8200 	bgt.w	406278 <_svfprintf_r+0xe08>
  405e78:	f108 0808 	add.w	r8, r8, #8
  405e7c:	a815      	add	r0, sp, #84	; 0x54
  405e7e:	c80d      	ldmia	r0, {r0, r2, r3}
  405e80:	9914      	ldr	r1, [sp, #80]	; 0x50
  405e82:	f7fe fca5 	bl	4047d0 <__aeabi_dcmpeq>
  405e86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e88:	2800      	cmp	r0, #0
  405e8a:	f040 8101 	bne.w	406090 <_svfprintf_r+0xc20>
  405e8e:	3b01      	subs	r3, #1
  405e90:	3701      	adds	r7, #1
  405e92:	3601      	adds	r6, #1
  405e94:	441c      	add	r4, r3
  405e96:	2f07      	cmp	r7, #7
  405e98:	9726      	str	r7, [sp, #152]	; 0x98
  405e9a:	9427      	str	r4, [sp, #156]	; 0x9c
  405e9c:	f8c8 6000 	str.w	r6, [r8]
  405ea0:	f8c8 3004 	str.w	r3, [r8, #4]
  405ea4:	f300 8127 	bgt.w	4060f6 <_svfprintf_r+0xc86>
  405ea8:	f108 0808 	add.w	r8, r8, #8
  405eac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  405eae:	f8c8 2004 	str.w	r2, [r8, #4]
  405eb2:	3701      	adds	r7, #1
  405eb4:	4414      	add	r4, r2
  405eb6:	ab21      	add	r3, sp, #132	; 0x84
  405eb8:	2f07      	cmp	r7, #7
  405eba:	9427      	str	r4, [sp, #156]	; 0x9c
  405ebc:	9726      	str	r7, [sp, #152]	; 0x98
  405ebe:	f8c8 3000 	str.w	r3, [r8]
  405ec2:	f77f acb3 	ble.w	40582c <_svfprintf_r+0x3bc>
  405ec6:	aa25      	add	r2, sp, #148	; 0x94
  405ec8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405eca:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ecc:	f003 fef0 	bl	409cb0 <__ssprint_r>
  405ed0:	2800      	cmp	r0, #0
  405ed2:	f47f ab9f 	bne.w	405614 <_svfprintf_r+0x1a4>
  405ed6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405ed8:	46c8      	mov	r8, r9
  405eda:	e4a9      	b.n	405830 <_svfprintf_r+0x3c0>
  405edc:	aa25      	add	r2, sp, #148	; 0x94
  405ede:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ee0:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ee2:	f003 fee5 	bl	409cb0 <__ssprint_r>
  405ee6:	2800      	cmp	r0, #0
  405ee8:	f43f aceb 	beq.w	4058c2 <_svfprintf_r+0x452>
  405eec:	f7ff bb92 	b.w	405614 <_svfprintf_r+0x1a4>
  405ef0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405ef4:	2b01      	cmp	r3, #1
  405ef6:	f000 8134 	beq.w	406162 <_svfprintf_r+0xcf2>
  405efa:	2b02      	cmp	r3, #2
  405efc:	d125      	bne.n	405f4a <_svfprintf_r+0xada>
  405efe:	f8cd b01c 	str.w	fp, [sp, #28]
  405f02:	2400      	movs	r4, #0
  405f04:	2500      	movs	r5, #0
  405f06:	e61e      	b.n	405b46 <_svfprintf_r+0x6d6>
  405f08:	aa25      	add	r2, sp, #148	; 0x94
  405f0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f0e:	f003 fecf 	bl	409cb0 <__ssprint_r>
  405f12:	2800      	cmp	r0, #0
  405f14:	f47f ab7e 	bne.w	405614 <_svfprintf_r+0x1a4>
  405f18:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f1a:	46c8      	mov	r8, r9
  405f1c:	e475      	b.n	40580a <_svfprintf_r+0x39a>
  405f1e:	aa25      	add	r2, sp, #148	; 0x94
  405f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f22:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f24:	f003 fec4 	bl	409cb0 <__ssprint_r>
  405f28:	2800      	cmp	r0, #0
  405f2a:	f47f ab73 	bne.w	405614 <_svfprintf_r+0x1a4>
  405f2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f30:	46c8      	mov	r8, r9
  405f32:	e41b      	b.n	40576c <_svfprintf_r+0x2fc>
  405f34:	aa25      	add	r2, sp, #148	; 0x94
  405f36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f38:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f3a:	f003 feb9 	bl	409cb0 <__ssprint_r>
  405f3e:	2800      	cmp	r0, #0
  405f40:	f47f ab68 	bne.w	405614 <_svfprintf_r+0x1a4>
  405f44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f46:	46c8      	mov	r8, r9
  405f48:	e420      	b.n	40578c <_svfprintf_r+0x31c>
  405f4a:	f8cd b01c 	str.w	fp, [sp, #28]
  405f4e:	2400      	movs	r4, #0
  405f50:	2500      	movs	r5, #0
  405f52:	4649      	mov	r1, r9
  405f54:	e000      	b.n	405f58 <_svfprintf_r+0xae8>
  405f56:	4631      	mov	r1, r6
  405f58:	08e2      	lsrs	r2, r4, #3
  405f5a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405f5e:	08e8      	lsrs	r0, r5, #3
  405f60:	f004 0307 	and.w	r3, r4, #7
  405f64:	4605      	mov	r5, r0
  405f66:	4614      	mov	r4, r2
  405f68:	3330      	adds	r3, #48	; 0x30
  405f6a:	ea54 0205 	orrs.w	r2, r4, r5
  405f6e:	f801 3c01 	strb.w	r3, [r1, #-1]
  405f72:	f101 36ff 	add.w	r6, r1, #4294967295
  405f76:	d1ee      	bne.n	405f56 <_svfprintf_r+0xae6>
  405f78:	9a07      	ldr	r2, [sp, #28]
  405f7a:	07d2      	lsls	r2, r2, #31
  405f7c:	f57f adf3 	bpl.w	405b66 <_svfprintf_r+0x6f6>
  405f80:	2b30      	cmp	r3, #48	; 0x30
  405f82:	f43f adf0 	beq.w	405b66 <_svfprintf_r+0x6f6>
  405f86:	3902      	subs	r1, #2
  405f88:	2330      	movs	r3, #48	; 0x30
  405f8a:	f806 3c01 	strb.w	r3, [r6, #-1]
  405f8e:	eba9 0301 	sub.w	r3, r9, r1
  405f92:	930e      	str	r3, [sp, #56]	; 0x38
  405f94:	460e      	mov	r6, r1
  405f96:	f7ff bb7b 	b.w	405690 <_svfprintf_r+0x220>
  405f9a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405f9c:	2900      	cmp	r1, #0
  405f9e:	f340 822e 	ble.w	4063fe <_svfprintf_r+0xf8e>
  405fa2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fa4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405fa6:	4293      	cmp	r3, r2
  405fa8:	bfa8      	it	ge
  405faa:	4613      	movge	r3, r2
  405fac:	2b00      	cmp	r3, #0
  405fae:	461f      	mov	r7, r3
  405fb0:	dd0d      	ble.n	405fce <_svfprintf_r+0xb5e>
  405fb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fb4:	f8c8 6000 	str.w	r6, [r8]
  405fb8:	3301      	adds	r3, #1
  405fba:	443c      	add	r4, r7
  405fbc:	2b07      	cmp	r3, #7
  405fbe:	9427      	str	r4, [sp, #156]	; 0x9c
  405fc0:	f8c8 7004 	str.w	r7, [r8, #4]
  405fc4:	9326      	str	r3, [sp, #152]	; 0x98
  405fc6:	f300 831f 	bgt.w	406608 <_svfprintf_r+0x1198>
  405fca:	f108 0808 	add.w	r8, r8, #8
  405fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fd0:	2f00      	cmp	r7, #0
  405fd2:	bfa8      	it	ge
  405fd4:	1bdb      	subge	r3, r3, r7
  405fd6:	2b00      	cmp	r3, #0
  405fd8:	461f      	mov	r7, r3
  405fda:	f340 80d6 	ble.w	40618a <_svfprintf_r+0xd1a>
  405fde:	2f10      	cmp	r7, #16
  405fe0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fe2:	4d31      	ldr	r5, [pc, #196]	; (4060a8 <_svfprintf_r+0xc38>)
  405fe4:	f340 81ed 	ble.w	4063c2 <_svfprintf_r+0xf52>
  405fe8:	4642      	mov	r2, r8
  405fea:	4621      	mov	r1, r4
  405fec:	46b0      	mov	r8, r6
  405fee:	f04f 0b10 	mov.w	fp, #16
  405ff2:	462e      	mov	r6, r5
  405ff4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405ff6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405ff8:	e004      	b.n	406004 <_svfprintf_r+0xb94>
  405ffa:	3208      	adds	r2, #8
  405ffc:	3f10      	subs	r7, #16
  405ffe:	2f10      	cmp	r7, #16
  406000:	f340 81db 	ble.w	4063ba <_svfprintf_r+0xf4a>
  406004:	3301      	adds	r3, #1
  406006:	3110      	adds	r1, #16
  406008:	2b07      	cmp	r3, #7
  40600a:	9127      	str	r1, [sp, #156]	; 0x9c
  40600c:	9326      	str	r3, [sp, #152]	; 0x98
  40600e:	e882 0840 	stmia.w	r2, {r6, fp}
  406012:	ddf2      	ble.n	405ffa <_svfprintf_r+0xb8a>
  406014:	aa25      	add	r2, sp, #148	; 0x94
  406016:	4629      	mov	r1, r5
  406018:	4620      	mov	r0, r4
  40601a:	f003 fe49 	bl	409cb0 <__ssprint_r>
  40601e:	2800      	cmp	r0, #0
  406020:	f47f aaf8 	bne.w	405614 <_svfprintf_r+0x1a4>
  406024:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406026:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406028:	464a      	mov	r2, r9
  40602a:	e7e7      	b.n	405ffc <_svfprintf_r+0xb8c>
  40602c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40602e:	930e      	str	r3, [sp, #56]	; 0x38
  406030:	464e      	mov	r6, r9
  406032:	f7ff bb2d 	b.w	405690 <_svfprintf_r+0x220>
  406036:	2d00      	cmp	r5, #0
  406038:	bf08      	it	eq
  40603a:	2c0a      	cmpeq	r4, #10
  40603c:	f0c0 808f 	bcc.w	40615e <_svfprintf_r+0xcee>
  406040:	464e      	mov	r6, r9
  406042:	4620      	mov	r0, r4
  406044:	4629      	mov	r1, r5
  406046:	220a      	movs	r2, #10
  406048:	2300      	movs	r3, #0
  40604a:	f004 f8eb 	bl	40a224 <__aeabi_uldivmod>
  40604e:	3230      	adds	r2, #48	; 0x30
  406050:	f806 2d01 	strb.w	r2, [r6, #-1]!
  406054:	4620      	mov	r0, r4
  406056:	4629      	mov	r1, r5
  406058:	2300      	movs	r3, #0
  40605a:	220a      	movs	r2, #10
  40605c:	f004 f8e2 	bl	40a224 <__aeabi_uldivmod>
  406060:	4604      	mov	r4, r0
  406062:	460d      	mov	r5, r1
  406064:	ea54 0305 	orrs.w	r3, r4, r5
  406068:	d1eb      	bne.n	406042 <_svfprintf_r+0xbd2>
  40606a:	eba9 0306 	sub.w	r3, r9, r6
  40606e:	930e      	str	r3, [sp, #56]	; 0x38
  406070:	f7ff bb0e 	b.w	405690 <_svfprintf_r+0x220>
  406074:	aa25      	add	r2, sp, #148	; 0x94
  406076:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406078:	980c      	ldr	r0, [sp, #48]	; 0x30
  40607a:	f003 fe19 	bl	409cb0 <__ssprint_r>
  40607e:	2800      	cmp	r0, #0
  406080:	f47f aac8 	bne.w	405614 <_svfprintf_r+0x1a4>
  406084:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406088:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40608a:	46c8      	mov	r8, r9
  40608c:	f7ff bb5e 	b.w	40574c <_svfprintf_r+0x2dc>
  406090:	1e5e      	subs	r6, r3, #1
  406092:	2e00      	cmp	r6, #0
  406094:	f77f af0a 	ble.w	405eac <_svfprintf_r+0xa3c>
  406098:	2e10      	cmp	r6, #16
  40609a:	4d03      	ldr	r5, [pc, #12]	; (4060a8 <_svfprintf_r+0xc38>)
  40609c:	dd22      	ble.n	4060e4 <_svfprintf_r+0xc74>
  40609e:	4622      	mov	r2, r4
  4060a0:	f04f 0b10 	mov.w	fp, #16
  4060a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4060a6:	e006      	b.n	4060b6 <_svfprintf_r+0xc46>
  4060a8:	0040a670 	.word	0x0040a670
  4060ac:	3e10      	subs	r6, #16
  4060ae:	2e10      	cmp	r6, #16
  4060b0:	f108 0808 	add.w	r8, r8, #8
  4060b4:	dd15      	ble.n	4060e2 <_svfprintf_r+0xc72>
  4060b6:	3701      	adds	r7, #1
  4060b8:	3210      	adds	r2, #16
  4060ba:	2f07      	cmp	r7, #7
  4060bc:	9227      	str	r2, [sp, #156]	; 0x9c
  4060be:	9726      	str	r7, [sp, #152]	; 0x98
  4060c0:	e888 0820 	stmia.w	r8, {r5, fp}
  4060c4:	ddf2      	ble.n	4060ac <_svfprintf_r+0xc3c>
  4060c6:	aa25      	add	r2, sp, #148	; 0x94
  4060c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060ca:	4620      	mov	r0, r4
  4060cc:	f003 fdf0 	bl	409cb0 <__ssprint_r>
  4060d0:	2800      	cmp	r0, #0
  4060d2:	f47f aa9f 	bne.w	405614 <_svfprintf_r+0x1a4>
  4060d6:	3e10      	subs	r6, #16
  4060d8:	2e10      	cmp	r6, #16
  4060da:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4060dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4060de:	46c8      	mov	r8, r9
  4060e0:	dce9      	bgt.n	4060b6 <_svfprintf_r+0xc46>
  4060e2:	4614      	mov	r4, r2
  4060e4:	3701      	adds	r7, #1
  4060e6:	4434      	add	r4, r6
  4060e8:	2f07      	cmp	r7, #7
  4060ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4060ec:	9726      	str	r7, [sp, #152]	; 0x98
  4060ee:	e888 0060 	stmia.w	r8, {r5, r6}
  4060f2:	f77f aed9 	ble.w	405ea8 <_svfprintf_r+0xa38>
  4060f6:	aa25      	add	r2, sp, #148	; 0x94
  4060f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060fc:	f003 fdd8 	bl	409cb0 <__ssprint_r>
  406100:	2800      	cmp	r0, #0
  406102:	f47f aa87 	bne.w	405614 <_svfprintf_r+0x1a4>
  406106:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406108:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40610a:	46c8      	mov	r8, r9
  40610c:	e6ce      	b.n	405eac <_svfprintf_r+0xa3c>
  40610e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406110:	6814      	ldr	r4, [r2, #0]
  406112:	4613      	mov	r3, r2
  406114:	3304      	adds	r3, #4
  406116:	17e5      	asrs	r5, r4, #31
  406118:	930f      	str	r3, [sp, #60]	; 0x3c
  40611a:	4622      	mov	r2, r4
  40611c:	462b      	mov	r3, r5
  40611e:	e4fa      	b.n	405b16 <_svfprintf_r+0x6a6>
  406120:	3204      	adds	r2, #4
  406122:	681c      	ldr	r4, [r3, #0]
  406124:	920f      	str	r2, [sp, #60]	; 0x3c
  406126:	2301      	movs	r3, #1
  406128:	2500      	movs	r5, #0
  40612a:	f7ff ba94 	b.w	405656 <_svfprintf_r+0x1e6>
  40612e:	681c      	ldr	r4, [r3, #0]
  406130:	3304      	adds	r3, #4
  406132:	930f      	str	r3, [sp, #60]	; 0x3c
  406134:	2500      	movs	r5, #0
  406136:	e421      	b.n	40597c <_svfprintf_r+0x50c>
  406138:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40613a:	460a      	mov	r2, r1
  40613c:	3204      	adds	r2, #4
  40613e:	680c      	ldr	r4, [r1, #0]
  406140:	920f      	str	r2, [sp, #60]	; 0x3c
  406142:	2500      	movs	r5, #0
  406144:	f7ff ba87 	b.w	405656 <_svfprintf_r+0x1e6>
  406148:	4614      	mov	r4, r2
  40614a:	3301      	adds	r3, #1
  40614c:	4434      	add	r4, r6
  40614e:	2b07      	cmp	r3, #7
  406150:	9427      	str	r4, [sp, #156]	; 0x9c
  406152:	9326      	str	r3, [sp, #152]	; 0x98
  406154:	e888 0060 	stmia.w	r8, {r5, r6}
  406158:	f77f ab68 	ble.w	40582c <_svfprintf_r+0x3bc>
  40615c:	e6b3      	b.n	405ec6 <_svfprintf_r+0xa56>
  40615e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406162:	f8cd b01c 	str.w	fp, [sp, #28]
  406166:	ae42      	add	r6, sp, #264	; 0x108
  406168:	3430      	adds	r4, #48	; 0x30
  40616a:	2301      	movs	r3, #1
  40616c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  406170:	930e      	str	r3, [sp, #56]	; 0x38
  406172:	f7ff ba8d 	b.w	405690 <_svfprintf_r+0x220>
  406176:	aa25      	add	r2, sp, #148	; 0x94
  406178:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40617a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40617c:	f003 fd98 	bl	409cb0 <__ssprint_r>
  406180:	2800      	cmp	r0, #0
  406182:	f47f aa47 	bne.w	405614 <_svfprintf_r+0x1a4>
  406186:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406188:	46c8      	mov	r8, r9
  40618a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40618c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40618e:	429a      	cmp	r2, r3
  406190:	db44      	blt.n	40621c <_svfprintf_r+0xdac>
  406192:	9b07      	ldr	r3, [sp, #28]
  406194:	07d9      	lsls	r1, r3, #31
  406196:	d441      	bmi.n	40621c <_svfprintf_r+0xdac>
  406198:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40619a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40619c:	1a9a      	subs	r2, r3, r2
  40619e:	1a1d      	subs	r5, r3, r0
  4061a0:	4295      	cmp	r5, r2
  4061a2:	bfa8      	it	ge
  4061a4:	4615      	movge	r5, r2
  4061a6:	2d00      	cmp	r5, #0
  4061a8:	dd0e      	ble.n	4061c8 <_svfprintf_r+0xd58>
  4061aa:	9926      	ldr	r1, [sp, #152]	; 0x98
  4061ac:	f8c8 5004 	str.w	r5, [r8, #4]
  4061b0:	3101      	adds	r1, #1
  4061b2:	4406      	add	r6, r0
  4061b4:	442c      	add	r4, r5
  4061b6:	2907      	cmp	r1, #7
  4061b8:	f8c8 6000 	str.w	r6, [r8]
  4061bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4061be:	9126      	str	r1, [sp, #152]	; 0x98
  4061c0:	f300 823b 	bgt.w	40663a <_svfprintf_r+0x11ca>
  4061c4:	f108 0808 	add.w	r8, r8, #8
  4061c8:	2d00      	cmp	r5, #0
  4061ca:	bfac      	ite	ge
  4061cc:	1b56      	subge	r6, r2, r5
  4061ce:	4616      	movlt	r6, r2
  4061d0:	2e00      	cmp	r6, #0
  4061d2:	f77f ab2d 	ble.w	405830 <_svfprintf_r+0x3c0>
  4061d6:	2e10      	cmp	r6, #16
  4061d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4061da:	4db0      	ldr	r5, [pc, #704]	; (40649c <_svfprintf_r+0x102c>)
  4061dc:	ddb5      	ble.n	40614a <_svfprintf_r+0xcda>
  4061de:	4622      	mov	r2, r4
  4061e0:	2710      	movs	r7, #16
  4061e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4061e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4061e8:	e004      	b.n	4061f4 <_svfprintf_r+0xd84>
  4061ea:	f108 0808 	add.w	r8, r8, #8
  4061ee:	3e10      	subs	r6, #16
  4061f0:	2e10      	cmp	r6, #16
  4061f2:	dda9      	ble.n	406148 <_svfprintf_r+0xcd8>
  4061f4:	3301      	adds	r3, #1
  4061f6:	3210      	adds	r2, #16
  4061f8:	2b07      	cmp	r3, #7
  4061fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4061fc:	9326      	str	r3, [sp, #152]	; 0x98
  4061fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  406202:	ddf2      	ble.n	4061ea <_svfprintf_r+0xd7a>
  406204:	aa25      	add	r2, sp, #148	; 0x94
  406206:	4621      	mov	r1, r4
  406208:	4658      	mov	r0, fp
  40620a:	f003 fd51 	bl	409cb0 <__ssprint_r>
  40620e:	2800      	cmp	r0, #0
  406210:	f47f aa00 	bne.w	405614 <_svfprintf_r+0x1a4>
  406214:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406216:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406218:	46c8      	mov	r8, r9
  40621a:	e7e8      	b.n	4061ee <_svfprintf_r+0xd7e>
  40621c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40621e:	9819      	ldr	r0, [sp, #100]	; 0x64
  406220:	991a      	ldr	r1, [sp, #104]	; 0x68
  406222:	f8c8 1000 	str.w	r1, [r8]
  406226:	3301      	adds	r3, #1
  406228:	4404      	add	r4, r0
  40622a:	2b07      	cmp	r3, #7
  40622c:	9427      	str	r4, [sp, #156]	; 0x9c
  40622e:	f8c8 0004 	str.w	r0, [r8, #4]
  406232:	9326      	str	r3, [sp, #152]	; 0x98
  406234:	f300 81f5 	bgt.w	406622 <_svfprintf_r+0x11b2>
  406238:	f108 0808 	add.w	r8, r8, #8
  40623c:	e7ac      	b.n	406198 <_svfprintf_r+0xd28>
  40623e:	9b07      	ldr	r3, [sp, #28]
  406240:	07da      	lsls	r2, r3, #31
  406242:	f53f adfe 	bmi.w	405e42 <_svfprintf_r+0x9d2>
  406246:	3701      	adds	r7, #1
  406248:	3401      	adds	r4, #1
  40624a:	2301      	movs	r3, #1
  40624c:	2f07      	cmp	r7, #7
  40624e:	9427      	str	r4, [sp, #156]	; 0x9c
  406250:	9726      	str	r7, [sp, #152]	; 0x98
  406252:	f8c8 6000 	str.w	r6, [r8]
  406256:	f8c8 3004 	str.w	r3, [r8, #4]
  40625a:	f77f ae25 	ble.w	405ea8 <_svfprintf_r+0xa38>
  40625e:	e74a      	b.n	4060f6 <_svfprintf_r+0xc86>
  406260:	aa25      	add	r2, sp, #148	; 0x94
  406262:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406264:	980c      	ldr	r0, [sp, #48]	; 0x30
  406266:	f003 fd23 	bl	409cb0 <__ssprint_r>
  40626a:	2800      	cmp	r0, #0
  40626c:	f47f a9d2 	bne.w	405614 <_svfprintf_r+0x1a4>
  406270:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406272:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406274:	46c8      	mov	r8, r9
  406276:	e5f2      	b.n	405e5e <_svfprintf_r+0x9ee>
  406278:	aa25      	add	r2, sp, #148	; 0x94
  40627a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40627c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40627e:	f003 fd17 	bl	409cb0 <__ssprint_r>
  406282:	2800      	cmp	r0, #0
  406284:	f47f a9c6 	bne.w	405614 <_svfprintf_r+0x1a4>
  406288:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40628a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40628c:	46c8      	mov	r8, r9
  40628e:	e5f5      	b.n	405e7c <_svfprintf_r+0xa0c>
  406290:	464e      	mov	r6, r9
  406292:	f7ff b9fd 	b.w	405690 <_svfprintf_r+0x220>
  406296:	aa25      	add	r2, sp, #148	; 0x94
  406298:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40629a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40629c:	f003 fd08 	bl	409cb0 <__ssprint_r>
  4062a0:	2800      	cmp	r0, #0
  4062a2:	f47f a9b7 	bne.w	405614 <_svfprintf_r+0x1a4>
  4062a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4062a8:	46c8      	mov	r8, r9
  4062aa:	f7ff ba72 	b.w	405792 <_svfprintf_r+0x322>
  4062ae:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4062b0:	4622      	mov	r2, r4
  4062b2:	4620      	mov	r0, r4
  4062b4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4062b6:	4623      	mov	r3, r4
  4062b8:	4621      	mov	r1, r4
  4062ba:	f003 ff75 	bl	40a1a8 <__aeabi_dcmpun>
  4062be:	2800      	cmp	r0, #0
  4062c0:	f040 8286 	bne.w	4067d0 <_svfprintf_r+0x1360>
  4062c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062c6:	3301      	adds	r3, #1
  4062c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4062ca:	f023 0320 	bic.w	r3, r3, #32
  4062ce:	930e      	str	r3, [sp, #56]	; 0x38
  4062d0:	f000 81e2 	beq.w	406698 <_svfprintf_r+0x1228>
  4062d4:	2b47      	cmp	r3, #71	; 0x47
  4062d6:	f000 811e 	beq.w	406516 <_svfprintf_r+0x10a6>
  4062da:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4062de:	9307      	str	r3, [sp, #28]
  4062e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062e2:	1e1f      	subs	r7, r3, #0
  4062e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4062e6:	9308      	str	r3, [sp, #32]
  4062e8:	bfbb      	ittet	lt
  4062ea:	463b      	movlt	r3, r7
  4062ec:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4062f0:	2300      	movge	r3, #0
  4062f2:	232d      	movlt	r3, #45	; 0x2d
  4062f4:	9310      	str	r3, [sp, #64]	; 0x40
  4062f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4062f8:	2b66      	cmp	r3, #102	; 0x66
  4062fa:	f000 81bb 	beq.w	406674 <_svfprintf_r+0x1204>
  4062fe:	2b46      	cmp	r3, #70	; 0x46
  406300:	f000 80df 	beq.w	4064c2 <_svfprintf_r+0x1052>
  406304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406306:	9a08      	ldr	r2, [sp, #32]
  406308:	2b45      	cmp	r3, #69	; 0x45
  40630a:	bf0c      	ite	eq
  40630c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40630e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  406310:	a823      	add	r0, sp, #140	; 0x8c
  406312:	a920      	add	r1, sp, #128	; 0x80
  406314:	bf08      	it	eq
  406316:	1c5d      	addeq	r5, r3, #1
  406318:	9004      	str	r0, [sp, #16]
  40631a:	9103      	str	r1, [sp, #12]
  40631c:	a81f      	add	r0, sp, #124	; 0x7c
  40631e:	2102      	movs	r1, #2
  406320:	463b      	mov	r3, r7
  406322:	9002      	str	r0, [sp, #8]
  406324:	9501      	str	r5, [sp, #4]
  406326:	9100      	str	r1, [sp, #0]
  406328:	980c      	ldr	r0, [sp, #48]	; 0x30
  40632a:	f001 faa1 	bl	407870 <_dtoa_r>
  40632e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406330:	2b67      	cmp	r3, #103	; 0x67
  406332:	4606      	mov	r6, r0
  406334:	f040 81e0 	bne.w	4066f8 <_svfprintf_r+0x1288>
  406338:	f01b 0f01 	tst.w	fp, #1
  40633c:	f000 8246 	beq.w	4067cc <_svfprintf_r+0x135c>
  406340:	1974      	adds	r4, r6, r5
  406342:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406344:	9808      	ldr	r0, [sp, #32]
  406346:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406348:	4639      	mov	r1, r7
  40634a:	f7fe fa41 	bl	4047d0 <__aeabi_dcmpeq>
  40634e:	2800      	cmp	r0, #0
  406350:	f040 8165 	bne.w	40661e <_svfprintf_r+0x11ae>
  406354:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406356:	42a3      	cmp	r3, r4
  406358:	d206      	bcs.n	406368 <_svfprintf_r+0xef8>
  40635a:	2130      	movs	r1, #48	; 0x30
  40635c:	1c5a      	adds	r2, r3, #1
  40635e:	9223      	str	r2, [sp, #140]	; 0x8c
  406360:	7019      	strb	r1, [r3, #0]
  406362:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406364:	429c      	cmp	r4, r3
  406366:	d8f9      	bhi.n	40635c <_svfprintf_r+0xeec>
  406368:	1b9b      	subs	r3, r3, r6
  40636a:	9313      	str	r3, [sp, #76]	; 0x4c
  40636c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40636e:	2b47      	cmp	r3, #71	; 0x47
  406370:	f000 80e9 	beq.w	406546 <_svfprintf_r+0x10d6>
  406374:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406376:	2b65      	cmp	r3, #101	; 0x65
  406378:	f340 81cd 	ble.w	406716 <_svfprintf_r+0x12a6>
  40637c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40637e:	2b66      	cmp	r3, #102	; 0x66
  406380:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406382:	9312      	str	r3, [sp, #72]	; 0x48
  406384:	f000 819e 	beq.w	4066c4 <_svfprintf_r+0x1254>
  406388:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40638a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40638c:	4619      	mov	r1, r3
  40638e:	4291      	cmp	r1, r2
  406390:	f300 818a 	bgt.w	4066a8 <_svfprintf_r+0x1238>
  406394:	f01b 0f01 	tst.w	fp, #1
  406398:	f040 8213 	bne.w	4067c2 <_svfprintf_r+0x1352>
  40639c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4063a0:	9308      	str	r3, [sp, #32]
  4063a2:	2367      	movs	r3, #103	; 0x67
  4063a4:	920e      	str	r2, [sp, #56]	; 0x38
  4063a6:	9311      	str	r3, [sp, #68]	; 0x44
  4063a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4063aa:	2b00      	cmp	r3, #0
  4063ac:	f040 80c4 	bne.w	406538 <_svfprintf_r+0x10c8>
  4063b0:	930a      	str	r3, [sp, #40]	; 0x28
  4063b2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4063b6:	f7ff b973 	b.w	4056a0 <_svfprintf_r+0x230>
  4063ba:	4635      	mov	r5, r6
  4063bc:	460c      	mov	r4, r1
  4063be:	4646      	mov	r6, r8
  4063c0:	4690      	mov	r8, r2
  4063c2:	3301      	adds	r3, #1
  4063c4:	443c      	add	r4, r7
  4063c6:	2b07      	cmp	r3, #7
  4063c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4063ca:	9326      	str	r3, [sp, #152]	; 0x98
  4063cc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4063d0:	f73f aed1 	bgt.w	406176 <_svfprintf_r+0xd06>
  4063d4:	f108 0808 	add.w	r8, r8, #8
  4063d8:	e6d7      	b.n	40618a <_svfprintf_r+0xd1a>
  4063da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4063dc:	6813      	ldr	r3, [r2, #0]
  4063de:	3204      	adds	r2, #4
  4063e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4063e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4063e4:	601a      	str	r2, [r3, #0]
  4063e6:	f7ff b86a 	b.w	4054be <_svfprintf_r+0x4e>
  4063ea:	aa25      	add	r2, sp, #148	; 0x94
  4063ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063f0:	f003 fc5e 	bl	409cb0 <__ssprint_r>
  4063f4:	2800      	cmp	r0, #0
  4063f6:	f47f a90d 	bne.w	405614 <_svfprintf_r+0x1a4>
  4063fa:	46c8      	mov	r8, r9
  4063fc:	e48d      	b.n	405d1a <_svfprintf_r+0x8aa>
  4063fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406400:	4a27      	ldr	r2, [pc, #156]	; (4064a0 <_svfprintf_r+0x1030>)
  406402:	f8c8 2000 	str.w	r2, [r8]
  406406:	3301      	adds	r3, #1
  406408:	3401      	adds	r4, #1
  40640a:	2201      	movs	r2, #1
  40640c:	2b07      	cmp	r3, #7
  40640e:	9427      	str	r4, [sp, #156]	; 0x9c
  406410:	9326      	str	r3, [sp, #152]	; 0x98
  406412:	f8c8 2004 	str.w	r2, [r8, #4]
  406416:	dc72      	bgt.n	4064fe <_svfprintf_r+0x108e>
  406418:	f108 0808 	add.w	r8, r8, #8
  40641c:	b929      	cbnz	r1, 40642a <_svfprintf_r+0xfba>
  40641e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406420:	b91b      	cbnz	r3, 40642a <_svfprintf_r+0xfba>
  406422:	9b07      	ldr	r3, [sp, #28]
  406424:	07d8      	lsls	r0, r3, #31
  406426:	f57f aa03 	bpl.w	405830 <_svfprintf_r+0x3c0>
  40642a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40642c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40642e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  406430:	f8c8 2000 	str.w	r2, [r8]
  406434:	3301      	adds	r3, #1
  406436:	4602      	mov	r2, r0
  406438:	4422      	add	r2, r4
  40643a:	2b07      	cmp	r3, #7
  40643c:	9227      	str	r2, [sp, #156]	; 0x9c
  40643e:	f8c8 0004 	str.w	r0, [r8, #4]
  406442:	9326      	str	r3, [sp, #152]	; 0x98
  406444:	f300 818d 	bgt.w	406762 <_svfprintf_r+0x12f2>
  406448:	f108 0808 	add.w	r8, r8, #8
  40644c:	2900      	cmp	r1, #0
  40644e:	f2c0 8165 	blt.w	40671c <_svfprintf_r+0x12ac>
  406452:	9913      	ldr	r1, [sp, #76]	; 0x4c
  406454:	f8c8 6000 	str.w	r6, [r8]
  406458:	3301      	adds	r3, #1
  40645a:	188c      	adds	r4, r1, r2
  40645c:	2b07      	cmp	r3, #7
  40645e:	9427      	str	r4, [sp, #156]	; 0x9c
  406460:	9326      	str	r3, [sp, #152]	; 0x98
  406462:	f8c8 1004 	str.w	r1, [r8, #4]
  406466:	f77f a9e1 	ble.w	40582c <_svfprintf_r+0x3bc>
  40646a:	e52c      	b.n	405ec6 <_svfprintf_r+0xa56>
  40646c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40646e:	9909      	ldr	r1, [sp, #36]	; 0x24
  406470:	6813      	ldr	r3, [r2, #0]
  406472:	17cd      	asrs	r5, r1, #31
  406474:	4608      	mov	r0, r1
  406476:	3204      	adds	r2, #4
  406478:	4629      	mov	r1, r5
  40647a:	920f      	str	r2, [sp, #60]	; 0x3c
  40647c:	e9c3 0100 	strd	r0, r1, [r3]
  406480:	f7ff b81d 	b.w	4054be <_svfprintf_r+0x4e>
  406484:	aa25      	add	r2, sp, #148	; 0x94
  406486:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406488:	980c      	ldr	r0, [sp, #48]	; 0x30
  40648a:	f003 fc11 	bl	409cb0 <__ssprint_r>
  40648e:	2800      	cmp	r0, #0
  406490:	f47f a8c0 	bne.w	405614 <_svfprintf_r+0x1a4>
  406494:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406496:	46c8      	mov	r8, r9
  406498:	e458      	b.n	405d4c <_svfprintf_r+0x8dc>
  40649a:	bf00      	nop
  40649c:	0040a670 	.word	0x0040a670
  4064a0:	0040a65c 	.word	0x0040a65c
  4064a4:	2140      	movs	r1, #64	; 0x40
  4064a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4064a8:	f7fe fa14 	bl	4048d4 <_malloc_r>
  4064ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4064ae:	6010      	str	r0, [r2, #0]
  4064b0:	6110      	str	r0, [r2, #16]
  4064b2:	2800      	cmp	r0, #0
  4064b4:	f000 81f2 	beq.w	40689c <_svfprintf_r+0x142c>
  4064b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4064ba:	2340      	movs	r3, #64	; 0x40
  4064bc:	6153      	str	r3, [r2, #20]
  4064be:	f7fe bfee 	b.w	40549e <_svfprintf_r+0x2e>
  4064c2:	a823      	add	r0, sp, #140	; 0x8c
  4064c4:	a920      	add	r1, sp, #128	; 0x80
  4064c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4064c8:	9004      	str	r0, [sp, #16]
  4064ca:	9103      	str	r1, [sp, #12]
  4064cc:	a81f      	add	r0, sp, #124	; 0x7c
  4064ce:	2103      	movs	r1, #3
  4064d0:	9002      	str	r0, [sp, #8]
  4064d2:	9a08      	ldr	r2, [sp, #32]
  4064d4:	9401      	str	r4, [sp, #4]
  4064d6:	463b      	mov	r3, r7
  4064d8:	9100      	str	r1, [sp, #0]
  4064da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4064dc:	f001 f9c8 	bl	407870 <_dtoa_r>
  4064e0:	4625      	mov	r5, r4
  4064e2:	4606      	mov	r6, r0
  4064e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064e6:	2b46      	cmp	r3, #70	; 0x46
  4064e8:	eb06 0405 	add.w	r4, r6, r5
  4064ec:	f47f af29 	bne.w	406342 <_svfprintf_r+0xed2>
  4064f0:	7833      	ldrb	r3, [r6, #0]
  4064f2:	2b30      	cmp	r3, #48	; 0x30
  4064f4:	f000 8178 	beq.w	4067e8 <_svfprintf_r+0x1378>
  4064f8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4064fa:	442c      	add	r4, r5
  4064fc:	e721      	b.n	406342 <_svfprintf_r+0xed2>
  4064fe:	aa25      	add	r2, sp, #148	; 0x94
  406500:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406502:	980c      	ldr	r0, [sp, #48]	; 0x30
  406504:	f003 fbd4 	bl	409cb0 <__ssprint_r>
  406508:	2800      	cmp	r0, #0
  40650a:	f47f a883 	bne.w	405614 <_svfprintf_r+0x1a4>
  40650e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406510:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406512:	46c8      	mov	r8, r9
  406514:	e782      	b.n	40641c <_svfprintf_r+0xfac>
  406516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406518:	2b00      	cmp	r3, #0
  40651a:	bf08      	it	eq
  40651c:	2301      	moveq	r3, #1
  40651e:	930a      	str	r3, [sp, #40]	; 0x28
  406520:	e6db      	b.n	4062da <_svfprintf_r+0xe6a>
  406522:	4630      	mov	r0, r6
  406524:	940a      	str	r4, [sp, #40]	; 0x28
  406526:	f7fe fe8b 	bl	405240 <strlen>
  40652a:	950f      	str	r5, [sp, #60]	; 0x3c
  40652c:	900e      	str	r0, [sp, #56]	; 0x38
  40652e:	f8cd b01c 	str.w	fp, [sp, #28]
  406532:	4603      	mov	r3, r0
  406534:	f7ff b9f9 	b.w	40592a <_svfprintf_r+0x4ba>
  406538:	272d      	movs	r7, #45	; 0x2d
  40653a:	2300      	movs	r3, #0
  40653c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406540:	930a      	str	r3, [sp, #40]	; 0x28
  406542:	f7ff b8ae 	b.w	4056a2 <_svfprintf_r+0x232>
  406546:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406548:	9312      	str	r3, [sp, #72]	; 0x48
  40654a:	461a      	mov	r2, r3
  40654c:	3303      	adds	r3, #3
  40654e:	db04      	blt.n	40655a <_svfprintf_r+0x10ea>
  406550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406552:	4619      	mov	r1, r3
  406554:	4291      	cmp	r1, r2
  406556:	f6bf af17 	bge.w	406388 <_svfprintf_r+0xf18>
  40655a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40655c:	3b02      	subs	r3, #2
  40655e:	9311      	str	r3, [sp, #68]	; 0x44
  406560:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406564:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406568:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40656a:	3b01      	subs	r3, #1
  40656c:	2b00      	cmp	r3, #0
  40656e:	931f      	str	r3, [sp, #124]	; 0x7c
  406570:	bfbd      	ittte	lt
  406572:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  406574:	f1c3 0301 	rsblt	r3, r3, #1
  406578:	222d      	movlt	r2, #45	; 0x2d
  40657a:	222b      	movge	r2, #43	; 0x2b
  40657c:	2b09      	cmp	r3, #9
  40657e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  406582:	f340 8116 	ble.w	4067b2 <_svfprintf_r+0x1342>
  406586:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40658a:	4620      	mov	r0, r4
  40658c:	4dab      	ldr	r5, [pc, #684]	; (40683c <_svfprintf_r+0x13cc>)
  40658e:	e000      	b.n	406592 <_svfprintf_r+0x1122>
  406590:	4610      	mov	r0, r2
  406592:	fb85 1203 	smull	r1, r2, r5, r3
  406596:	17d9      	asrs	r1, r3, #31
  406598:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40659c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4065a0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4065a4:	3230      	adds	r2, #48	; 0x30
  4065a6:	2909      	cmp	r1, #9
  4065a8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4065ac:	460b      	mov	r3, r1
  4065ae:	f100 32ff 	add.w	r2, r0, #4294967295
  4065b2:	dced      	bgt.n	406590 <_svfprintf_r+0x1120>
  4065b4:	3330      	adds	r3, #48	; 0x30
  4065b6:	3802      	subs	r0, #2
  4065b8:	b2d9      	uxtb	r1, r3
  4065ba:	4284      	cmp	r4, r0
  4065bc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4065c0:	f240 8165 	bls.w	40688e <_svfprintf_r+0x141e>
  4065c4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4065c8:	4613      	mov	r3, r2
  4065ca:	e001      	b.n	4065d0 <_svfprintf_r+0x1160>
  4065cc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4065d0:	f800 1b01 	strb.w	r1, [r0], #1
  4065d4:	42a3      	cmp	r3, r4
  4065d6:	d1f9      	bne.n	4065cc <_svfprintf_r+0x115c>
  4065d8:	3301      	adds	r3, #1
  4065da:	1a9b      	subs	r3, r3, r2
  4065dc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4065e0:	4413      	add	r3, r2
  4065e2:	aa21      	add	r2, sp, #132	; 0x84
  4065e4:	1a9b      	subs	r3, r3, r2
  4065e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4065e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4065ea:	2a01      	cmp	r2, #1
  4065ec:	4413      	add	r3, r2
  4065ee:	930e      	str	r3, [sp, #56]	; 0x38
  4065f0:	f340 8119 	ble.w	406826 <_svfprintf_r+0x13b6>
  4065f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4065f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4065f8:	4413      	add	r3, r2
  4065fa:	930e      	str	r3, [sp, #56]	; 0x38
  4065fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406600:	9308      	str	r3, [sp, #32]
  406602:	2300      	movs	r3, #0
  406604:	9312      	str	r3, [sp, #72]	; 0x48
  406606:	e6cf      	b.n	4063a8 <_svfprintf_r+0xf38>
  406608:	aa25      	add	r2, sp, #148	; 0x94
  40660a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40660c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40660e:	f003 fb4f 	bl	409cb0 <__ssprint_r>
  406612:	2800      	cmp	r0, #0
  406614:	f47e affe 	bne.w	405614 <_svfprintf_r+0x1a4>
  406618:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40661a:	46c8      	mov	r8, r9
  40661c:	e4d7      	b.n	405fce <_svfprintf_r+0xb5e>
  40661e:	4623      	mov	r3, r4
  406620:	e6a2      	b.n	406368 <_svfprintf_r+0xef8>
  406622:	aa25      	add	r2, sp, #148	; 0x94
  406624:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406626:	980c      	ldr	r0, [sp, #48]	; 0x30
  406628:	f003 fb42 	bl	409cb0 <__ssprint_r>
  40662c:	2800      	cmp	r0, #0
  40662e:	f47e aff1 	bne.w	405614 <_svfprintf_r+0x1a4>
  406632:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406634:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406636:	46c8      	mov	r8, r9
  406638:	e5ae      	b.n	406198 <_svfprintf_r+0xd28>
  40663a:	aa25      	add	r2, sp, #148	; 0x94
  40663c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40663e:	980c      	ldr	r0, [sp, #48]	; 0x30
  406640:	f003 fb36 	bl	409cb0 <__ssprint_r>
  406644:	2800      	cmp	r0, #0
  406646:	f47e afe5 	bne.w	405614 <_svfprintf_r+0x1a4>
  40664a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40664c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40664e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406650:	1a9a      	subs	r2, r3, r2
  406652:	46c8      	mov	r8, r9
  406654:	e5b8      	b.n	4061c8 <_svfprintf_r+0xd58>
  406656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406658:	9612      	str	r6, [sp, #72]	; 0x48
  40665a:	2b06      	cmp	r3, #6
  40665c:	bf28      	it	cs
  40665e:	2306      	movcs	r3, #6
  406660:	960a      	str	r6, [sp, #40]	; 0x28
  406662:	4637      	mov	r7, r6
  406664:	9308      	str	r3, [sp, #32]
  406666:	950f      	str	r5, [sp, #60]	; 0x3c
  406668:	f8cd b01c 	str.w	fp, [sp, #28]
  40666c:	930e      	str	r3, [sp, #56]	; 0x38
  40666e:	4e74      	ldr	r6, [pc, #464]	; (406840 <_svfprintf_r+0x13d0>)
  406670:	f7ff b816 	b.w	4056a0 <_svfprintf_r+0x230>
  406674:	a823      	add	r0, sp, #140	; 0x8c
  406676:	a920      	add	r1, sp, #128	; 0x80
  406678:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40667a:	9004      	str	r0, [sp, #16]
  40667c:	9103      	str	r1, [sp, #12]
  40667e:	a81f      	add	r0, sp, #124	; 0x7c
  406680:	2103      	movs	r1, #3
  406682:	9002      	str	r0, [sp, #8]
  406684:	9a08      	ldr	r2, [sp, #32]
  406686:	9501      	str	r5, [sp, #4]
  406688:	463b      	mov	r3, r7
  40668a:	9100      	str	r1, [sp, #0]
  40668c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40668e:	f001 f8ef 	bl	407870 <_dtoa_r>
  406692:	4606      	mov	r6, r0
  406694:	1944      	adds	r4, r0, r5
  406696:	e72b      	b.n	4064f0 <_svfprintf_r+0x1080>
  406698:	2306      	movs	r3, #6
  40669a:	930a      	str	r3, [sp, #40]	; 0x28
  40669c:	e61d      	b.n	4062da <_svfprintf_r+0xe6a>
  40669e:	272d      	movs	r7, #45	; 0x2d
  4066a0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4066a4:	f7ff bacd 	b.w	405c42 <_svfprintf_r+0x7d2>
  4066a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4066aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4066ac:	4413      	add	r3, r2
  4066ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4066b0:	930e      	str	r3, [sp, #56]	; 0x38
  4066b2:	2a00      	cmp	r2, #0
  4066b4:	f340 80b0 	ble.w	406818 <_svfprintf_r+0x13a8>
  4066b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4066bc:	9308      	str	r3, [sp, #32]
  4066be:	2367      	movs	r3, #103	; 0x67
  4066c0:	9311      	str	r3, [sp, #68]	; 0x44
  4066c2:	e671      	b.n	4063a8 <_svfprintf_r+0xf38>
  4066c4:	2b00      	cmp	r3, #0
  4066c6:	f340 80c3 	ble.w	406850 <_svfprintf_r+0x13e0>
  4066ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4066cc:	2a00      	cmp	r2, #0
  4066ce:	f040 8099 	bne.w	406804 <_svfprintf_r+0x1394>
  4066d2:	f01b 0f01 	tst.w	fp, #1
  4066d6:	f040 8095 	bne.w	406804 <_svfprintf_r+0x1394>
  4066da:	9308      	str	r3, [sp, #32]
  4066dc:	930e      	str	r3, [sp, #56]	; 0x38
  4066de:	e663      	b.n	4063a8 <_svfprintf_r+0xf38>
  4066e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066e2:	9308      	str	r3, [sp, #32]
  4066e4:	930e      	str	r3, [sp, #56]	; 0x38
  4066e6:	900a      	str	r0, [sp, #40]	; 0x28
  4066e8:	950f      	str	r5, [sp, #60]	; 0x3c
  4066ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4066ee:	9012      	str	r0, [sp, #72]	; 0x48
  4066f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4066f4:	f7fe bfd4 	b.w	4056a0 <_svfprintf_r+0x230>
  4066f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4066fa:	2b47      	cmp	r3, #71	; 0x47
  4066fc:	f47f ae20 	bne.w	406340 <_svfprintf_r+0xed0>
  406700:	f01b 0f01 	tst.w	fp, #1
  406704:	f47f aeee 	bne.w	4064e4 <_svfprintf_r+0x1074>
  406708:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40670a:	1b9b      	subs	r3, r3, r6
  40670c:	9313      	str	r3, [sp, #76]	; 0x4c
  40670e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406710:	2b47      	cmp	r3, #71	; 0x47
  406712:	f43f af18 	beq.w	406546 <_svfprintf_r+0x10d6>
  406716:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406718:	9312      	str	r3, [sp, #72]	; 0x48
  40671a:	e721      	b.n	406560 <_svfprintf_r+0x10f0>
  40671c:	424f      	negs	r7, r1
  40671e:	3110      	adds	r1, #16
  406720:	4d48      	ldr	r5, [pc, #288]	; (406844 <_svfprintf_r+0x13d4>)
  406722:	da2f      	bge.n	406784 <_svfprintf_r+0x1314>
  406724:	2410      	movs	r4, #16
  406726:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40672a:	e004      	b.n	406736 <_svfprintf_r+0x12c6>
  40672c:	f108 0808 	add.w	r8, r8, #8
  406730:	3f10      	subs	r7, #16
  406732:	2f10      	cmp	r7, #16
  406734:	dd26      	ble.n	406784 <_svfprintf_r+0x1314>
  406736:	3301      	adds	r3, #1
  406738:	3210      	adds	r2, #16
  40673a:	2b07      	cmp	r3, #7
  40673c:	9227      	str	r2, [sp, #156]	; 0x9c
  40673e:	9326      	str	r3, [sp, #152]	; 0x98
  406740:	f8c8 5000 	str.w	r5, [r8]
  406744:	f8c8 4004 	str.w	r4, [r8, #4]
  406748:	ddf0      	ble.n	40672c <_svfprintf_r+0x12bc>
  40674a:	aa25      	add	r2, sp, #148	; 0x94
  40674c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40674e:	4658      	mov	r0, fp
  406750:	f003 faae 	bl	409cb0 <__ssprint_r>
  406754:	2800      	cmp	r0, #0
  406756:	f47e af5d 	bne.w	405614 <_svfprintf_r+0x1a4>
  40675a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40675c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40675e:	46c8      	mov	r8, r9
  406760:	e7e6      	b.n	406730 <_svfprintf_r+0x12c0>
  406762:	aa25      	add	r2, sp, #148	; 0x94
  406764:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406766:	980c      	ldr	r0, [sp, #48]	; 0x30
  406768:	f003 faa2 	bl	409cb0 <__ssprint_r>
  40676c:	2800      	cmp	r0, #0
  40676e:	f47e af51 	bne.w	405614 <_svfprintf_r+0x1a4>
  406772:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406774:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406776:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406778:	46c8      	mov	r8, r9
  40677a:	e667      	b.n	40644c <_svfprintf_r+0xfdc>
  40677c:	2000      	movs	r0, #0
  40677e:	900a      	str	r0, [sp, #40]	; 0x28
  406780:	f7fe bed0 	b.w	405524 <_svfprintf_r+0xb4>
  406784:	3301      	adds	r3, #1
  406786:	443a      	add	r2, r7
  406788:	2b07      	cmp	r3, #7
  40678a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40678e:	9227      	str	r2, [sp, #156]	; 0x9c
  406790:	9326      	str	r3, [sp, #152]	; 0x98
  406792:	f108 0808 	add.w	r8, r8, #8
  406796:	f77f ae5c 	ble.w	406452 <_svfprintf_r+0xfe2>
  40679a:	aa25      	add	r2, sp, #148	; 0x94
  40679c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40679e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067a0:	f003 fa86 	bl	409cb0 <__ssprint_r>
  4067a4:	2800      	cmp	r0, #0
  4067a6:	f47e af35 	bne.w	405614 <_svfprintf_r+0x1a4>
  4067aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4067ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4067ae:	46c8      	mov	r8, r9
  4067b0:	e64f      	b.n	406452 <_svfprintf_r+0xfe2>
  4067b2:	3330      	adds	r3, #48	; 0x30
  4067b4:	2230      	movs	r2, #48	; 0x30
  4067b6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4067ba:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4067be:	ab22      	add	r3, sp, #136	; 0x88
  4067c0:	e70f      	b.n	4065e2 <_svfprintf_r+0x1172>
  4067c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4067c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4067c6:	4413      	add	r3, r2
  4067c8:	930e      	str	r3, [sp, #56]	; 0x38
  4067ca:	e775      	b.n	4066b8 <_svfprintf_r+0x1248>
  4067cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4067ce:	e5cb      	b.n	406368 <_svfprintf_r+0xef8>
  4067d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4067d2:	4e1d      	ldr	r6, [pc, #116]	; (406848 <_svfprintf_r+0x13d8>)
  4067d4:	2b00      	cmp	r3, #0
  4067d6:	bfb6      	itet	lt
  4067d8:	272d      	movlt	r7, #45	; 0x2d
  4067da:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4067de:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4067e2:	4b1a      	ldr	r3, [pc, #104]	; (40684c <_svfprintf_r+0x13dc>)
  4067e4:	f7ff ba2f 	b.w	405c46 <_svfprintf_r+0x7d6>
  4067e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4067ea:	9808      	ldr	r0, [sp, #32]
  4067ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4067ee:	4639      	mov	r1, r7
  4067f0:	f7fd ffee 	bl	4047d0 <__aeabi_dcmpeq>
  4067f4:	2800      	cmp	r0, #0
  4067f6:	f47f ae7f 	bne.w	4064f8 <_svfprintf_r+0x1088>
  4067fa:	f1c5 0501 	rsb	r5, r5, #1
  4067fe:	951f      	str	r5, [sp, #124]	; 0x7c
  406800:	442c      	add	r4, r5
  406802:	e59e      	b.n	406342 <_svfprintf_r+0xed2>
  406804:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406806:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406808:	4413      	add	r3, r2
  40680a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40680c:	441a      	add	r2, r3
  40680e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  406812:	920e      	str	r2, [sp, #56]	; 0x38
  406814:	9308      	str	r3, [sp, #32]
  406816:	e5c7      	b.n	4063a8 <_svfprintf_r+0xf38>
  406818:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40681a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40681c:	f1c3 0301 	rsb	r3, r3, #1
  406820:	441a      	add	r2, r3
  406822:	4613      	mov	r3, r2
  406824:	e7d0      	b.n	4067c8 <_svfprintf_r+0x1358>
  406826:	f01b 0301 	ands.w	r3, fp, #1
  40682a:	9312      	str	r3, [sp, #72]	; 0x48
  40682c:	f47f aee2 	bne.w	4065f4 <_svfprintf_r+0x1184>
  406830:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406832:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406836:	9308      	str	r3, [sp, #32]
  406838:	e5b6      	b.n	4063a8 <_svfprintf_r+0xf38>
  40683a:	bf00      	nop
  40683c:	66666667 	.word	0x66666667
  406840:	0040a654 	.word	0x0040a654
  406844:	0040a670 	.word	0x0040a670
  406848:	0040a628 	.word	0x0040a628
  40684c:	0040a624 	.word	0x0040a624
  406850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406852:	b913      	cbnz	r3, 40685a <_svfprintf_r+0x13ea>
  406854:	f01b 0f01 	tst.w	fp, #1
  406858:	d002      	beq.n	406860 <_svfprintf_r+0x13f0>
  40685a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40685c:	3301      	adds	r3, #1
  40685e:	e7d4      	b.n	40680a <_svfprintf_r+0x139a>
  406860:	2301      	movs	r3, #1
  406862:	e73a      	b.n	4066da <_svfprintf_r+0x126a>
  406864:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406866:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40686a:	6828      	ldr	r0, [r5, #0]
  40686c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  406870:	900a      	str	r0, [sp, #40]	; 0x28
  406872:	4628      	mov	r0, r5
  406874:	3004      	adds	r0, #4
  406876:	46a2      	mov	sl, r4
  406878:	900f      	str	r0, [sp, #60]	; 0x3c
  40687a:	f7fe be51 	b.w	405520 <_svfprintf_r+0xb0>
  40687e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406882:	f7ff b867 	b.w	405954 <_svfprintf_r+0x4e4>
  406886:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40688a:	f7ff ba15 	b.w	405cb8 <_svfprintf_r+0x848>
  40688e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  406892:	e6a6      	b.n	4065e2 <_svfprintf_r+0x1172>
  406894:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406898:	f7ff b8eb 	b.w	405a72 <_svfprintf_r+0x602>
  40689c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40689e:	230c      	movs	r3, #12
  4068a0:	6013      	str	r3, [r2, #0]
  4068a2:	f04f 33ff 	mov.w	r3, #4294967295
  4068a6:	9309      	str	r3, [sp, #36]	; 0x24
  4068a8:	f7fe bebd 	b.w	405626 <_svfprintf_r+0x1b6>
  4068ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4068b0:	f7ff b99a 	b.w	405be8 <_svfprintf_r+0x778>
  4068b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4068b8:	f7ff b976 	b.w	405ba8 <_svfprintf_r+0x738>
  4068bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4068c0:	f7ff b959 	b.w	405b76 <_svfprintf_r+0x706>
  4068c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4068c8:	f7ff b912 	b.w	405af0 <_svfprintf_r+0x680>

004068cc <__sprint_r.part.0>:
  4068cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4068d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4068d2:	049c      	lsls	r4, r3, #18
  4068d4:	4693      	mov	fp, r2
  4068d6:	d52f      	bpl.n	406938 <__sprint_r.part.0+0x6c>
  4068d8:	6893      	ldr	r3, [r2, #8]
  4068da:	6812      	ldr	r2, [r2, #0]
  4068dc:	b353      	cbz	r3, 406934 <__sprint_r.part.0+0x68>
  4068de:	460e      	mov	r6, r1
  4068e0:	4607      	mov	r7, r0
  4068e2:	f102 0908 	add.w	r9, r2, #8
  4068e6:	e919 0420 	ldmdb	r9, {r5, sl}
  4068ea:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4068ee:	d017      	beq.n	406920 <__sprint_r.part.0+0x54>
  4068f0:	3d04      	subs	r5, #4
  4068f2:	2400      	movs	r4, #0
  4068f4:	e001      	b.n	4068fa <__sprint_r.part.0+0x2e>
  4068f6:	45a0      	cmp	r8, r4
  4068f8:	d010      	beq.n	40691c <__sprint_r.part.0+0x50>
  4068fa:	4632      	mov	r2, r6
  4068fc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  406900:	4638      	mov	r0, r7
  406902:	f002 f879 	bl	4089f8 <_fputwc_r>
  406906:	1c43      	adds	r3, r0, #1
  406908:	f104 0401 	add.w	r4, r4, #1
  40690c:	d1f3      	bne.n	4068f6 <__sprint_r.part.0+0x2a>
  40690e:	2300      	movs	r3, #0
  406910:	f8cb 3008 	str.w	r3, [fp, #8]
  406914:	f8cb 3004 	str.w	r3, [fp, #4]
  406918:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40691c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406920:	f02a 0a03 	bic.w	sl, sl, #3
  406924:	eba3 030a 	sub.w	r3, r3, sl
  406928:	f8cb 3008 	str.w	r3, [fp, #8]
  40692c:	f109 0908 	add.w	r9, r9, #8
  406930:	2b00      	cmp	r3, #0
  406932:	d1d8      	bne.n	4068e6 <__sprint_r.part.0+0x1a>
  406934:	2000      	movs	r0, #0
  406936:	e7ea      	b.n	40690e <__sprint_r.part.0+0x42>
  406938:	f002 f9c8 	bl	408ccc <__sfvwrite_r>
  40693c:	2300      	movs	r3, #0
  40693e:	f8cb 3008 	str.w	r3, [fp, #8]
  406942:	f8cb 3004 	str.w	r3, [fp, #4]
  406946:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40694a:	bf00      	nop

0040694c <_vfiprintf_r>:
  40694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406950:	b0ad      	sub	sp, #180	; 0xb4
  406952:	461d      	mov	r5, r3
  406954:	468b      	mov	fp, r1
  406956:	4690      	mov	r8, r2
  406958:	9307      	str	r3, [sp, #28]
  40695a:	9006      	str	r0, [sp, #24]
  40695c:	b118      	cbz	r0, 406966 <_vfiprintf_r+0x1a>
  40695e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406960:	2b00      	cmp	r3, #0
  406962:	f000 80f3 	beq.w	406b4c <_vfiprintf_r+0x200>
  406966:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40696a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40696e:	07df      	lsls	r7, r3, #31
  406970:	b281      	uxth	r1, r0
  406972:	d402      	bmi.n	40697a <_vfiprintf_r+0x2e>
  406974:	058e      	lsls	r6, r1, #22
  406976:	f140 80fc 	bpl.w	406b72 <_vfiprintf_r+0x226>
  40697a:	048c      	lsls	r4, r1, #18
  40697c:	d40a      	bmi.n	406994 <_vfiprintf_r+0x48>
  40697e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406982:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  406986:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40698a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40698e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  406992:	b289      	uxth	r1, r1
  406994:	0708      	lsls	r0, r1, #28
  406996:	f140 80b3 	bpl.w	406b00 <_vfiprintf_r+0x1b4>
  40699a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40699e:	2b00      	cmp	r3, #0
  4069a0:	f000 80ae 	beq.w	406b00 <_vfiprintf_r+0x1b4>
  4069a4:	f001 031a 	and.w	r3, r1, #26
  4069a8:	2b0a      	cmp	r3, #10
  4069aa:	f000 80b5 	beq.w	406b18 <_vfiprintf_r+0x1cc>
  4069ae:	2300      	movs	r3, #0
  4069b0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4069b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4069b6:	9311      	str	r3, [sp, #68]	; 0x44
  4069b8:	9310      	str	r3, [sp, #64]	; 0x40
  4069ba:	9303      	str	r3, [sp, #12]
  4069bc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4069c0:	46ca      	mov	sl, r9
  4069c2:	f8cd b010 	str.w	fp, [sp, #16]
  4069c6:	f898 3000 	ldrb.w	r3, [r8]
  4069ca:	4644      	mov	r4, r8
  4069cc:	b1fb      	cbz	r3, 406a0e <_vfiprintf_r+0xc2>
  4069ce:	2b25      	cmp	r3, #37	; 0x25
  4069d0:	d102      	bne.n	4069d8 <_vfiprintf_r+0x8c>
  4069d2:	e01c      	b.n	406a0e <_vfiprintf_r+0xc2>
  4069d4:	2b25      	cmp	r3, #37	; 0x25
  4069d6:	d003      	beq.n	4069e0 <_vfiprintf_r+0x94>
  4069d8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4069dc:	2b00      	cmp	r3, #0
  4069de:	d1f9      	bne.n	4069d4 <_vfiprintf_r+0x88>
  4069e0:	eba4 0508 	sub.w	r5, r4, r8
  4069e4:	b19d      	cbz	r5, 406a0e <_vfiprintf_r+0xc2>
  4069e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4069e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4069ea:	f8ca 8000 	str.w	r8, [sl]
  4069ee:	3301      	adds	r3, #1
  4069f0:	442a      	add	r2, r5
  4069f2:	2b07      	cmp	r3, #7
  4069f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4069f8:	9211      	str	r2, [sp, #68]	; 0x44
  4069fa:	9310      	str	r3, [sp, #64]	; 0x40
  4069fc:	dd7a      	ble.n	406af4 <_vfiprintf_r+0x1a8>
  4069fe:	2a00      	cmp	r2, #0
  406a00:	f040 84b0 	bne.w	407364 <_vfiprintf_r+0xa18>
  406a04:	9b03      	ldr	r3, [sp, #12]
  406a06:	9210      	str	r2, [sp, #64]	; 0x40
  406a08:	442b      	add	r3, r5
  406a0a:	46ca      	mov	sl, r9
  406a0c:	9303      	str	r3, [sp, #12]
  406a0e:	7823      	ldrb	r3, [r4, #0]
  406a10:	2b00      	cmp	r3, #0
  406a12:	f000 83e0 	beq.w	4071d6 <_vfiprintf_r+0x88a>
  406a16:	2000      	movs	r0, #0
  406a18:	f04f 0300 	mov.w	r3, #0
  406a1c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  406a20:	f104 0801 	add.w	r8, r4, #1
  406a24:	7862      	ldrb	r2, [r4, #1]
  406a26:	4605      	mov	r5, r0
  406a28:	4606      	mov	r6, r0
  406a2a:	4603      	mov	r3, r0
  406a2c:	f04f 34ff 	mov.w	r4, #4294967295
  406a30:	f108 0801 	add.w	r8, r8, #1
  406a34:	f1a2 0120 	sub.w	r1, r2, #32
  406a38:	2958      	cmp	r1, #88	; 0x58
  406a3a:	f200 82de 	bhi.w	406ffa <_vfiprintf_r+0x6ae>
  406a3e:	e8df f011 	tbh	[pc, r1, lsl #1]
  406a42:	0221      	.short	0x0221
  406a44:	02dc02dc 	.word	0x02dc02dc
  406a48:	02dc0229 	.word	0x02dc0229
  406a4c:	02dc02dc 	.word	0x02dc02dc
  406a50:	02dc02dc 	.word	0x02dc02dc
  406a54:	028902dc 	.word	0x028902dc
  406a58:	02dc0295 	.word	0x02dc0295
  406a5c:	02bd00a2 	.word	0x02bd00a2
  406a60:	019f02dc 	.word	0x019f02dc
  406a64:	01a401a4 	.word	0x01a401a4
  406a68:	01a401a4 	.word	0x01a401a4
  406a6c:	01a401a4 	.word	0x01a401a4
  406a70:	01a401a4 	.word	0x01a401a4
  406a74:	02dc01a4 	.word	0x02dc01a4
  406a78:	02dc02dc 	.word	0x02dc02dc
  406a7c:	02dc02dc 	.word	0x02dc02dc
  406a80:	02dc02dc 	.word	0x02dc02dc
  406a84:	02dc02dc 	.word	0x02dc02dc
  406a88:	01b202dc 	.word	0x01b202dc
  406a8c:	02dc02dc 	.word	0x02dc02dc
  406a90:	02dc02dc 	.word	0x02dc02dc
  406a94:	02dc02dc 	.word	0x02dc02dc
  406a98:	02dc02dc 	.word	0x02dc02dc
  406a9c:	02dc02dc 	.word	0x02dc02dc
  406aa0:	02dc0197 	.word	0x02dc0197
  406aa4:	02dc02dc 	.word	0x02dc02dc
  406aa8:	02dc02dc 	.word	0x02dc02dc
  406aac:	02dc019b 	.word	0x02dc019b
  406ab0:	025302dc 	.word	0x025302dc
  406ab4:	02dc02dc 	.word	0x02dc02dc
  406ab8:	02dc02dc 	.word	0x02dc02dc
  406abc:	02dc02dc 	.word	0x02dc02dc
  406ac0:	02dc02dc 	.word	0x02dc02dc
  406ac4:	02dc02dc 	.word	0x02dc02dc
  406ac8:	021b025a 	.word	0x021b025a
  406acc:	02dc02dc 	.word	0x02dc02dc
  406ad0:	026e02dc 	.word	0x026e02dc
  406ad4:	02dc021b 	.word	0x02dc021b
  406ad8:	027302dc 	.word	0x027302dc
  406adc:	01f502dc 	.word	0x01f502dc
  406ae0:	02090182 	.word	0x02090182
  406ae4:	02dc02d7 	.word	0x02dc02d7
  406ae8:	02dc029a 	.word	0x02dc029a
  406aec:	02dc00a7 	.word	0x02dc00a7
  406af0:	022e02dc 	.word	0x022e02dc
  406af4:	f10a 0a08 	add.w	sl, sl, #8
  406af8:	9b03      	ldr	r3, [sp, #12]
  406afa:	442b      	add	r3, r5
  406afc:	9303      	str	r3, [sp, #12]
  406afe:	e786      	b.n	406a0e <_vfiprintf_r+0xc2>
  406b00:	4659      	mov	r1, fp
  406b02:	9806      	ldr	r0, [sp, #24]
  406b04:	f000 fdac 	bl	407660 <__swsetup_r>
  406b08:	bb18      	cbnz	r0, 406b52 <_vfiprintf_r+0x206>
  406b0a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  406b0e:	f001 031a 	and.w	r3, r1, #26
  406b12:	2b0a      	cmp	r3, #10
  406b14:	f47f af4b 	bne.w	4069ae <_vfiprintf_r+0x62>
  406b18:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  406b1c:	2b00      	cmp	r3, #0
  406b1e:	f6ff af46 	blt.w	4069ae <_vfiprintf_r+0x62>
  406b22:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406b26:	07db      	lsls	r3, r3, #31
  406b28:	d405      	bmi.n	406b36 <_vfiprintf_r+0x1ea>
  406b2a:	058f      	lsls	r7, r1, #22
  406b2c:	d403      	bmi.n	406b36 <_vfiprintf_r+0x1ea>
  406b2e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406b32:	f002 fa93 	bl	40905c <__retarget_lock_release_recursive>
  406b36:	462b      	mov	r3, r5
  406b38:	4642      	mov	r2, r8
  406b3a:	4659      	mov	r1, fp
  406b3c:	9806      	ldr	r0, [sp, #24]
  406b3e:	f000 fd4d 	bl	4075dc <__sbprintf>
  406b42:	9003      	str	r0, [sp, #12]
  406b44:	9803      	ldr	r0, [sp, #12]
  406b46:	b02d      	add	sp, #180	; 0xb4
  406b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b4c:	f001 feb2 	bl	4088b4 <__sinit>
  406b50:	e709      	b.n	406966 <_vfiprintf_r+0x1a>
  406b52:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406b56:	07d9      	lsls	r1, r3, #31
  406b58:	d404      	bmi.n	406b64 <_vfiprintf_r+0x218>
  406b5a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406b5e:	059a      	lsls	r2, r3, #22
  406b60:	f140 84aa 	bpl.w	4074b8 <_vfiprintf_r+0xb6c>
  406b64:	f04f 33ff 	mov.w	r3, #4294967295
  406b68:	9303      	str	r3, [sp, #12]
  406b6a:	9803      	ldr	r0, [sp, #12]
  406b6c:	b02d      	add	sp, #180	; 0xb4
  406b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b72:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406b76:	f002 fa6f 	bl	409058 <__retarget_lock_acquire_recursive>
  406b7a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  406b7e:	b281      	uxth	r1, r0
  406b80:	e6fb      	b.n	40697a <_vfiprintf_r+0x2e>
  406b82:	4276      	negs	r6, r6
  406b84:	9207      	str	r2, [sp, #28]
  406b86:	f043 0304 	orr.w	r3, r3, #4
  406b8a:	f898 2000 	ldrb.w	r2, [r8]
  406b8e:	e74f      	b.n	406a30 <_vfiprintf_r+0xe4>
  406b90:	9608      	str	r6, [sp, #32]
  406b92:	069e      	lsls	r6, r3, #26
  406b94:	f100 8450 	bmi.w	407438 <_vfiprintf_r+0xaec>
  406b98:	9907      	ldr	r1, [sp, #28]
  406b9a:	06dd      	lsls	r5, r3, #27
  406b9c:	460a      	mov	r2, r1
  406b9e:	f100 83ef 	bmi.w	407380 <_vfiprintf_r+0xa34>
  406ba2:	0658      	lsls	r0, r3, #25
  406ba4:	f140 83ec 	bpl.w	407380 <_vfiprintf_r+0xa34>
  406ba8:	880e      	ldrh	r6, [r1, #0]
  406baa:	3104      	adds	r1, #4
  406bac:	2700      	movs	r7, #0
  406bae:	2201      	movs	r2, #1
  406bb0:	9107      	str	r1, [sp, #28]
  406bb2:	f04f 0100 	mov.w	r1, #0
  406bb6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  406bba:	2500      	movs	r5, #0
  406bbc:	1c61      	adds	r1, r4, #1
  406bbe:	f000 8116 	beq.w	406dee <_vfiprintf_r+0x4a2>
  406bc2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  406bc6:	9102      	str	r1, [sp, #8]
  406bc8:	ea56 0107 	orrs.w	r1, r6, r7
  406bcc:	f040 8114 	bne.w	406df8 <_vfiprintf_r+0x4ac>
  406bd0:	2c00      	cmp	r4, #0
  406bd2:	f040 835c 	bne.w	40728e <_vfiprintf_r+0x942>
  406bd6:	2a00      	cmp	r2, #0
  406bd8:	f040 83b7 	bne.w	40734a <_vfiprintf_r+0x9fe>
  406bdc:	f013 0301 	ands.w	r3, r3, #1
  406be0:	9305      	str	r3, [sp, #20]
  406be2:	f000 8457 	beq.w	407494 <_vfiprintf_r+0xb48>
  406be6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  406bea:	2330      	movs	r3, #48	; 0x30
  406bec:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  406bf0:	9b05      	ldr	r3, [sp, #20]
  406bf2:	42a3      	cmp	r3, r4
  406bf4:	bfb8      	it	lt
  406bf6:	4623      	movlt	r3, r4
  406bf8:	9301      	str	r3, [sp, #4]
  406bfa:	b10d      	cbz	r5, 406c00 <_vfiprintf_r+0x2b4>
  406bfc:	3301      	adds	r3, #1
  406bfe:	9301      	str	r3, [sp, #4]
  406c00:	9b02      	ldr	r3, [sp, #8]
  406c02:	f013 0302 	ands.w	r3, r3, #2
  406c06:	9309      	str	r3, [sp, #36]	; 0x24
  406c08:	d002      	beq.n	406c10 <_vfiprintf_r+0x2c4>
  406c0a:	9b01      	ldr	r3, [sp, #4]
  406c0c:	3302      	adds	r3, #2
  406c0e:	9301      	str	r3, [sp, #4]
  406c10:	9b02      	ldr	r3, [sp, #8]
  406c12:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  406c16:	930a      	str	r3, [sp, #40]	; 0x28
  406c18:	f040 8217 	bne.w	40704a <_vfiprintf_r+0x6fe>
  406c1c:	9b08      	ldr	r3, [sp, #32]
  406c1e:	9a01      	ldr	r2, [sp, #4]
  406c20:	1a9d      	subs	r5, r3, r2
  406c22:	2d00      	cmp	r5, #0
  406c24:	f340 8211 	ble.w	40704a <_vfiprintf_r+0x6fe>
  406c28:	2d10      	cmp	r5, #16
  406c2a:	f340 8490 	ble.w	40754e <_vfiprintf_r+0xc02>
  406c2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406c30:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406c32:	4ec4      	ldr	r6, [pc, #784]	; (406f44 <_vfiprintf_r+0x5f8>)
  406c34:	46d6      	mov	lr, sl
  406c36:	2710      	movs	r7, #16
  406c38:	46a2      	mov	sl, r4
  406c3a:	4619      	mov	r1, r3
  406c3c:	9c06      	ldr	r4, [sp, #24]
  406c3e:	e007      	b.n	406c50 <_vfiprintf_r+0x304>
  406c40:	f101 0c02 	add.w	ip, r1, #2
  406c44:	f10e 0e08 	add.w	lr, lr, #8
  406c48:	4601      	mov	r1, r0
  406c4a:	3d10      	subs	r5, #16
  406c4c:	2d10      	cmp	r5, #16
  406c4e:	dd11      	ble.n	406c74 <_vfiprintf_r+0x328>
  406c50:	1c48      	adds	r0, r1, #1
  406c52:	3210      	adds	r2, #16
  406c54:	2807      	cmp	r0, #7
  406c56:	9211      	str	r2, [sp, #68]	; 0x44
  406c58:	e88e 00c0 	stmia.w	lr, {r6, r7}
  406c5c:	9010      	str	r0, [sp, #64]	; 0x40
  406c5e:	ddef      	ble.n	406c40 <_vfiprintf_r+0x2f4>
  406c60:	2a00      	cmp	r2, #0
  406c62:	f040 81e4 	bne.w	40702e <_vfiprintf_r+0x6e2>
  406c66:	3d10      	subs	r5, #16
  406c68:	2d10      	cmp	r5, #16
  406c6a:	4611      	mov	r1, r2
  406c6c:	f04f 0c01 	mov.w	ip, #1
  406c70:	46ce      	mov	lr, r9
  406c72:	dced      	bgt.n	406c50 <_vfiprintf_r+0x304>
  406c74:	4654      	mov	r4, sl
  406c76:	4661      	mov	r1, ip
  406c78:	46f2      	mov	sl, lr
  406c7a:	442a      	add	r2, r5
  406c7c:	2907      	cmp	r1, #7
  406c7e:	9211      	str	r2, [sp, #68]	; 0x44
  406c80:	f8ca 6000 	str.w	r6, [sl]
  406c84:	f8ca 5004 	str.w	r5, [sl, #4]
  406c88:	9110      	str	r1, [sp, #64]	; 0x40
  406c8a:	f300 82ec 	bgt.w	407266 <_vfiprintf_r+0x91a>
  406c8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406c92:	f10a 0a08 	add.w	sl, sl, #8
  406c96:	1c48      	adds	r0, r1, #1
  406c98:	2d00      	cmp	r5, #0
  406c9a:	f040 81de 	bne.w	40705a <_vfiprintf_r+0x70e>
  406c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ca0:	2b00      	cmp	r3, #0
  406ca2:	f000 81f8 	beq.w	407096 <_vfiprintf_r+0x74a>
  406ca6:	3202      	adds	r2, #2
  406ca8:	a90e      	add	r1, sp, #56	; 0x38
  406caa:	2302      	movs	r3, #2
  406cac:	2807      	cmp	r0, #7
  406cae:	9211      	str	r2, [sp, #68]	; 0x44
  406cb0:	9010      	str	r0, [sp, #64]	; 0x40
  406cb2:	e88a 000a 	stmia.w	sl, {r1, r3}
  406cb6:	f340 81ea 	ble.w	40708e <_vfiprintf_r+0x742>
  406cba:	2a00      	cmp	r2, #0
  406cbc:	f040 838c 	bne.w	4073d8 <_vfiprintf_r+0xa8c>
  406cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406cc2:	2b80      	cmp	r3, #128	; 0x80
  406cc4:	f04f 0001 	mov.w	r0, #1
  406cc8:	4611      	mov	r1, r2
  406cca:	46ca      	mov	sl, r9
  406ccc:	f040 81e7 	bne.w	40709e <_vfiprintf_r+0x752>
  406cd0:	9b08      	ldr	r3, [sp, #32]
  406cd2:	9d01      	ldr	r5, [sp, #4]
  406cd4:	1b5e      	subs	r6, r3, r5
  406cd6:	2e00      	cmp	r6, #0
  406cd8:	f340 81e1 	ble.w	40709e <_vfiprintf_r+0x752>
  406cdc:	2e10      	cmp	r6, #16
  406cde:	4d9a      	ldr	r5, [pc, #616]	; (406f48 <_vfiprintf_r+0x5fc>)
  406ce0:	f340 8450 	ble.w	407584 <_vfiprintf_r+0xc38>
  406ce4:	46d4      	mov	ip, sl
  406ce6:	2710      	movs	r7, #16
  406ce8:	46a2      	mov	sl, r4
  406cea:	9c06      	ldr	r4, [sp, #24]
  406cec:	e007      	b.n	406cfe <_vfiprintf_r+0x3b2>
  406cee:	f101 0e02 	add.w	lr, r1, #2
  406cf2:	f10c 0c08 	add.w	ip, ip, #8
  406cf6:	4601      	mov	r1, r0
  406cf8:	3e10      	subs	r6, #16
  406cfa:	2e10      	cmp	r6, #16
  406cfc:	dd11      	ble.n	406d22 <_vfiprintf_r+0x3d6>
  406cfe:	1c48      	adds	r0, r1, #1
  406d00:	3210      	adds	r2, #16
  406d02:	2807      	cmp	r0, #7
  406d04:	9211      	str	r2, [sp, #68]	; 0x44
  406d06:	e88c 00a0 	stmia.w	ip, {r5, r7}
  406d0a:	9010      	str	r0, [sp, #64]	; 0x40
  406d0c:	ddef      	ble.n	406cee <_vfiprintf_r+0x3a2>
  406d0e:	2a00      	cmp	r2, #0
  406d10:	f040 829d 	bne.w	40724e <_vfiprintf_r+0x902>
  406d14:	3e10      	subs	r6, #16
  406d16:	2e10      	cmp	r6, #16
  406d18:	f04f 0e01 	mov.w	lr, #1
  406d1c:	4611      	mov	r1, r2
  406d1e:	46cc      	mov	ip, r9
  406d20:	dced      	bgt.n	406cfe <_vfiprintf_r+0x3b2>
  406d22:	4654      	mov	r4, sl
  406d24:	46e2      	mov	sl, ip
  406d26:	4432      	add	r2, r6
  406d28:	f1be 0f07 	cmp.w	lr, #7
  406d2c:	9211      	str	r2, [sp, #68]	; 0x44
  406d2e:	e88a 0060 	stmia.w	sl, {r5, r6}
  406d32:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  406d36:	f300 8369 	bgt.w	40740c <_vfiprintf_r+0xac0>
  406d3a:	f10a 0a08 	add.w	sl, sl, #8
  406d3e:	f10e 0001 	add.w	r0, lr, #1
  406d42:	4671      	mov	r1, lr
  406d44:	e1ab      	b.n	40709e <_vfiprintf_r+0x752>
  406d46:	9608      	str	r6, [sp, #32]
  406d48:	f013 0220 	ands.w	r2, r3, #32
  406d4c:	f040 838c 	bne.w	407468 <_vfiprintf_r+0xb1c>
  406d50:	f013 0110 	ands.w	r1, r3, #16
  406d54:	f040 831a 	bne.w	40738c <_vfiprintf_r+0xa40>
  406d58:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  406d5c:	f000 8316 	beq.w	40738c <_vfiprintf_r+0xa40>
  406d60:	9807      	ldr	r0, [sp, #28]
  406d62:	460a      	mov	r2, r1
  406d64:	4601      	mov	r1, r0
  406d66:	3104      	adds	r1, #4
  406d68:	8806      	ldrh	r6, [r0, #0]
  406d6a:	9107      	str	r1, [sp, #28]
  406d6c:	2700      	movs	r7, #0
  406d6e:	e720      	b.n	406bb2 <_vfiprintf_r+0x266>
  406d70:	9608      	str	r6, [sp, #32]
  406d72:	f043 0310 	orr.w	r3, r3, #16
  406d76:	e7e7      	b.n	406d48 <_vfiprintf_r+0x3fc>
  406d78:	9608      	str	r6, [sp, #32]
  406d7a:	f043 0310 	orr.w	r3, r3, #16
  406d7e:	e708      	b.n	406b92 <_vfiprintf_r+0x246>
  406d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406d84:	f898 2000 	ldrb.w	r2, [r8]
  406d88:	e652      	b.n	406a30 <_vfiprintf_r+0xe4>
  406d8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406d8e:	2600      	movs	r6, #0
  406d90:	f818 2b01 	ldrb.w	r2, [r8], #1
  406d94:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406d98:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  406d9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406da0:	2909      	cmp	r1, #9
  406da2:	d9f5      	bls.n	406d90 <_vfiprintf_r+0x444>
  406da4:	e646      	b.n	406a34 <_vfiprintf_r+0xe8>
  406da6:	9608      	str	r6, [sp, #32]
  406da8:	2800      	cmp	r0, #0
  406daa:	f040 8408 	bne.w	4075be <_vfiprintf_r+0xc72>
  406dae:	f043 0310 	orr.w	r3, r3, #16
  406db2:	069e      	lsls	r6, r3, #26
  406db4:	f100 834c 	bmi.w	407450 <_vfiprintf_r+0xb04>
  406db8:	06dd      	lsls	r5, r3, #27
  406dba:	f100 82f3 	bmi.w	4073a4 <_vfiprintf_r+0xa58>
  406dbe:	0658      	lsls	r0, r3, #25
  406dc0:	f140 82f0 	bpl.w	4073a4 <_vfiprintf_r+0xa58>
  406dc4:	9d07      	ldr	r5, [sp, #28]
  406dc6:	f9b5 6000 	ldrsh.w	r6, [r5]
  406dca:	462a      	mov	r2, r5
  406dcc:	17f7      	asrs	r7, r6, #31
  406dce:	3204      	adds	r2, #4
  406dd0:	4630      	mov	r0, r6
  406dd2:	4639      	mov	r1, r7
  406dd4:	9207      	str	r2, [sp, #28]
  406dd6:	2800      	cmp	r0, #0
  406dd8:	f171 0200 	sbcs.w	r2, r1, #0
  406ddc:	f2c0 835d 	blt.w	40749a <_vfiprintf_r+0xb4e>
  406de0:	1c61      	adds	r1, r4, #1
  406de2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406de6:	f04f 0201 	mov.w	r2, #1
  406dea:	f47f aeea 	bne.w	406bc2 <_vfiprintf_r+0x276>
  406dee:	ea56 0107 	orrs.w	r1, r6, r7
  406df2:	f000 824d 	beq.w	407290 <_vfiprintf_r+0x944>
  406df6:	9302      	str	r3, [sp, #8]
  406df8:	2a01      	cmp	r2, #1
  406dfa:	f000 828c 	beq.w	407316 <_vfiprintf_r+0x9ca>
  406dfe:	2a02      	cmp	r2, #2
  406e00:	f040 825c 	bne.w	4072bc <_vfiprintf_r+0x970>
  406e04:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406e06:	46cb      	mov	fp, r9
  406e08:	0933      	lsrs	r3, r6, #4
  406e0a:	f006 010f 	and.w	r1, r6, #15
  406e0e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406e12:	093a      	lsrs	r2, r7, #4
  406e14:	461e      	mov	r6, r3
  406e16:	4617      	mov	r7, r2
  406e18:	5c43      	ldrb	r3, [r0, r1]
  406e1a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  406e1e:	ea56 0307 	orrs.w	r3, r6, r7
  406e22:	d1f1      	bne.n	406e08 <_vfiprintf_r+0x4bc>
  406e24:	eba9 030b 	sub.w	r3, r9, fp
  406e28:	9305      	str	r3, [sp, #20]
  406e2a:	e6e1      	b.n	406bf0 <_vfiprintf_r+0x2a4>
  406e2c:	2800      	cmp	r0, #0
  406e2e:	f040 83c0 	bne.w	4075b2 <_vfiprintf_r+0xc66>
  406e32:	0699      	lsls	r1, r3, #26
  406e34:	f100 8367 	bmi.w	407506 <_vfiprintf_r+0xbba>
  406e38:	06da      	lsls	r2, r3, #27
  406e3a:	f100 80f1 	bmi.w	407020 <_vfiprintf_r+0x6d4>
  406e3e:	065b      	lsls	r3, r3, #25
  406e40:	f140 80ee 	bpl.w	407020 <_vfiprintf_r+0x6d4>
  406e44:	9a07      	ldr	r2, [sp, #28]
  406e46:	6813      	ldr	r3, [r2, #0]
  406e48:	3204      	adds	r2, #4
  406e4a:	9207      	str	r2, [sp, #28]
  406e4c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  406e50:	801a      	strh	r2, [r3, #0]
  406e52:	e5b8      	b.n	4069c6 <_vfiprintf_r+0x7a>
  406e54:	9807      	ldr	r0, [sp, #28]
  406e56:	4a3d      	ldr	r2, [pc, #244]	; (406f4c <_vfiprintf_r+0x600>)
  406e58:	9608      	str	r6, [sp, #32]
  406e5a:	920b      	str	r2, [sp, #44]	; 0x2c
  406e5c:	6806      	ldr	r6, [r0, #0]
  406e5e:	2278      	movs	r2, #120	; 0x78
  406e60:	2130      	movs	r1, #48	; 0x30
  406e62:	3004      	adds	r0, #4
  406e64:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406e68:	f043 0302 	orr.w	r3, r3, #2
  406e6c:	9007      	str	r0, [sp, #28]
  406e6e:	2700      	movs	r7, #0
  406e70:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406e74:	2202      	movs	r2, #2
  406e76:	e69c      	b.n	406bb2 <_vfiprintf_r+0x266>
  406e78:	9608      	str	r6, [sp, #32]
  406e7a:	2800      	cmp	r0, #0
  406e7c:	d099      	beq.n	406db2 <_vfiprintf_r+0x466>
  406e7e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406e82:	e796      	b.n	406db2 <_vfiprintf_r+0x466>
  406e84:	f898 2000 	ldrb.w	r2, [r8]
  406e88:	2d00      	cmp	r5, #0
  406e8a:	f47f add1 	bne.w	406a30 <_vfiprintf_r+0xe4>
  406e8e:	2001      	movs	r0, #1
  406e90:	2520      	movs	r5, #32
  406e92:	e5cd      	b.n	406a30 <_vfiprintf_r+0xe4>
  406e94:	f043 0301 	orr.w	r3, r3, #1
  406e98:	f898 2000 	ldrb.w	r2, [r8]
  406e9c:	e5c8      	b.n	406a30 <_vfiprintf_r+0xe4>
  406e9e:	9608      	str	r6, [sp, #32]
  406ea0:	2800      	cmp	r0, #0
  406ea2:	f040 8393 	bne.w	4075cc <_vfiprintf_r+0xc80>
  406ea6:	4929      	ldr	r1, [pc, #164]	; (406f4c <_vfiprintf_r+0x600>)
  406ea8:	910b      	str	r1, [sp, #44]	; 0x2c
  406eaa:	069f      	lsls	r7, r3, #26
  406eac:	f100 82e8 	bmi.w	407480 <_vfiprintf_r+0xb34>
  406eb0:	9807      	ldr	r0, [sp, #28]
  406eb2:	06de      	lsls	r6, r3, #27
  406eb4:	4601      	mov	r1, r0
  406eb6:	f100 8270 	bmi.w	40739a <_vfiprintf_r+0xa4e>
  406eba:	065d      	lsls	r5, r3, #25
  406ebc:	f140 826d 	bpl.w	40739a <_vfiprintf_r+0xa4e>
  406ec0:	3104      	adds	r1, #4
  406ec2:	8806      	ldrh	r6, [r0, #0]
  406ec4:	9107      	str	r1, [sp, #28]
  406ec6:	2700      	movs	r7, #0
  406ec8:	07d8      	lsls	r0, r3, #31
  406eca:	f140 8222 	bpl.w	407312 <_vfiprintf_r+0x9c6>
  406ece:	ea56 0107 	orrs.w	r1, r6, r7
  406ed2:	f000 821e 	beq.w	407312 <_vfiprintf_r+0x9c6>
  406ed6:	2130      	movs	r1, #48	; 0x30
  406ed8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406edc:	f043 0302 	orr.w	r3, r3, #2
  406ee0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406ee4:	2202      	movs	r2, #2
  406ee6:	e664      	b.n	406bb2 <_vfiprintf_r+0x266>
  406ee8:	9608      	str	r6, [sp, #32]
  406eea:	2800      	cmp	r0, #0
  406eec:	f040 836b 	bne.w	4075c6 <_vfiprintf_r+0xc7a>
  406ef0:	4917      	ldr	r1, [pc, #92]	; (406f50 <_vfiprintf_r+0x604>)
  406ef2:	910b      	str	r1, [sp, #44]	; 0x2c
  406ef4:	e7d9      	b.n	406eaa <_vfiprintf_r+0x55e>
  406ef6:	9907      	ldr	r1, [sp, #28]
  406ef8:	9608      	str	r6, [sp, #32]
  406efa:	680a      	ldr	r2, [r1, #0]
  406efc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406f00:	f04f 0000 	mov.w	r0, #0
  406f04:	460a      	mov	r2, r1
  406f06:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  406f0a:	3204      	adds	r2, #4
  406f0c:	2001      	movs	r0, #1
  406f0e:	9001      	str	r0, [sp, #4]
  406f10:	9207      	str	r2, [sp, #28]
  406f12:	9005      	str	r0, [sp, #20]
  406f14:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  406f18:	9302      	str	r3, [sp, #8]
  406f1a:	2400      	movs	r4, #0
  406f1c:	e670      	b.n	406c00 <_vfiprintf_r+0x2b4>
  406f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f22:	f898 2000 	ldrb.w	r2, [r8]
  406f26:	e583      	b.n	406a30 <_vfiprintf_r+0xe4>
  406f28:	f898 2000 	ldrb.w	r2, [r8]
  406f2c:	2a6c      	cmp	r2, #108	; 0x6c
  406f2e:	bf03      	ittte	eq
  406f30:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  406f34:	f043 0320 	orreq.w	r3, r3, #32
  406f38:	f108 0801 	addeq.w	r8, r8, #1
  406f3c:	f043 0310 	orrne.w	r3, r3, #16
  406f40:	e576      	b.n	406a30 <_vfiprintf_r+0xe4>
  406f42:	bf00      	nop
  406f44:	0040a680 	.word	0x0040a680
  406f48:	0040a690 	.word	0x0040a690
  406f4c:	0040a640 	.word	0x0040a640
  406f50:	0040a62c 	.word	0x0040a62c
  406f54:	9907      	ldr	r1, [sp, #28]
  406f56:	680e      	ldr	r6, [r1, #0]
  406f58:	460a      	mov	r2, r1
  406f5a:	2e00      	cmp	r6, #0
  406f5c:	f102 0204 	add.w	r2, r2, #4
  406f60:	f6ff ae0f 	blt.w	406b82 <_vfiprintf_r+0x236>
  406f64:	9207      	str	r2, [sp, #28]
  406f66:	f898 2000 	ldrb.w	r2, [r8]
  406f6a:	e561      	b.n	406a30 <_vfiprintf_r+0xe4>
  406f6c:	f898 2000 	ldrb.w	r2, [r8]
  406f70:	2001      	movs	r0, #1
  406f72:	252b      	movs	r5, #43	; 0x2b
  406f74:	e55c      	b.n	406a30 <_vfiprintf_r+0xe4>
  406f76:	9907      	ldr	r1, [sp, #28]
  406f78:	9608      	str	r6, [sp, #32]
  406f7a:	f8d1 b000 	ldr.w	fp, [r1]
  406f7e:	f04f 0200 	mov.w	r2, #0
  406f82:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406f86:	1d0e      	adds	r6, r1, #4
  406f88:	f1bb 0f00 	cmp.w	fp, #0
  406f8c:	f000 82e5 	beq.w	40755a <_vfiprintf_r+0xc0e>
  406f90:	1c67      	adds	r7, r4, #1
  406f92:	f000 82c4 	beq.w	40751e <_vfiprintf_r+0xbd2>
  406f96:	4622      	mov	r2, r4
  406f98:	2100      	movs	r1, #0
  406f9a:	4658      	mov	r0, fp
  406f9c:	9301      	str	r3, [sp, #4]
  406f9e:	f002 f8ef 	bl	409180 <memchr>
  406fa2:	9b01      	ldr	r3, [sp, #4]
  406fa4:	2800      	cmp	r0, #0
  406fa6:	f000 82e5 	beq.w	407574 <_vfiprintf_r+0xc28>
  406faa:	eba0 020b 	sub.w	r2, r0, fp
  406fae:	9205      	str	r2, [sp, #20]
  406fb0:	9607      	str	r6, [sp, #28]
  406fb2:	9302      	str	r3, [sp, #8]
  406fb4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406fb8:	2400      	movs	r4, #0
  406fba:	e619      	b.n	406bf0 <_vfiprintf_r+0x2a4>
  406fbc:	f898 2000 	ldrb.w	r2, [r8]
  406fc0:	2a2a      	cmp	r2, #42	; 0x2a
  406fc2:	f108 0701 	add.w	r7, r8, #1
  406fc6:	f000 82e9 	beq.w	40759c <_vfiprintf_r+0xc50>
  406fca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406fce:	2909      	cmp	r1, #9
  406fd0:	46b8      	mov	r8, r7
  406fd2:	f04f 0400 	mov.w	r4, #0
  406fd6:	f63f ad2d 	bhi.w	406a34 <_vfiprintf_r+0xe8>
  406fda:	f818 2b01 	ldrb.w	r2, [r8], #1
  406fde:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406fe2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  406fe6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406fea:	2909      	cmp	r1, #9
  406fec:	d9f5      	bls.n	406fda <_vfiprintf_r+0x68e>
  406fee:	e521      	b.n	406a34 <_vfiprintf_r+0xe8>
  406ff0:	f043 0320 	orr.w	r3, r3, #32
  406ff4:	f898 2000 	ldrb.w	r2, [r8]
  406ff8:	e51a      	b.n	406a30 <_vfiprintf_r+0xe4>
  406ffa:	9608      	str	r6, [sp, #32]
  406ffc:	2800      	cmp	r0, #0
  406ffe:	f040 82db 	bne.w	4075b8 <_vfiprintf_r+0xc6c>
  407002:	2a00      	cmp	r2, #0
  407004:	f000 80e7 	beq.w	4071d6 <_vfiprintf_r+0x88a>
  407008:	2101      	movs	r1, #1
  40700a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40700e:	f04f 0200 	mov.w	r2, #0
  407012:	9101      	str	r1, [sp, #4]
  407014:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407018:	9105      	str	r1, [sp, #20]
  40701a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40701e:	e77b      	b.n	406f18 <_vfiprintf_r+0x5cc>
  407020:	9a07      	ldr	r2, [sp, #28]
  407022:	6813      	ldr	r3, [r2, #0]
  407024:	3204      	adds	r2, #4
  407026:	9207      	str	r2, [sp, #28]
  407028:	9a03      	ldr	r2, [sp, #12]
  40702a:	601a      	str	r2, [r3, #0]
  40702c:	e4cb      	b.n	4069c6 <_vfiprintf_r+0x7a>
  40702e:	aa0f      	add	r2, sp, #60	; 0x3c
  407030:	9904      	ldr	r1, [sp, #16]
  407032:	4620      	mov	r0, r4
  407034:	f7ff fc4a 	bl	4068cc <__sprint_r.part.0>
  407038:	2800      	cmp	r0, #0
  40703a:	f040 8139 	bne.w	4072b0 <_vfiprintf_r+0x964>
  40703e:	9910      	ldr	r1, [sp, #64]	; 0x40
  407040:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407042:	f101 0c01 	add.w	ip, r1, #1
  407046:	46ce      	mov	lr, r9
  407048:	e5ff      	b.n	406c4a <_vfiprintf_r+0x2fe>
  40704a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40704c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40704e:	1c48      	adds	r0, r1, #1
  407050:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407054:	2d00      	cmp	r5, #0
  407056:	f43f ae22 	beq.w	406c9e <_vfiprintf_r+0x352>
  40705a:	3201      	adds	r2, #1
  40705c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  407060:	2101      	movs	r1, #1
  407062:	2807      	cmp	r0, #7
  407064:	9211      	str	r2, [sp, #68]	; 0x44
  407066:	9010      	str	r0, [sp, #64]	; 0x40
  407068:	f8ca 5000 	str.w	r5, [sl]
  40706c:	f8ca 1004 	str.w	r1, [sl, #4]
  407070:	f340 8108 	ble.w	407284 <_vfiprintf_r+0x938>
  407074:	2a00      	cmp	r2, #0
  407076:	f040 81bc 	bne.w	4073f2 <_vfiprintf_r+0xaa6>
  40707a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40707c:	2b00      	cmp	r3, #0
  40707e:	f43f ae1f 	beq.w	406cc0 <_vfiprintf_r+0x374>
  407082:	ab0e      	add	r3, sp, #56	; 0x38
  407084:	2202      	movs	r2, #2
  407086:	4608      	mov	r0, r1
  407088:	931c      	str	r3, [sp, #112]	; 0x70
  40708a:	921d      	str	r2, [sp, #116]	; 0x74
  40708c:	46ca      	mov	sl, r9
  40708e:	4601      	mov	r1, r0
  407090:	f10a 0a08 	add.w	sl, sl, #8
  407094:	3001      	adds	r0, #1
  407096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407098:	2b80      	cmp	r3, #128	; 0x80
  40709a:	f43f ae19 	beq.w	406cd0 <_vfiprintf_r+0x384>
  40709e:	9b05      	ldr	r3, [sp, #20]
  4070a0:	1ae4      	subs	r4, r4, r3
  4070a2:	2c00      	cmp	r4, #0
  4070a4:	dd2e      	ble.n	407104 <_vfiprintf_r+0x7b8>
  4070a6:	2c10      	cmp	r4, #16
  4070a8:	4db3      	ldr	r5, [pc, #716]	; (407378 <_vfiprintf_r+0xa2c>)
  4070aa:	dd1e      	ble.n	4070ea <_vfiprintf_r+0x79e>
  4070ac:	46d6      	mov	lr, sl
  4070ae:	2610      	movs	r6, #16
  4070b0:	9f06      	ldr	r7, [sp, #24]
  4070b2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4070b6:	e006      	b.n	4070c6 <_vfiprintf_r+0x77a>
  4070b8:	1c88      	adds	r0, r1, #2
  4070ba:	f10e 0e08 	add.w	lr, lr, #8
  4070be:	4619      	mov	r1, r3
  4070c0:	3c10      	subs	r4, #16
  4070c2:	2c10      	cmp	r4, #16
  4070c4:	dd10      	ble.n	4070e8 <_vfiprintf_r+0x79c>
  4070c6:	1c4b      	adds	r3, r1, #1
  4070c8:	3210      	adds	r2, #16
  4070ca:	2b07      	cmp	r3, #7
  4070cc:	9211      	str	r2, [sp, #68]	; 0x44
  4070ce:	e88e 0060 	stmia.w	lr, {r5, r6}
  4070d2:	9310      	str	r3, [sp, #64]	; 0x40
  4070d4:	ddf0      	ble.n	4070b8 <_vfiprintf_r+0x76c>
  4070d6:	2a00      	cmp	r2, #0
  4070d8:	d165      	bne.n	4071a6 <_vfiprintf_r+0x85a>
  4070da:	3c10      	subs	r4, #16
  4070dc:	2c10      	cmp	r4, #16
  4070de:	f04f 0001 	mov.w	r0, #1
  4070e2:	4611      	mov	r1, r2
  4070e4:	46ce      	mov	lr, r9
  4070e6:	dcee      	bgt.n	4070c6 <_vfiprintf_r+0x77a>
  4070e8:	46f2      	mov	sl, lr
  4070ea:	4422      	add	r2, r4
  4070ec:	2807      	cmp	r0, #7
  4070ee:	9211      	str	r2, [sp, #68]	; 0x44
  4070f0:	f8ca 5000 	str.w	r5, [sl]
  4070f4:	f8ca 4004 	str.w	r4, [sl, #4]
  4070f8:	9010      	str	r0, [sp, #64]	; 0x40
  4070fa:	f300 8085 	bgt.w	407208 <_vfiprintf_r+0x8bc>
  4070fe:	f10a 0a08 	add.w	sl, sl, #8
  407102:	3001      	adds	r0, #1
  407104:	9905      	ldr	r1, [sp, #20]
  407106:	f8ca b000 	str.w	fp, [sl]
  40710a:	440a      	add	r2, r1
  40710c:	2807      	cmp	r0, #7
  40710e:	9211      	str	r2, [sp, #68]	; 0x44
  407110:	f8ca 1004 	str.w	r1, [sl, #4]
  407114:	9010      	str	r0, [sp, #64]	; 0x40
  407116:	f340 8082 	ble.w	40721e <_vfiprintf_r+0x8d2>
  40711a:	2a00      	cmp	r2, #0
  40711c:	f040 8118 	bne.w	407350 <_vfiprintf_r+0xa04>
  407120:	9b02      	ldr	r3, [sp, #8]
  407122:	9210      	str	r2, [sp, #64]	; 0x40
  407124:	0758      	lsls	r0, r3, #29
  407126:	d535      	bpl.n	407194 <_vfiprintf_r+0x848>
  407128:	9b08      	ldr	r3, [sp, #32]
  40712a:	9901      	ldr	r1, [sp, #4]
  40712c:	1a5c      	subs	r4, r3, r1
  40712e:	2c00      	cmp	r4, #0
  407130:	f340 80e7 	ble.w	407302 <_vfiprintf_r+0x9b6>
  407134:	46ca      	mov	sl, r9
  407136:	2c10      	cmp	r4, #16
  407138:	f340 8218 	ble.w	40756c <_vfiprintf_r+0xc20>
  40713c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40713e:	4e8f      	ldr	r6, [pc, #572]	; (40737c <_vfiprintf_r+0xa30>)
  407140:	9f06      	ldr	r7, [sp, #24]
  407142:	f8dd b010 	ldr.w	fp, [sp, #16]
  407146:	2510      	movs	r5, #16
  407148:	e006      	b.n	407158 <_vfiprintf_r+0x80c>
  40714a:	1c88      	adds	r0, r1, #2
  40714c:	f10a 0a08 	add.w	sl, sl, #8
  407150:	4619      	mov	r1, r3
  407152:	3c10      	subs	r4, #16
  407154:	2c10      	cmp	r4, #16
  407156:	dd11      	ble.n	40717c <_vfiprintf_r+0x830>
  407158:	1c4b      	adds	r3, r1, #1
  40715a:	3210      	adds	r2, #16
  40715c:	2b07      	cmp	r3, #7
  40715e:	9211      	str	r2, [sp, #68]	; 0x44
  407160:	f8ca 6000 	str.w	r6, [sl]
  407164:	f8ca 5004 	str.w	r5, [sl, #4]
  407168:	9310      	str	r3, [sp, #64]	; 0x40
  40716a:	ddee      	ble.n	40714a <_vfiprintf_r+0x7fe>
  40716c:	bb42      	cbnz	r2, 4071c0 <_vfiprintf_r+0x874>
  40716e:	3c10      	subs	r4, #16
  407170:	2c10      	cmp	r4, #16
  407172:	f04f 0001 	mov.w	r0, #1
  407176:	4611      	mov	r1, r2
  407178:	46ca      	mov	sl, r9
  40717a:	dced      	bgt.n	407158 <_vfiprintf_r+0x80c>
  40717c:	4422      	add	r2, r4
  40717e:	2807      	cmp	r0, #7
  407180:	9211      	str	r2, [sp, #68]	; 0x44
  407182:	f8ca 6000 	str.w	r6, [sl]
  407186:	f8ca 4004 	str.w	r4, [sl, #4]
  40718a:	9010      	str	r0, [sp, #64]	; 0x40
  40718c:	dd51      	ble.n	407232 <_vfiprintf_r+0x8e6>
  40718e:	2a00      	cmp	r2, #0
  407190:	f040 819b 	bne.w	4074ca <_vfiprintf_r+0xb7e>
  407194:	9b03      	ldr	r3, [sp, #12]
  407196:	9a08      	ldr	r2, [sp, #32]
  407198:	9901      	ldr	r1, [sp, #4]
  40719a:	428a      	cmp	r2, r1
  40719c:	bfac      	ite	ge
  40719e:	189b      	addge	r3, r3, r2
  4071a0:	185b      	addlt	r3, r3, r1
  4071a2:	9303      	str	r3, [sp, #12]
  4071a4:	e04e      	b.n	407244 <_vfiprintf_r+0x8f8>
  4071a6:	aa0f      	add	r2, sp, #60	; 0x3c
  4071a8:	4651      	mov	r1, sl
  4071aa:	4638      	mov	r0, r7
  4071ac:	f7ff fb8e 	bl	4068cc <__sprint_r.part.0>
  4071b0:	2800      	cmp	r0, #0
  4071b2:	f040 813f 	bne.w	407434 <_vfiprintf_r+0xae8>
  4071b6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4071b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4071ba:	1c48      	adds	r0, r1, #1
  4071bc:	46ce      	mov	lr, r9
  4071be:	e77f      	b.n	4070c0 <_vfiprintf_r+0x774>
  4071c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4071c2:	4659      	mov	r1, fp
  4071c4:	4638      	mov	r0, r7
  4071c6:	f7ff fb81 	bl	4068cc <__sprint_r.part.0>
  4071ca:	b960      	cbnz	r0, 4071e6 <_vfiprintf_r+0x89a>
  4071cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4071ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4071d0:	1c48      	adds	r0, r1, #1
  4071d2:	46ca      	mov	sl, r9
  4071d4:	e7bd      	b.n	407152 <_vfiprintf_r+0x806>
  4071d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4071d8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4071dc:	2b00      	cmp	r3, #0
  4071de:	f040 81d4 	bne.w	40758a <_vfiprintf_r+0xc3e>
  4071e2:	2300      	movs	r3, #0
  4071e4:	9310      	str	r3, [sp, #64]	; 0x40
  4071e6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4071ea:	f013 0f01 	tst.w	r3, #1
  4071ee:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4071f2:	d102      	bne.n	4071fa <_vfiprintf_r+0x8ae>
  4071f4:	059a      	lsls	r2, r3, #22
  4071f6:	f140 80de 	bpl.w	4073b6 <_vfiprintf_r+0xa6a>
  4071fa:	065b      	lsls	r3, r3, #25
  4071fc:	f53f acb2 	bmi.w	406b64 <_vfiprintf_r+0x218>
  407200:	9803      	ldr	r0, [sp, #12]
  407202:	b02d      	add	sp, #180	; 0xb4
  407204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407208:	2a00      	cmp	r2, #0
  40720a:	f040 8106 	bne.w	40741a <_vfiprintf_r+0xace>
  40720e:	9a05      	ldr	r2, [sp, #20]
  407210:	921d      	str	r2, [sp, #116]	; 0x74
  407212:	2301      	movs	r3, #1
  407214:	9211      	str	r2, [sp, #68]	; 0x44
  407216:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40721a:	9310      	str	r3, [sp, #64]	; 0x40
  40721c:	46ca      	mov	sl, r9
  40721e:	f10a 0a08 	add.w	sl, sl, #8
  407222:	9b02      	ldr	r3, [sp, #8]
  407224:	0759      	lsls	r1, r3, #29
  407226:	d504      	bpl.n	407232 <_vfiprintf_r+0x8e6>
  407228:	9b08      	ldr	r3, [sp, #32]
  40722a:	9901      	ldr	r1, [sp, #4]
  40722c:	1a5c      	subs	r4, r3, r1
  40722e:	2c00      	cmp	r4, #0
  407230:	dc81      	bgt.n	407136 <_vfiprintf_r+0x7ea>
  407232:	9b03      	ldr	r3, [sp, #12]
  407234:	9908      	ldr	r1, [sp, #32]
  407236:	9801      	ldr	r0, [sp, #4]
  407238:	4281      	cmp	r1, r0
  40723a:	bfac      	ite	ge
  40723c:	185b      	addge	r3, r3, r1
  40723e:	181b      	addlt	r3, r3, r0
  407240:	9303      	str	r3, [sp, #12]
  407242:	bb72      	cbnz	r2, 4072a2 <_vfiprintf_r+0x956>
  407244:	2300      	movs	r3, #0
  407246:	9310      	str	r3, [sp, #64]	; 0x40
  407248:	46ca      	mov	sl, r9
  40724a:	f7ff bbbc 	b.w	4069c6 <_vfiprintf_r+0x7a>
  40724e:	aa0f      	add	r2, sp, #60	; 0x3c
  407250:	9904      	ldr	r1, [sp, #16]
  407252:	4620      	mov	r0, r4
  407254:	f7ff fb3a 	bl	4068cc <__sprint_r.part.0>
  407258:	bb50      	cbnz	r0, 4072b0 <_vfiprintf_r+0x964>
  40725a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40725c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40725e:	f101 0e01 	add.w	lr, r1, #1
  407262:	46cc      	mov	ip, r9
  407264:	e548      	b.n	406cf8 <_vfiprintf_r+0x3ac>
  407266:	2a00      	cmp	r2, #0
  407268:	f040 8140 	bne.w	4074ec <_vfiprintf_r+0xba0>
  40726c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  407270:	2900      	cmp	r1, #0
  407272:	f000 811b 	beq.w	4074ac <_vfiprintf_r+0xb60>
  407276:	2201      	movs	r2, #1
  407278:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40727c:	4610      	mov	r0, r2
  40727e:	921d      	str	r2, [sp, #116]	; 0x74
  407280:	911c      	str	r1, [sp, #112]	; 0x70
  407282:	46ca      	mov	sl, r9
  407284:	4601      	mov	r1, r0
  407286:	f10a 0a08 	add.w	sl, sl, #8
  40728a:	3001      	adds	r0, #1
  40728c:	e507      	b.n	406c9e <_vfiprintf_r+0x352>
  40728e:	9b02      	ldr	r3, [sp, #8]
  407290:	2a01      	cmp	r2, #1
  407292:	f000 8098 	beq.w	4073c6 <_vfiprintf_r+0xa7a>
  407296:	2a02      	cmp	r2, #2
  407298:	d10d      	bne.n	4072b6 <_vfiprintf_r+0x96a>
  40729a:	9302      	str	r3, [sp, #8]
  40729c:	2600      	movs	r6, #0
  40729e:	2700      	movs	r7, #0
  4072a0:	e5b0      	b.n	406e04 <_vfiprintf_r+0x4b8>
  4072a2:	aa0f      	add	r2, sp, #60	; 0x3c
  4072a4:	9904      	ldr	r1, [sp, #16]
  4072a6:	9806      	ldr	r0, [sp, #24]
  4072a8:	f7ff fb10 	bl	4068cc <__sprint_r.part.0>
  4072ac:	2800      	cmp	r0, #0
  4072ae:	d0c9      	beq.n	407244 <_vfiprintf_r+0x8f8>
  4072b0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4072b4:	e797      	b.n	4071e6 <_vfiprintf_r+0x89a>
  4072b6:	9302      	str	r3, [sp, #8]
  4072b8:	2600      	movs	r6, #0
  4072ba:	2700      	movs	r7, #0
  4072bc:	4649      	mov	r1, r9
  4072be:	e000      	b.n	4072c2 <_vfiprintf_r+0x976>
  4072c0:	4659      	mov	r1, fp
  4072c2:	08f2      	lsrs	r2, r6, #3
  4072c4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4072c8:	08f8      	lsrs	r0, r7, #3
  4072ca:	f006 0307 	and.w	r3, r6, #7
  4072ce:	4607      	mov	r7, r0
  4072d0:	4616      	mov	r6, r2
  4072d2:	3330      	adds	r3, #48	; 0x30
  4072d4:	ea56 0207 	orrs.w	r2, r6, r7
  4072d8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4072dc:	f101 3bff 	add.w	fp, r1, #4294967295
  4072e0:	d1ee      	bne.n	4072c0 <_vfiprintf_r+0x974>
  4072e2:	9a02      	ldr	r2, [sp, #8]
  4072e4:	07d6      	lsls	r6, r2, #31
  4072e6:	f57f ad9d 	bpl.w	406e24 <_vfiprintf_r+0x4d8>
  4072ea:	2b30      	cmp	r3, #48	; 0x30
  4072ec:	f43f ad9a 	beq.w	406e24 <_vfiprintf_r+0x4d8>
  4072f0:	3902      	subs	r1, #2
  4072f2:	2330      	movs	r3, #48	; 0x30
  4072f4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4072f8:	eba9 0301 	sub.w	r3, r9, r1
  4072fc:	9305      	str	r3, [sp, #20]
  4072fe:	468b      	mov	fp, r1
  407300:	e476      	b.n	406bf0 <_vfiprintf_r+0x2a4>
  407302:	9b03      	ldr	r3, [sp, #12]
  407304:	9a08      	ldr	r2, [sp, #32]
  407306:	428a      	cmp	r2, r1
  407308:	bfac      	ite	ge
  40730a:	189b      	addge	r3, r3, r2
  40730c:	185b      	addlt	r3, r3, r1
  40730e:	9303      	str	r3, [sp, #12]
  407310:	e798      	b.n	407244 <_vfiprintf_r+0x8f8>
  407312:	2202      	movs	r2, #2
  407314:	e44d      	b.n	406bb2 <_vfiprintf_r+0x266>
  407316:	2f00      	cmp	r7, #0
  407318:	bf08      	it	eq
  40731a:	2e0a      	cmpeq	r6, #10
  40731c:	d352      	bcc.n	4073c4 <_vfiprintf_r+0xa78>
  40731e:	46cb      	mov	fp, r9
  407320:	4630      	mov	r0, r6
  407322:	4639      	mov	r1, r7
  407324:	220a      	movs	r2, #10
  407326:	2300      	movs	r3, #0
  407328:	f002 ff7c 	bl	40a224 <__aeabi_uldivmod>
  40732c:	3230      	adds	r2, #48	; 0x30
  40732e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  407332:	4630      	mov	r0, r6
  407334:	4639      	mov	r1, r7
  407336:	2300      	movs	r3, #0
  407338:	220a      	movs	r2, #10
  40733a:	f002 ff73 	bl	40a224 <__aeabi_uldivmod>
  40733e:	4606      	mov	r6, r0
  407340:	460f      	mov	r7, r1
  407342:	ea56 0307 	orrs.w	r3, r6, r7
  407346:	d1eb      	bne.n	407320 <_vfiprintf_r+0x9d4>
  407348:	e56c      	b.n	406e24 <_vfiprintf_r+0x4d8>
  40734a:	9405      	str	r4, [sp, #20]
  40734c:	46cb      	mov	fp, r9
  40734e:	e44f      	b.n	406bf0 <_vfiprintf_r+0x2a4>
  407350:	aa0f      	add	r2, sp, #60	; 0x3c
  407352:	9904      	ldr	r1, [sp, #16]
  407354:	9806      	ldr	r0, [sp, #24]
  407356:	f7ff fab9 	bl	4068cc <__sprint_r.part.0>
  40735a:	2800      	cmp	r0, #0
  40735c:	d1a8      	bne.n	4072b0 <_vfiprintf_r+0x964>
  40735e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407360:	46ca      	mov	sl, r9
  407362:	e75e      	b.n	407222 <_vfiprintf_r+0x8d6>
  407364:	aa0f      	add	r2, sp, #60	; 0x3c
  407366:	9904      	ldr	r1, [sp, #16]
  407368:	9806      	ldr	r0, [sp, #24]
  40736a:	f7ff faaf 	bl	4068cc <__sprint_r.part.0>
  40736e:	2800      	cmp	r0, #0
  407370:	d19e      	bne.n	4072b0 <_vfiprintf_r+0x964>
  407372:	46ca      	mov	sl, r9
  407374:	f7ff bbc0 	b.w	406af8 <_vfiprintf_r+0x1ac>
  407378:	0040a690 	.word	0x0040a690
  40737c:	0040a680 	.word	0x0040a680
  407380:	3104      	adds	r1, #4
  407382:	6816      	ldr	r6, [r2, #0]
  407384:	9107      	str	r1, [sp, #28]
  407386:	2201      	movs	r2, #1
  407388:	2700      	movs	r7, #0
  40738a:	e412      	b.n	406bb2 <_vfiprintf_r+0x266>
  40738c:	9807      	ldr	r0, [sp, #28]
  40738e:	4601      	mov	r1, r0
  407390:	3104      	adds	r1, #4
  407392:	6806      	ldr	r6, [r0, #0]
  407394:	9107      	str	r1, [sp, #28]
  407396:	2700      	movs	r7, #0
  407398:	e40b      	b.n	406bb2 <_vfiprintf_r+0x266>
  40739a:	680e      	ldr	r6, [r1, #0]
  40739c:	3104      	adds	r1, #4
  40739e:	9107      	str	r1, [sp, #28]
  4073a0:	2700      	movs	r7, #0
  4073a2:	e591      	b.n	406ec8 <_vfiprintf_r+0x57c>
  4073a4:	9907      	ldr	r1, [sp, #28]
  4073a6:	680e      	ldr	r6, [r1, #0]
  4073a8:	460a      	mov	r2, r1
  4073aa:	17f7      	asrs	r7, r6, #31
  4073ac:	3204      	adds	r2, #4
  4073ae:	9207      	str	r2, [sp, #28]
  4073b0:	4630      	mov	r0, r6
  4073b2:	4639      	mov	r1, r7
  4073b4:	e50f      	b.n	406dd6 <_vfiprintf_r+0x48a>
  4073b6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4073ba:	f001 fe4f 	bl	40905c <__retarget_lock_release_recursive>
  4073be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4073c2:	e71a      	b.n	4071fa <_vfiprintf_r+0x8ae>
  4073c4:	9b02      	ldr	r3, [sp, #8]
  4073c6:	9302      	str	r3, [sp, #8]
  4073c8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4073cc:	3630      	adds	r6, #48	; 0x30
  4073ce:	2301      	movs	r3, #1
  4073d0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4073d4:	9305      	str	r3, [sp, #20]
  4073d6:	e40b      	b.n	406bf0 <_vfiprintf_r+0x2a4>
  4073d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4073da:	9904      	ldr	r1, [sp, #16]
  4073dc:	9806      	ldr	r0, [sp, #24]
  4073de:	f7ff fa75 	bl	4068cc <__sprint_r.part.0>
  4073e2:	2800      	cmp	r0, #0
  4073e4:	f47f af64 	bne.w	4072b0 <_vfiprintf_r+0x964>
  4073e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4073ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4073ec:	1c48      	adds	r0, r1, #1
  4073ee:	46ca      	mov	sl, r9
  4073f0:	e651      	b.n	407096 <_vfiprintf_r+0x74a>
  4073f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4073f4:	9904      	ldr	r1, [sp, #16]
  4073f6:	9806      	ldr	r0, [sp, #24]
  4073f8:	f7ff fa68 	bl	4068cc <__sprint_r.part.0>
  4073fc:	2800      	cmp	r0, #0
  4073fe:	f47f af57 	bne.w	4072b0 <_vfiprintf_r+0x964>
  407402:	9910      	ldr	r1, [sp, #64]	; 0x40
  407404:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407406:	1c48      	adds	r0, r1, #1
  407408:	46ca      	mov	sl, r9
  40740a:	e448      	b.n	406c9e <_vfiprintf_r+0x352>
  40740c:	2a00      	cmp	r2, #0
  40740e:	f040 8091 	bne.w	407534 <_vfiprintf_r+0xbe8>
  407412:	2001      	movs	r0, #1
  407414:	4611      	mov	r1, r2
  407416:	46ca      	mov	sl, r9
  407418:	e641      	b.n	40709e <_vfiprintf_r+0x752>
  40741a:	aa0f      	add	r2, sp, #60	; 0x3c
  40741c:	9904      	ldr	r1, [sp, #16]
  40741e:	9806      	ldr	r0, [sp, #24]
  407420:	f7ff fa54 	bl	4068cc <__sprint_r.part.0>
  407424:	2800      	cmp	r0, #0
  407426:	f47f af43 	bne.w	4072b0 <_vfiprintf_r+0x964>
  40742a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40742c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40742e:	3001      	adds	r0, #1
  407430:	46ca      	mov	sl, r9
  407432:	e667      	b.n	407104 <_vfiprintf_r+0x7b8>
  407434:	46d3      	mov	fp, sl
  407436:	e6d6      	b.n	4071e6 <_vfiprintf_r+0x89a>
  407438:	9e07      	ldr	r6, [sp, #28]
  40743a:	3607      	adds	r6, #7
  40743c:	f026 0207 	bic.w	r2, r6, #7
  407440:	f102 0108 	add.w	r1, r2, #8
  407444:	e9d2 6700 	ldrd	r6, r7, [r2]
  407448:	9107      	str	r1, [sp, #28]
  40744a:	2201      	movs	r2, #1
  40744c:	f7ff bbb1 	b.w	406bb2 <_vfiprintf_r+0x266>
  407450:	9e07      	ldr	r6, [sp, #28]
  407452:	3607      	adds	r6, #7
  407454:	f026 0607 	bic.w	r6, r6, #7
  407458:	e9d6 0100 	ldrd	r0, r1, [r6]
  40745c:	f106 0208 	add.w	r2, r6, #8
  407460:	9207      	str	r2, [sp, #28]
  407462:	4606      	mov	r6, r0
  407464:	460f      	mov	r7, r1
  407466:	e4b6      	b.n	406dd6 <_vfiprintf_r+0x48a>
  407468:	9e07      	ldr	r6, [sp, #28]
  40746a:	3607      	adds	r6, #7
  40746c:	f026 0207 	bic.w	r2, r6, #7
  407470:	f102 0108 	add.w	r1, r2, #8
  407474:	e9d2 6700 	ldrd	r6, r7, [r2]
  407478:	9107      	str	r1, [sp, #28]
  40747a:	2200      	movs	r2, #0
  40747c:	f7ff bb99 	b.w	406bb2 <_vfiprintf_r+0x266>
  407480:	9e07      	ldr	r6, [sp, #28]
  407482:	3607      	adds	r6, #7
  407484:	f026 0107 	bic.w	r1, r6, #7
  407488:	f101 0008 	add.w	r0, r1, #8
  40748c:	9007      	str	r0, [sp, #28]
  40748e:	e9d1 6700 	ldrd	r6, r7, [r1]
  407492:	e519      	b.n	406ec8 <_vfiprintf_r+0x57c>
  407494:	46cb      	mov	fp, r9
  407496:	f7ff bbab 	b.w	406bf0 <_vfiprintf_r+0x2a4>
  40749a:	252d      	movs	r5, #45	; 0x2d
  40749c:	4276      	negs	r6, r6
  40749e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4074a2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4074a6:	2201      	movs	r2, #1
  4074a8:	f7ff bb88 	b.w	406bbc <_vfiprintf_r+0x270>
  4074ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4074ae:	b9b3      	cbnz	r3, 4074de <_vfiprintf_r+0xb92>
  4074b0:	4611      	mov	r1, r2
  4074b2:	2001      	movs	r0, #1
  4074b4:	46ca      	mov	sl, r9
  4074b6:	e5f2      	b.n	40709e <_vfiprintf_r+0x752>
  4074b8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4074bc:	f001 fdce 	bl	40905c <__retarget_lock_release_recursive>
  4074c0:	f04f 33ff 	mov.w	r3, #4294967295
  4074c4:	9303      	str	r3, [sp, #12]
  4074c6:	f7ff bb50 	b.w	406b6a <_vfiprintf_r+0x21e>
  4074ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4074cc:	9904      	ldr	r1, [sp, #16]
  4074ce:	9806      	ldr	r0, [sp, #24]
  4074d0:	f7ff f9fc 	bl	4068cc <__sprint_r.part.0>
  4074d4:	2800      	cmp	r0, #0
  4074d6:	f47f aeeb 	bne.w	4072b0 <_vfiprintf_r+0x964>
  4074da:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4074dc:	e6a9      	b.n	407232 <_vfiprintf_r+0x8e6>
  4074de:	ab0e      	add	r3, sp, #56	; 0x38
  4074e0:	2202      	movs	r2, #2
  4074e2:	931c      	str	r3, [sp, #112]	; 0x70
  4074e4:	921d      	str	r2, [sp, #116]	; 0x74
  4074e6:	2001      	movs	r0, #1
  4074e8:	46ca      	mov	sl, r9
  4074ea:	e5d0      	b.n	40708e <_vfiprintf_r+0x742>
  4074ec:	aa0f      	add	r2, sp, #60	; 0x3c
  4074ee:	9904      	ldr	r1, [sp, #16]
  4074f0:	9806      	ldr	r0, [sp, #24]
  4074f2:	f7ff f9eb 	bl	4068cc <__sprint_r.part.0>
  4074f6:	2800      	cmp	r0, #0
  4074f8:	f47f aeda 	bne.w	4072b0 <_vfiprintf_r+0x964>
  4074fc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4074fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407500:	1c48      	adds	r0, r1, #1
  407502:	46ca      	mov	sl, r9
  407504:	e5a4      	b.n	407050 <_vfiprintf_r+0x704>
  407506:	9a07      	ldr	r2, [sp, #28]
  407508:	9903      	ldr	r1, [sp, #12]
  40750a:	6813      	ldr	r3, [r2, #0]
  40750c:	17cd      	asrs	r5, r1, #31
  40750e:	4608      	mov	r0, r1
  407510:	3204      	adds	r2, #4
  407512:	4629      	mov	r1, r5
  407514:	9207      	str	r2, [sp, #28]
  407516:	e9c3 0100 	strd	r0, r1, [r3]
  40751a:	f7ff ba54 	b.w	4069c6 <_vfiprintf_r+0x7a>
  40751e:	4658      	mov	r0, fp
  407520:	9607      	str	r6, [sp, #28]
  407522:	9302      	str	r3, [sp, #8]
  407524:	f7fd fe8c 	bl	405240 <strlen>
  407528:	2400      	movs	r4, #0
  40752a:	9005      	str	r0, [sp, #20]
  40752c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407530:	f7ff bb5e 	b.w	406bf0 <_vfiprintf_r+0x2a4>
  407534:	aa0f      	add	r2, sp, #60	; 0x3c
  407536:	9904      	ldr	r1, [sp, #16]
  407538:	9806      	ldr	r0, [sp, #24]
  40753a:	f7ff f9c7 	bl	4068cc <__sprint_r.part.0>
  40753e:	2800      	cmp	r0, #0
  407540:	f47f aeb6 	bne.w	4072b0 <_vfiprintf_r+0x964>
  407544:	9910      	ldr	r1, [sp, #64]	; 0x40
  407546:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407548:	1c48      	adds	r0, r1, #1
  40754a:	46ca      	mov	sl, r9
  40754c:	e5a7      	b.n	40709e <_vfiprintf_r+0x752>
  40754e:	9910      	ldr	r1, [sp, #64]	; 0x40
  407550:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407552:	4e20      	ldr	r6, [pc, #128]	; (4075d4 <_vfiprintf_r+0xc88>)
  407554:	3101      	adds	r1, #1
  407556:	f7ff bb90 	b.w	406c7a <_vfiprintf_r+0x32e>
  40755a:	2c06      	cmp	r4, #6
  40755c:	bf28      	it	cs
  40755e:	2406      	movcs	r4, #6
  407560:	9405      	str	r4, [sp, #20]
  407562:	9607      	str	r6, [sp, #28]
  407564:	9401      	str	r4, [sp, #4]
  407566:	f8df b070 	ldr.w	fp, [pc, #112]	; 4075d8 <_vfiprintf_r+0xc8c>
  40756a:	e4d5      	b.n	406f18 <_vfiprintf_r+0x5cc>
  40756c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40756e:	4e19      	ldr	r6, [pc, #100]	; (4075d4 <_vfiprintf_r+0xc88>)
  407570:	3001      	adds	r0, #1
  407572:	e603      	b.n	40717c <_vfiprintf_r+0x830>
  407574:	9405      	str	r4, [sp, #20]
  407576:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40757a:	9607      	str	r6, [sp, #28]
  40757c:	9302      	str	r3, [sp, #8]
  40757e:	4604      	mov	r4, r0
  407580:	f7ff bb36 	b.w	406bf0 <_vfiprintf_r+0x2a4>
  407584:	4686      	mov	lr, r0
  407586:	f7ff bbce 	b.w	406d26 <_vfiprintf_r+0x3da>
  40758a:	9806      	ldr	r0, [sp, #24]
  40758c:	aa0f      	add	r2, sp, #60	; 0x3c
  40758e:	4659      	mov	r1, fp
  407590:	f7ff f99c 	bl	4068cc <__sprint_r.part.0>
  407594:	2800      	cmp	r0, #0
  407596:	f43f ae24 	beq.w	4071e2 <_vfiprintf_r+0x896>
  40759a:	e624      	b.n	4071e6 <_vfiprintf_r+0x89a>
  40759c:	9907      	ldr	r1, [sp, #28]
  40759e:	f898 2001 	ldrb.w	r2, [r8, #1]
  4075a2:	680c      	ldr	r4, [r1, #0]
  4075a4:	3104      	adds	r1, #4
  4075a6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4075aa:	46b8      	mov	r8, r7
  4075ac:	9107      	str	r1, [sp, #28]
  4075ae:	f7ff ba3f 	b.w	406a30 <_vfiprintf_r+0xe4>
  4075b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4075b6:	e43c      	b.n	406e32 <_vfiprintf_r+0x4e6>
  4075b8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4075bc:	e521      	b.n	407002 <_vfiprintf_r+0x6b6>
  4075be:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4075c2:	f7ff bbf4 	b.w	406dae <_vfiprintf_r+0x462>
  4075c6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4075ca:	e491      	b.n	406ef0 <_vfiprintf_r+0x5a4>
  4075cc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4075d0:	e469      	b.n	406ea6 <_vfiprintf_r+0x55a>
  4075d2:	bf00      	nop
  4075d4:	0040a680 	.word	0x0040a680
  4075d8:	0040a654 	.word	0x0040a654

004075dc <__sbprintf>:
  4075dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4075e0:	460c      	mov	r4, r1
  4075e2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4075e6:	8989      	ldrh	r1, [r1, #12]
  4075e8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4075ea:	89e5      	ldrh	r5, [r4, #14]
  4075ec:	9619      	str	r6, [sp, #100]	; 0x64
  4075ee:	f021 0102 	bic.w	r1, r1, #2
  4075f2:	4606      	mov	r6, r0
  4075f4:	69e0      	ldr	r0, [r4, #28]
  4075f6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4075fa:	4617      	mov	r7, r2
  4075fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  407600:	6a62      	ldr	r2, [r4, #36]	; 0x24
  407602:	f8ad 500e 	strh.w	r5, [sp, #14]
  407606:	4698      	mov	r8, r3
  407608:	ad1a      	add	r5, sp, #104	; 0x68
  40760a:	2300      	movs	r3, #0
  40760c:	9007      	str	r0, [sp, #28]
  40760e:	a816      	add	r0, sp, #88	; 0x58
  407610:	9209      	str	r2, [sp, #36]	; 0x24
  407612:	9306      	str	r3, [sp, #24]
  407614:	9500      	str	r5, [sp, #0]
  407616:	9504      	str	r5, [sp, #16]
  407618:	9102      	str	r1, [sp, #8]
  40761a:	9105      	str	r1, [sp, #20]
  40761c:	f001 fd18 	bl	409050 <__retarget_lock_init_recursive>
  407620:	4643      	mov	r3, r8
  407622:	463a      	mov	r2, r7
  407624:	4669      	mov	r1, sp
  407626:	4630      	mov	r0, r6
  407628:	f7ff f990 	bl	40694c <_vfiprintf_r>
  40762c:	1e05      	subs	r5, r0, #0
  40762e:	db07      	blt.n	407640 <__sbprintf+0x64>
  407630:	4630      	mov	r0, r6
  407632:	4669      	mov	r1, sp
  407634:	f001 f8e6 	bl	408804 <_fflush_r>
  407638:	2800      	cmp	r0, #0
  40763a:	bf18      	it	ne
  40763c:	f04f 35ff 	movne.w	r5, #4294967295
  407640:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  407644:	065b      	lsls	r3, r3, #25
  407646:	d503      	bpl.n	407650 <__sbprintf+0x74>
  407648:	89a3      	ldrh	r3, [r4, #12]
  40764a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40764e:	81a3      	strh	r3, [r4, #12]
  407650:	9816      	ldr	r0, [sp, #88]	; 0x58
  407652:	f001 fcff 	bl	409054 <__retarget_lock_close_recursive>
  407656:	4628      	mov	r0, r5
  407658:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40765c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407660 <__swsetup_r>:
  407660:	b538      	push	{r3, r4, r5, lr}
  407662:	4b30      	ldr	r3, [pc, #192]	; (407724 <__swsetup_r+0xc4>)
  407664:	681b      	ldr	r3, [r3, #0]
  407666:	4605      	mov	r5, r0
  407668:	460c      	mov	r4, r1
  40766a:	b113      	cbz	r3, 407672 <__swsetup_r+0x12>
  40766c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40766e:	2a00      	cmp	r2, #0
  407670:	d038      	beq.n	4076e4 <__swsetup_r+0x84>
  407672:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407676:	b293      	uxth	r3, r2
  407678:	0718      	lsls	r0, r3, #28
  40767a:	d50c      	bpl.n	407696 <__swsetup_r+0x36>
  40767c:	6920      	ldr	r0, [r4, #16]
  40767e:	b1a8      	cbz	r0, 4076ac <__swsetup_r+0x4c>
  407680:	f013 0201 	ands.w	r2, r3, #1
  407684:	d01e      	beq.n	4076c4 <__swsetup_r+0x64>
  407686:	6963      	ldr	r3, [r4, #20]
  407688:	2200      	movs	r2, #0
  40768a:	425b      	negs	r3, r3
  40768c:	61a3      	str	r3, [r4, #24]
  40768e:	60a2      	str	r2, [r4, #8]
  407690:	b1f0      	cbz	r0, 4076d0 <__swsetup_r+0x70>
  407692:	2000      	movs	r0, #0
  407694:	bd38      	pop	{r3, r4, r5, pc}
  407696:	06d9      	lsls	r1, r3, #27
  407698:	d53c      	bpl.n	407714 <__swsetup_r+0xb4>
  40769a:	0758      	lsls	r0, r3, #29
  40769c:	d426      	bmi.n	4076ec <__swsetup_r+0x8c>
  40769e:	6920      	ldr	r0, [r4, #16]
  4076a0:	f042 0308 	orr.w	r3, r2, #8
  4076a4:	81a3      	strh	r3, [r4, #12]
  4076a6:	b29b      	uxth	r3, r3
  4076a8:	2800      	cmp	r0, #0
  4076aa:	d1e9      	bne.n	407680 <__swsetup_r+0x20>
  4076ac:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4076b0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4076b4:	d0e4      	beq.n	407680 <__swsetup_r+0x20>
  4076b6:	4628      	mov	r0, r5
  4076b8:	4621      	mov	r1, r4
  4076ba:	f001 fcff 	bl	4090bc <__smakebuf_r>
  4076be:	89a3      	ldrh	r3, [r4, #12]
  4076c0:	6920      	ldr	r0, [r4, #16]
  4076c2:	e7dd      	b.n	407680 <__swsetup_r+0x20>
  4076c4:	0799      	lsls	r1, r3, #30
  4076c6:	bf58      	it	pl
  4076c8:	6962      	ldrpl	r2, [r4, #20]
  4076ca:	60a2      	str	r2, [r4, #8]
  4076cc:	2800      	cmp	r0, #0
  4076ce:	d1e0      	bne.n	407692 <__swsetup_r+0x32>
  4076d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076d4:	061a      	lsls	r2, r3, #24
  4076d6:	d5dd      	bpl.n	407694 <__swsetup_r+0x34>
  4076d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4076dc:	81a3      	strh	r3, [r4, #12]
  4076de:	f04f 30ff 	mov.w	r0, #4294967295
  4076e2:	bd38      	pop	{r3, r4, r5, pc}
  4076e4:	4618      	mov	r0, r3
  4076e6:	f001 f8e5 	bl	4088b4 <__sinit>
  4076ea:	e7c2      	b.n	407672 <__swsetup_r+0x12>
  4076ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4076ee:	b151      	cbz	r1, 407706 <__swsetup_r+0xa6>
  4076f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4076f4:	4299      	cmp	r1, r3
  4076f6:	d004      	beq.n	407702 <__swsetup_r+0xa2>
  4076f8:	4628      	mov	r0, r5
  4076fa:	f001 fa01 	bl	408b00 <_free_r>
  4076fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407702:	2300      	movs	r3, #0
  407704:	6323      	str	r3, [r4, #48]	; 0x30
  407706:	2300      	movs	r3, #0
  407708:	6920      	ldr	r0, [r4, #16]
  40770a:	6063      	str	r3, [r4, #4]
  40770c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  407710:	6020      	str	r0, [r4, #0]
  407712:	e7c5      	b.n	4076a0 <__swsetup_r+0x40>
  407714:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  407718:	2309      	movs	r3, #9
  40771a:	602b      	str	r3, [r5, #0]
  40771c:	f04f 30ff 	mov.w	r0, #4294967295
  407720:	81a2      	strh	r2, [r4, #12]
  407722:	bd38      	pop	{r3, r4, r5, pc}
  407724:	20400164 	.word	0x20400164

00407728 <register_fini>:
  407728:	4b02      	ldr	r3, [pc, #8]	; (407734 <register_fini+0xc>)
  40772a:	b113      	cbz	r3, 407732 <register_fini+0xa>
  40772c:	4802      	ldr	r0, [pc, #8]	; (407738 <register_fini+0x10>)
  40772e:	f000 b805 	b.w	40773c <atexit>
  407732:	4770      	bx	lr
  407734:	00000000 	.word	0x00000000
  407738:	00408925 	.word	0x00408925

0040773c <atexit>:
  40773c:	2300      	movs	r3, #0
  40773e:	4601      	mov	r1, r0
  407740:	461a      	mov	r2, r3
  407742:	4618      	mov	r0, r3
  407744:	f002 bbd8 	b.w	409ef8 <__register_exitproc>

00407748 <quorem>:
  407748:	6902      	ldr	r2, [r0, #16]
  40774a:	690b      	ldr	r3, [r1, #16]
  40774c:	4293      	cmp	r3, r2
  40774e:	f300 808d 	bgt.w	40786c <quorem+0x124>
  407752:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407756:	f103 38ff 	add.w	r8, r3, #4294967295
  40775a:	f101 0714 	add.w	r7, r1, #20
  40775e:	f100 0b14 	add.w	fp, r0, #20
  407762:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407766:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40776a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40776e:	b083      	sub	sp, #12
  407770:	3201      	adds	r2, #1
  407772:	fbb3 f9f2 	udiv	r9, r3, r2
  407776:	eb0b 0304 	add.w	r3, fp, r4
  40777a:	9400      	str	r4, [sp, #0]
  40777c:	eb07 0a04 	add.w	sl, r7, r4
  407780:	9301      	str	r3, [sp, #4]
  407782:	f1b9 0f00 	cmp.w	r9, #0
  407786:	d039      	beq.n	4077fc <quorem+0xb4>
  407788:	2500      	movs	r5, #0
  40778a:	462e      	mov	r6, r5
  40778c:	46bc      	mov	ip, r7
  40778e:	46de      	mov	lr, fp
  407790:	f85c 4b04 	ldr.w	r4, [ip], #4
  407794:	f8de 3000 	ldr.w	r3, [lr]
  407798:	b2a2      	uxth	r2, r4
  40779a:	fb09 5502 	mla	r5, r9, r2, r5
  40779e:	0c22      	lsrs	r2, r4, #16
  4077a0:	0c2c      	lsrs	r4, r5, #16
  4077a2:	fb09 4202 	mla	r2, r9, r2, r4
  4077a6:	b2ad      	uxth	r5, r5
  4077a8:	1b75      	subs	r5, r6, r5
  4077aa:	b296      	uxth	r6, r2
  4077ac:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4077b0:	fa15 f383 	uxtah	r3, r5, r3
  4077b4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4077b8:	b29b      	uxth	r3, r3
  4077ba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4077be:	45e2      	cmp	sl, ip
  4077c0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4077c4:	f84e 3b04 	str.w	r3, [lr], #4
  4077c8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4077cc:	d2e0      	bcs.n	407790 <quorem+0x48>
  4077ce:	9b00      	ldr	r3, [sp, #0]
  4077d0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4077d4:	b993      	cbnz	r3, 4077fc <quorem+0xb4>
  4077d6:	9c01      	ldr	r4, [sp, #4]
  4077d8:	1f23      	subs	r3, r4, #4
  4077da:	459b      	cmp	fp, r3
  4077dc:	d20c      	bcs.n	4077f8 <quorem+0xb0>
  4077de:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4077e2:	b94b      	cbnz	r3, 4077f8 <quorem+0xb0>
  4077e4:	f1a4 0308 	sub.w	r3, r4, #8
  4077e8:	e002      	b.n	4077f0 <quorem+0xa8>
  4077ea:	681a      	ldr	r2, [r3, #0]
  4077ec:	3b04      	subs	r3, #4
  4077ee:	b91a      	cbnz	r2, 4077f8 <quorem+0xb0>
  4077f0:	459b      	cmp	fp, r3
  4077f2:	f108 38ff 	add.w	r8, r8, #4294967295
  4077f6:	d3f8      	bcc.n	4077ea <quorem+0xa2>
  4077f8:	f8c0 8010 	str.w	r8, [r0, #16]
  4077fc:	4604      	mov	r4, r0
  4077fe:	f001 ff71 	bl	4096e4 <__mcmp>
  407802:	2800      	cmp	r0, #0
  407804:	db2e      	blt.n	407864 <quorem+0x11c>
  407806:	f109 0901 	add.w	r9, r9, #1
  40780a:	465d      	mov	r5, fp
  40780c:	2300      	movs	r3, #0
  40780e:	f857 1b04 	ldr.w	r1, [r7], #4
  407812:	6828      	ldr	r0, [r5, #0]
  407814:	b28a      	uxth	r2, r1
  407816:	1a9a      	subs	r2, r3, r2
  407818:	0c0b      	lsrs	r3, r1, #16
  40781a:	fa12 f280 	uxtah	r2, r2, r0
  40781e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  407822:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407826:	b292      	uxth	r2, r2
  407828:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40782c:	45ba      	cmp	sl, r7
  40782e:	f845 2b04 	str.w	r2, [r5], #4
  407832:	ea4f 4323 	mov.w	r3, r3, asr #16
  407836:	d2ea      	bcs.n	40780e <quorem+0xc6>
  407838:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40783c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  407840:	b982      	cbnz	r2, 407864 <quorem+0x11c>
  407842:	1f1a      	subs	r2, r3, #4
  407844:	4593      	cmp	fp, r2
  407846:	d20b      	bcs.n	407860 <quorem+0x118>
  407848:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40784c:	b942      	cbnz	r2, 407860 <quorem+0x118>
  40784e:	3b08      	subs	r3, #8
  407850:	e002      	b.n	407858 <quorem+0x110>
  407852:	681a      	ldr	r2, [r3, #0]
  407854:	3b04      	subs	r3, #4
  407856:	b91a      	cbnz	r2, 407860 <quorem+0x118>
  407858:	459b      	cmp	fp, r3
  40785a:	f108 38ff 	add.w	r8, r8, #4294967295
  40785e:	d3f8      	bcc.n	407852 <quorem+0x10a>
  407860:	f8c4 8010 	str.w	r8, [r4, #16]
  407864:	4648      	mov	r0, r9
  407866:	b003      	add	sp, #12
  407868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40786c:	2000      	movs	r0, #0
  40786e:	4770      	bx	lr

00407870 <_dtoa_r>:
  407870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407874:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407876:	b09b      	sub	sp, #108	; 0x6c
  407878:	4604      	mov	r4, r0
  40787a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40787c:	4692      	mov	sl, r2
  40787e:	469b      	mov	fp, r3
  407880:	b141      	cbz	r1, 407894 <_dtoa_r+0x24>
  407882:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407884:	604a      	str	r2, [r1, #4]
  407886:	2301      	movs	r3, #1
  407888:	4093      	lsls	r3, r2
  40788a:	608b      	str	r3, [r1, #8]
  40788c:	f001 fd52 	bl	409334 <_Bfree>
  407890:	2300      	movs	r3, #0
  407892:	6423      	str	r3, [r4, #64]	; 0x40
  407894:	f1bb 0f00 	cmp.w	fp, #0
  407898:	465d      	mov	r5, fp
  40789a:	db35      	blt.n	407908 <_dtoa_r+0x98>
  40789c:	2300      	movs	r3, #0
  40789e:	6033      	str	r3, [r6, #0]
  4078a0:	4b9d      	ldr	r3, [pc, #628]	; (407b18 <_dtoa_r+0x2a8>)
  4078a2:	43ab      	bics	r3, r5
  4078a4:	d015      	beq.n	4078d2 <_dtoa_r+0x62>
  4078a6:	4650      	mov	r0, sl
  4078a8:	4659      	mov	r1, fp
  4078aa:	2200      	movs	r2, #0
  4078ac:	2300      	movs	r3, #0
  4078ae:	f7fc ff8f 	bl	4047d0 <__aeabi_dcmpeq>
  4078b2:	4680      	mov	r8, r0
  4078b4:	2800      	cmp	r0, #0
  4078b6:	d02d      	beq.n	407914 <_dtoa_r+0xa4>
  4078b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4078ba:	2301      	movs	r3, #1
  4078bc:	6013      	str	r3, [r2, #0]
  4078be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4078c0:	2b00      	cmp	r3, #0
  4078c2:	f000 80bd 	beq.w	407a40 <_dtoa_r+0x1d0>
  4078c6:	4895      	ldr	r0, [pc, #596]	; (407b1c <_dtoa_r+0x2ac>)
  4078c8:	6018      	str	r0, [r3, #0]
  4078ca:	3801      	subs	r0, #1
  4078cc:	b01b      	add	sp, #108	; 0x6c
  4078ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4078d4:	f242 730f 	movw	r3, #9999	; 0x270f
  4078d8:	6013      	str	r3, [r2, #0]
  4078da:	f1ba 0f00 	cmp.w	sl, #0
  4078de:	d10d      	bne.n	4078fc <_dtoa_r+0x8c>
  4078e0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4078e4:	b955      	cbnz	r5, 4078fc <_dtoa_r+0x8c>
  4078e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4078e8:	488d      	ldr	r0, [pc, #564]	; (407b20 <_dtoa_r+0x2b0>)
  4078ea:	2b00      	cmp	r3, #0
  4078ec:	d0ee      	beq.n	4078cc <_dtoa_r+0x5c>
  4078ee:	f100 0308 	add.w	r3, r0, #8
  4078f2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4078f4:	6013      	str	r3, [r2, #0]
  4078f6:	b01b      	add	sp, #108	; 0x6c
  4078f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4078fe:	4889      	ldr	r0, [pc, #548]	; (407b24 <_dtoa_r+0x2b4>)
  407900:	2b00      	cmp	r3, #0
  407902:	d0e3      	beq.n	4078cc <_dtoa_r+0x5c>
  407904:	1cc3      	adds	r3, r0, #3
  407906:	e7f4      	b.n	4078f2 <_dtoa_r+0x82>
  407908:	2301      	movs	r3, #1
  40790a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40790e:	6033      	str	r3, [r6, #0]
  407910:	46ab      	mov	fp, r5
  407912:	e7c5      	b.n	4078a0 <_dtoa_r+0x30>
  407914:	aa18      	add	r2, sp, #96	; 0x60
  407916:	ab19      	add	r3, sp, #100	; 0x64
  407918:	9201      	str	r2, [sp, #4]
  40791a:	9300      	str	r3, [sp, #0]
  40791c:	4652      	mov	r2, sl
  40791e:	465b      	mov	r3, fp
  407920:	4620      	mov	r0, r4
  407922:	f001 ff7f 	bl	409824 <__d2b>
  407926:	0d2b      	lsrs	r3, r5, #20
  407928:	4681      	mov	r9, r0
  40792a:	d071      	beq.n	407a10 <_dtoa_r+0x1a0>
  40792c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  407930:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  407934:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407936:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40793a:	4650      	mov	r0, sl
  40793c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  407940:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407944:	2200      	movs	r2, #0
  407946:	4b78      	ldr	r3, [pc, #480]	; (407b28 <_dtoa_r+0x2b8>)
  407948:	f7fc fb26 	bl	403f98 <__aeabi_dsub>
  40794c:	a36c      	add	r3, pc, #432	; (adr r3, 407b00 <_dtoa_r+0x290>)
  40794e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407952:	f7fc fcd5 	bl	404300 <__aeabi_dmul>
  407956:	a36c      	add	r3, pc, #432	; (adr r3, 407b08 <_dtoa_r+0x298>)
  407958:	e9d3 2300 	ldrd	r2, r3, [r3]
  40795c:	f7fc fb1e 	bl	403f9c <__adddf3>
  407960:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407964:	4630      	mov	r0, r6
  407966:	f7fc fc65 	bl	404234 <__aeabi_i2d>
  40796a:	a369      	add	r3, pc, #420	; (adr r3, 407b10 <_dtoa_r+0x2a0>)
  40796c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407970:	f7fc fcc6 	bl	404300 <__aeabi_dmul>
  407974:	4602      	mov	r2, r0
  407976:	460b      	mov	r3, r1
  407978:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40797c:	f7fc fb0e 	bl	403f9c <__adddf3>
  407980:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407984:	f002 fc26 	bl	40a1d4 <__aeabi_d2iz>
  407988:	2200      	movs	r2, #0
  40798a:	9002      	str	r0, [sp, #8]
  40798c:	2300      	movs	r3, #0
  40798e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407992:	f7fc ff27 	bl	4047e4 <__aeabi_dcmplt>
  407996:	2800      	cmp	r0, #0
  407998:	f040 8173 	bne.w	407c82 <_dtoa_r+0x412>
  40799c:	9d02      	ldr	r5, [sp, #8]
  40799e:	2d16      	cmp	r5, #22
  4079a0:	f200 815d 	bhi.w	407c5e <_dtoa_r+0x3ee>
  4079a4:	4b61      	ldr	r3, [pc, #388]	; (407b2c <_dtoa_r+0x2bc>)
  4079a6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4079aa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4079ae:	4652      	mov	r2, sl
  4079b0:	465b      	mov	r3, fp
  4079b2:	f7fc ff35 	bl	404820 <__aeabi_dcmpgt>
  4079b6:	2800      	cmp	r0, #0
  4079b8:	f000 81c5 	beq.w	407d46 <_dtoa_r+0x4d6>
  4079bc:	1e6b      	subs	r3, r5, #1
  4079be:	9302      	str	r3, [sp, #8]
  4079c0:	2300      	movs	r3, #0
  4079c2:	930e      	str	r3, [sp, #56]	; 0x38
  4079c4:	1bbf      	subs	r7, r7, r6
  4079c6:	1e7b      	subs	r3, r7, #1
  4079c8:	9306      	str	r3, [sp, #24]
  4079ca:	f100 8154 	bmi.w	407c76 <_dtoa_r+0x406>
  4079ce:	2300      	movs	r3, #0
  4079d0:	9308      	str	r3, [sp, #32]
  4079d2:	9b02      	ldr	r3, [sp, #8]
  4079d4:	2b00      	cmp	r3, #0
  4079d6:	f2c0 8145 	blt.w	407c64 <_dtoa_r+0x3f4>
  4079da:	9a06      	ldr	r2, [sp, #24]
  4079dc:	930d      	str	r3, [sp, #52]	; 0x34
  4079de:	4611      	mov	r1, r2
  4079e0:	4419      	add	r1, r3
  4079e2:	2300      	movs	r3, #0
  4079e4:	9106      	str	r1, [sp, #24]
  4079e6:	930c      	str	r3, [sp, #48]	; 0x30
  4079e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4079ea:	2b09      	cmp	r3, #9
  4079ec:	d82a      	bhi.n	407a44 <_dtoa_r+0x1d4>
  4079ee:	2b05      	cmp	r3, #5
  4079f0:	f340 865b 	ble.w	4086aa <_dtoa_r+0xe3a>
  4079f4:	3b04      	subs	r3, #4
  4079f6:	9324      	str	r3, [sp, #144]	; 0x90
  4079f8:	2500      	movs	r5, #0
  4079fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4079fc:	3b02      	subs	r3, #2
  4079fe:	2b03      	cmp	r3, #3
  407a00:	f200 8642 	bhi.w	408688 <_dtoa_r+0xe18>
  407a04:	e8df f013 	tbh	[pc, r3, lsl #1]
  407a08:	02c903d4 	.word	0x02c903d4
  407a0c:	046103df 	.word	0x046103df
  407a10:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407a12:	9e19      	ldr	r6, [sp, #100]	; 0x64
  407a14:	443e      	add	r6, r7
  407a16:	f206 4332 	addw	r3, r6, #1074	; 0x432
  407a1a:	2b20      	cmp	r3, #32
  407a1c:	f340 818e 	ble.w	407d3c <_dtoa_r+0x4cc>
  407a20:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  407a24:	f206 4012 	addw	r0, r6, #1042	; 0x412
  407a28:	409d      	lsls	r5, r3
  407a2a:	fa2a f000 	lsr.w	r0, sl, r0
  407a2e:	4328      	orrs	r0, r5
  407a30:	f7fc fbf0 	bl	404214 <__aeabi_ui2d>
  407a34:	2301      	movs	r3, #1
  407a36:	3e01      	subs	r6, #1
  407a38:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  407a3c:	9314      	str	r3, [sp, #80]	; 0x50
  407a3e:	e781      	b.n	407944 <_dtoa_r+0xd4>
  407a40:	483b      	ldr	r0, [pc, #236]	; (407b30 <_dtoa_r+0x2c0>)
  407a42:	e743      	b.n	4078cc <_dtoa_r+0x5c>
  407a44:	2100      	movs	r1, #0
  407a46:	6461      	str	r1, [r4, #68]	; 0x44
  407a48:	4620      	mov	r0, r4
  407a4a:	9125      	str	r1, [sp, #148]	; 0x94
  407a4c:	f001 fc4c 	bl	4092e8 <_Balloc>
  407a50:	f04f 33ff 	mov.w	r3, #4294967295
  407a54:	930a      	str	r3, [sp, #40]	; 0x28
  407a56:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407a58:	930f      	str	r3, [sp, #60]	; 0x3c
  407a5a:	2301      	movs	r3, #1
  407a5c:	9004      	str	r0, [sp, #16]
  407a5e:	6420      	str	r0, [r4, #64]	; 0x40
  407a60:	9224      	str	r2, [sp, #144]	; 0x90
  407a62:	930b      	str	r3, [sp, #44]	; 0x2c
  407a64:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407a66:	2b00      	cmp	r3, #0
  407a68:	f2c0 80d9 	blt.w	407c1e <_dtoa_r+0x3ae>
  407a6c:	9a02      	ldr	r2, [sp, #8]
  407a6e:	2a0e      	cmp	r2, #14
  407a70:	f300 80d5 	bgt.w	407c1e <_dtoa_r+0x3ae>
  407a74:	4b2d      	ldr	r3, [pc, #180]	; (407b2c <_dtoa_r+0x2bc>)
  407a76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
  407a7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  407a82:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407a84:	2b00      	cmp	r3, #0
  407a86:	f2c0 83ba 	blt.w	4081fe <_dtoa_r+0x98e>
  407a8a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  407a8e:	4650      	mov	r0, sl
  407a90:	462a      	mov	r2, r5
  407a92:	4633      	mov	r3, r6
  407a94:	4659      	mov	r1, fp
  407a96:	f7fc fd5d 	bl	404554 <__aeabi_ddiv>
  407a9a:	f002 fb9b 	bl	40a1d4 <__aeabi_d2iz>
  407a9e:	4680      	mov	r8, r0
  407aa0:	f7fc fbc8 	bl	404234 <__aeabi_i2d>
  407aa4:	462a      	mov	r2, r5
  407aa6:	4633      	mov	r3, r6
  407aa8:	f7fc fc2a 	bl	404300 <__aeabi_dmul>
  407aac:	460b      	mov	r3, r1
  407aae:	4602      	mov	r2, r0
  407ab0:	4659      	mov	r1, fp
  407ab2:	4650      	mov	r0, sl
  407ab4:	f7fc fa70 	bl	403f98 <__aeabi_dsub>
  407ab8:	9d04      	ldr	r5, [sp, #16]
  407aba:	f108 0330 	add.w	r3, r8, #48	; 0x30
  407abe:	702b      	strb	r3, [r5, #0]
  407ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407ac2:	2b01      	cmp	r3, #1
  407ac4:	4606      	mov	r6, r0
  407ac6:	460f      	mov	r7, r1
  407ac8:	f105 0501 	add.w	r5, r5, #1
  407acc:	d068      	beq.n	407ba0 <_dtoa_r+0x330>
  407ace:	2200      	movs	r2, #0
  407ad0:	4b18      	ldr	r3, [pc, #96]	; (407b34 <_dtoa_r+0x2c4>)
  407ad2:	f7fc fc15 	bl	404300 <__aeabi_dmul>
  407ad6:	2200      	movs	r2, #0
  407ad8:	2300      	movs	r3, #0
  407ada:	4606      	mov	r6, r0
  407adc:	460f      	mov	r7, r1
  407ade:	f7fc fe77 	bl	4047d0 <__aeabi_dcmpeq>
  407ae2:	2800      	cmp	r0, #0
  407ae4:	f040 8088 	bne.w	407bf8 <_dtoa_r+0x388>
  407ae8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  407aec:	f04f 0a00 	mov.w	sl, #0
  407af0:	f8df b040 	ldr.w	fp, [pc, #64]	; 407b34 <_dtoa_r+0x2c4>
  407af4:	940c      	str	r4, [sp, #48]	; 0x30
  407af6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  407afa:	e028      	b.n	407b4e <_dtoa_r+0x2de>
  407afc:	f3af 8000 	nop.w
  407b00:	636f4361 	.word	0x636f4361
  407b04:	3fd287a7 	.word	0x3fd287a7
  407b08:	8b60c8b3 	.word	0x8b60c8b3
  407b0c:	3fc68a28 	.word	0x3fc68a28
  407b10:	509f79fb 	.word	0x509f79fb
  407b14:	3fd34413 	.word	0x3fd34413
  407b18:	7ff00000 	.word	0x7ff00000
  407b1c:	0040a65d 	.word	0x0040a65d
  407b20:	0040a6a0 	.word	0x0040a6a0
  407b24:	0040a6ac 	.word	0x0040a6ac
  407b28:	3ff80000 	.word	0x3ff80000
  407b2c:	0040a6e8 	.word	0x0040a6e8
  407b30:	0040a65c 	.word	0x0040a65c
  407b34:	40240000 	.word	0x40240000
  407b38:	f7fc fbe2 	bl	404300 <__aeabi_dmul>
  407b3c:	2200      	movs	r2, #0
  407b3e:	2300      	movs	r3, #0
  407b40:	4606      	mov	r6, r0
  407b42:	460f      	mov	r7, r1
  407b44:	f7fc fe44 	bl	4047d0 <__aeabi_dcmpeq>
  407b48:	2800      	cmp	r0, #0
  407b4a:	f040 83c1 	bne.w	4082d0 <_dtoa_r+0xa60>
  407b4e:	4642      	mov	r2, r8
  407b50:	464b      	mov	r3, r9
  407b52:	4630      	mov	r0, r6
  407b54:	4639      	mov	r1, r7
  407b56:	f7fc fcfd 	bl	404554 <__aeabi_ddiv>
  407b5a:	f002 fb3b 	bl	40a1d4 <__aeabi_d2iz>
  407b5e:	4604      	mov	r4, r0
  407b60:	f7fc fb68 	bl	404234 <__aeabi_i2d>
  407b64:	4642      	mov	r2, r8
  407b66:	464b      	mov	r3, r9
  407b68:	f7fc fbca 	bl	404300 <__aeabi_dmul>
  407b6c:	4602      	mov	r2, r0
  407b6e:	460b      	mov	r3, r1
  407b70:	4630      	mov	r0, r6
  407b72:	4639      	mov	r1, r7
  407b74:	f7fc fa10 	bl	403f98 <__aeabi_dsub>
  407b78:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  407b7c:	9e04      	ldr	r6, [sp, #16]
  407b7e:	f805 eb01 	strb.w	lr, [r5], #1
  407b82:	eba5 0e06 	sub.w	lr, r5, r6
  407b86:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  407b88:	45b6      	cmp	lr, r6
  407b8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407b8e:	4652      	mov	r2, sl
  407b90:	465b      	mov	r3, fp
  407b92:	d1d1      	bne.n	407b38 <_dtoa_r+0x2c8>
  407b94:	46a0      	mov	r8, r4
  407b96:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  407b9a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407b9c:	4606      	mov	r6, r0
  407b9e:	460f      	mov	r7, r1
  407ba0:	4632      	mov	r2, r6
  407ba2:	463b      	mov	r3, r7
  407ba4:	4630      	mov	r0, r6
  407ba6:	4639      	mov	r1, r7
  407ba8:	f7fc f9f8 	bl	403f9c <__adddf3>
  407bac:	4606      	mov	r6, r0
  407bae:	460f      	mov	r7, r1
  407bb0:	4602      	mov	r2, r0
  407bb2:	460b      	mov	r3, r1
  407bb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407bb8:	f7fc fe14 	bl	4047e4 <__aeabi_dcmplt>
  407bbc:	b948      	cbnz	r0, 407bd2 <_dtoa_r+0x362>
  407bbe:	4632      	mov	r2, r6
  407bc0:	463b      	mov	r3, r7
  407bc2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407bc6:	f7fc fe03 	bl	4047d0 <__aeabi_dcmpeq>
  407bca:	b1a8      	cbz	r0, 407bf8 <_dtoa_r+0x388>
  407bcc:	f018 0f01 	tst.w	r8, #1
  407bd0:	d012      	beq.n	407bf8 <_dtoa_r+0x388>
  407bd2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407bd6:	9a04      	ldr	r2, [sp, #16]
  407bd8:	1e6b      	subs	r3, r5, #1
  407bda:	e004      	b.n	407be6 <_dtoa_r+0x376>
  407bdc:	429a      	cmp	r2, r3
  407bde:	f000 8401 	beq.w	4083e4 <_dtoa_r+0xb74>
  407be2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  407be6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  407bea:	f103 0501 	add.w	r5, r3, #1
  407bee:	d0f5      	beq.n	407bdc <_dtoa_r+0x36c>
  407bf0:	f108 0801 	add.w	r8, r8, #1
  407bf4:	f883 8000 	strb.w	r8, [r3]
  407bf8:	4649      	mov	r1, r9
  407bfa:	4620      	mov	r0, r4
  407bfc:	f001 fb9a 	bl	409334 <_Bfree>
  407c00:	2200      	movs	r2, #0
  407c02:	9b02      	ldr	r3, [sp, #8]
  407c04:	702a      	strb	r2, [r5, #0]
  407c06:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407c08:	3301      	adds	r3, #1
  407c0a:	6013      	str	r3, [r2, #0]
  407c0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407c0e:	2b00      	cmp	r3, #0
  407c10:	f000 839e 	beq.w	408350 <_dtoa_r+0xae0>
  407c14:	9804      	ldr	r0, [sp, #16]
  407c16:	601d      	str	r5, [r3, #0]
  407c18:	b01b      	add	sp, #108	; 0x6c
  407c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407c20:	2a00      	cmp	r2, #0
  407c22:	d03e      	beq.n	407ca2 <_dtoa_r+0x432>
  407c24:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407c26:	2a01      	cmp	r2, #1
  407c28:	f340 8311 	ble.w	40824e <_dtoa_r+0x9de>
  407c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407c2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407c30:	1e5f      	subs	r7, r3, #1
  407c32:	42ba      	cmp	r2, r7
  407c34:	f2c0 838f 	blt.w	408356 <_dtoa_r+0xae6>
  407c38:	1bd7      	subs	r7, r2, r7
  407c3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407c3c:	2b00      	cmp	r3, #0
  407c3e:	f2c0 848b 	blt.w	408558 <_dtoa_r+0xce8>
  407c42:	9d08      	ldr	r5, [sp, #32]
  407c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407c46:	9a08      	ldr	r2, [sp, #32]
  407c48:	441a      	add	r2, r3
  407c4a:	9208      	str	r2, [sp, #32]
  407c4c:	9a06      	ldr	r2, [sp, #24]
  407c4e:	2101      	movs	r1, #1
  407c50:	441a      	add	r2, r3
  407c52:	4620      	mov	r0, r4
  407c54:	9206      	str	r2, [sp, #24]
  407c56:	f001 fc07 	bl	409468 <__i2b>
  407c5a:	4606      	mov	r6, r0
  407c5c:	e024      	b.n	407ca8 <_dtoa_r+0x438>
  407c5e:	2301      	movs	r3, #1
  407c60:	930e      	str	r3, [sp, #56]	; 0x38
  407c62:	e6af      	b.n	4079c4 <_dtoa_r+0x154>
  407c64:	9a08      	ldr	r2, [sp, #32]
  407c66:	9b02      	ldr	r3, [sp, #8]
  407c68:	1ad2      	subs	r2, r2, r3
  407c6a:	425b      	negs	r3, r3
  407c6c:	930c      	str	r3, [sp, #48]	; 0x30
  407c6e:	2300      	movs	r3, #0
  407c70:	9208      	str	r2, [sp, #32]
  407c72:	930d      	str	r3, [sp, #52]	; 0x34
  407c74:	e6b8      	b.n	4079e8 <_dtoa_r+0x178>
  407c76:	f1c7 0301 	rsb	r3, r7, #1
  407c7a:	9308      	str	r3, [sp, #32]
  407c7c:	2300      	movs	r3, #0
  407c7e:	9306      	str	r3, [sp, #24]
  407c80:	e6a7      	b.n	4079d2 <_dtoa_r+0x162>
  407c82:	9d02      	ldr	r5, [sp, #8]
  407c84:	4628      	mov	r0, r5
  407c86:	f7fc fad5 	bl	404234 <__aeabi_i2d>
  407c8a:	4602      	mov	r2, r0
  407c8c:	460b      	mov	r3, r1
  407c8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407c92:	f7fc fd9d 	bl	4047d0 <__aeabi_dcmpeq>
  407c96:	2800      	cmp	r0, #0
  407c98:	f47f ae80 	bne.w	40799c <_dtoa_r+0x12c>
  407c9c:	1e6b      	subs	r3, r5, #1
  407c9e:	9302      	str	r3, [sp, #8]
  407ca0:	e67c      	b.n	40799c <_dtoa_r+0x12c>
  407ca2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407ca4:	9d08      	ldr	r5, [sp, #32]
  407ca6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  407ca8:	2d00      	cmp	r5, #0
  407caa:	dd0c      	ble.n	407cc6 <_dtoa_r+0x456>
  407cac:	9906      	ldr	r1, [sp, #24]
  407cae:	2900      	cmp	r1, #0
  407cb0:	460b      	mov	r3, r1
  407cb2:	dd08      	ble.n	407cc6 <_dtoa_r+0x456>
  407cb4:	42a9      	cmp	r1, r5
  407cb6:	9a08      	ldr	r2, [sp, #32]
  407cb8:	bfa8      	it	ge
  407cba:	462b      	movge	r3, r5
  407cbc:	1ad2      	subs	r2, r2, r3
  407cbe:	1aed      	subs	r5, r5, r3
  407cc0:	1acb      	subs	r3, r1, r3
  407cc2:	9208      	str	r2, [sp, #32]
  407cc4:	9306      	str	r3, [sp, #24]
  407cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407cc8:	b1d3      	cbz	r3, 407d00 <_dtoa_r+0x490>
  407cca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407ccc:	2b00      	cmp	r3, #0
  407cce:	f000 82b7 	beq.w	408240 <_dtoa_r+0x9d0>
  407cd2:	2f00      	cmp	r7, #0
  407cd4:	dd10      	ble.n	407cf8 <_dtoa_r+0x488>
  407cd6:	4631      	mov	r1, r6
  407cd8:	463a      	mov	r2, r7
  407cda:	4620      	mov	r0, r4
  407cdc:	f001 fc60 	bl	4095a0 <__pow5mult>
  407ce0:	464a      	mov	r2, r9
  407ce2:	4601      	mov	r1, r0
  407ce4:	4606      	mov	r6, r0
  407ce6:	4620      	mov	r0, r4
  407ce8:	f001 fbc8 	bl	40947c <__multiply>
  407cec:	4649      	mov	r1, r9
  407cee:	4680      	mov	r8, r0
  407cf0:	4620      	mov	r0, r4
  407cf2:	f001 fb1f 	bl	409334 <_Bfree>
  407cf6:	46c1      	mov	r9, r8
  407cf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407cfa:	1bda      	subs	r2, r3, r7
  407cfc:	f040 82a1 	bne.w	408242 <_dtoa_r+0x9d2>
  407d00:	2101      	movs	r1, #1
  407d02:	4620      	mov	r0, r4
  407d04:	f001 fbb0 	bl	409468 <__i2b>
  407d08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407d0a:	2b00      	cmp	r3, #0
  407d0c:	4680      	mov	r8, r0
  407d0e:	dd1c      	ble.n	407d4a <_dtoa_r+0x4da>
  407d10:	4601      	mov	r1, r0
  407d12:	461a      	mov	r2, r3
  407d14:	4620      	mov	r0, r4
  407d16:	f001 fc43 	bl	4095a0 <__pow5mult>
  407d1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d1c:	2b01      	cmp	r3, #1
  407d1e:	4680      	mov	r8, r0
  407d20:	f340 8254 	ble.w	4081cc <_dtoa_r+0x95c>
  407d24:	2300      	movs	r3, #0
  407d26:	930c      	str	r3, [sp, #48]	; 0x30
  407d28:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407d2c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407d30:	6918      	ldr	r0, [r3, #16]
  407d32:	f001 fb49 	bl	4093c8 <__hi0bits>
  407d36:	f1c0 0020 	rsb	r0, r0, #32
  407d3a:	e010      	b.n	407d5e <_dtoa_r+0x4ee>
  407d3c:	f1c3 0520 	rsb	r5, r3, #32
  407d40:	fa0a f005 	lsl.w	r0, sl, r5
  407d44:	e674      	b.n	407a30 <_dtoa_r+0x1c0>
  407d46:	900e      	str	r0, [sp, #56]	; 0x38
  407d48:	e63c      	b.n	4079c4 <_dtoa_r+0x154>
  407d4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d4c:	2b01      	cmp	r3, #1
  407d4e:	f340 8287 	ble.w	408260 <_dtoa_r+0x9f0>
  407d52:	2300      	movs	r3, #0
  407d54:	930c      	str	r3, [sp, #48]	; 0x30
  407d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407d58:	2001      	movs	r0, #1
  407d5a:	2b00      	cmp	r3, #0
  407d5c:	d1e4      	bne.n	407d28 <_dtoa_r+0x4b8>
  407d5e:	9a06      	ldr	r2, [sp, #24]
  407d60:	4410      	add	r0, r2
  407d62:	f010 001f 	ands.w	r0, r0, #31
  407d66:	f000 80a1 	beq.w	407eac <_dtoa_r+0x63c>
  407d6a:	f1c0 0320 	rsb	r3, r0, #32
  407d6e:	2b04      	cmp	r3, #4
  407d70:	f340 849e 	ble.w	4086b0 <_dtoa_r+0xe40>
  407d74:	9b08      	ldr	r3, [sp, #32]
  407d76:	f1c0 001c 	rsb	r0, r0, #28
  407d7a:	4403      	add	r3, r0
  407d7c:	9308      	str	r3, [sp, #32]
  407d7e:	4613      	mov	r3, r2
  407d80:	4403      	add	r3, r0
  407d82:	4405      	add	r5, r0
  407d84:	9306      	str	r3, [sp, #24]
  407d86:	9b08      	ldr	r3, [sp, #32]
  407d88:	2b00      	cmp	r3, #0
  407d8a:	dd05      	ble.n	407d98 <_dtoa_r+0x528>
  407d8c:	4649      	mov	r1, r9
  407d8e:	461a      	mov	r2, r3
  407d90:	4620      	mov	r0, r4
  407d92:	f001 fc55 	bl	409640 <__lshift>
  407d96:	4681      	mov	r9, r0
  407d98:	9b06      	ldr	r3, [sp, #24]
  407d9a:	2b00      	cmp	r3, #0
  407d9c:	dd05      	ble.n	407daa <_dtoa_r+0x53a>
  407d9e:	4641      	mov	r1, r8
  407da0:	461a      	mov	r2, r3
  407da2:	4620      	mov	r0, r4
  407da4:	f001 fc4c 	bl	409640 <__lshift>
  407da8:	4680      	mov	r8, r0
  407daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407dac:	2b00      	cmp	r3, #0
  407dae:	f040 8086 	bne.w	407ebe <_dtoa_r+0x64e>
  407db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407db4:	2b00      	cmp	r3, #0
  407db6:	f340 8266 	ble.w	408286 <_dtoa_r+0xa16>
  407dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407dbc:	2b00      	cmp	r3, #0
  407dbe:	f000 8098 	beq.w	407ef2 <_dtoa_r+0x682>
  407dc2:	2d00      	cmp	r5, #0
  407dc4:	dd05      	ble.n	407dd2 <_dtoa_r+0x562>
  407dc6:	4631      	mov	r1, r6
  407dc8:	462a      	mov	r2, r5
  407dca:	4620      	mov	r0, r4
  407dcc:	f001 fc38 	bl	409640 <__lshift>
  407dd0:	4606      	mov	r6, r0
  407dd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407dd4:	2b00      	cmp	r3, #0
  407dd6:	f040 8337 	bne.w	408448 <_dtoa_r+0xbd8>
  407dda:	9606      	str	r6, [sp, #24]
  407ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407dde:	9a04      	ldr	r2, [sp, #16]
  407de0:	f8dd b018 	ldr.w	fp, [sp, #24]
  407de4:	3b01      	subs	r3, #1
  407de6:	18d3      	adds	r3, r2, r3
  407de8:	930b      	str	r3, [sp, #44]	; 0x2c
  407dea:	f00a 0301 	and.w	r3, sl, #1
  407dee:	930c      	str	r3, [sp, #48]	; 0x30
  407df0:	4617      	mov	r7, r2
  407df2:	46c2      	mov	sl, r8
  407df4:	4651      	mov	r1, sl
  407df6:	4648      	mov	r0, r9
  407df8:	f7ff fca6 	bl	407748 <quorem>
  407dfc:	4631      	mov	r1, r6
  407dfe:	4605      	mov	r5, r0
  407e00:	4648      	mov	r0, r9
  407e02:	f001 fc6f 	bl	4096e4 <__mcmp>
  407e06:	465a      	mov	r2, fp
  407e08:	900a      	str	r0, [sp, #40]	; 0x28
  407e0a:	4651      	mov	r1, sl
  407e0c:	4620      	mov	r0, r4
  407e0e:	f001 fc85 	bl	40971c <__mdiff>
  407e12:	68c2      	ldr	r2, [r0, #12]
  407e14:	4680      	mov	r8, r0
  407e16:	f105 0330 	add.w	r3, r5, #48	; 0x30
  407e1a:	2a00      	cmp	r2, #0
  407e1c:	f040 822b 	bne.w	408276 <_dtoa_r+0xa06>
  407e20:	4601      	mov	r1, r0
  407e22:	4648      	mov	r0, r9
  407e24:	9308      	str	r3, [sp, #32]
  407e26:	f001 fc5d 	bl	4096e4 <__mcmp>
  407e2a:	4641      	mov	r1, r8
  407e2c:	9006      	str	r0, [sp, #24]
  407e2e:	4620      	mov	r0, r4
  407e30:	f001 fa80 	bl	409334 <_Bfree>
  407e34:	9a06      	ldr	r2, [sp, #24]
  407e36:	9b08      	ldr	r3, [sp, #32]
  407e38:	b932      	cbnz	r2, 407e48 <_dtoa_r+0x5d8>
  407e3a:	9924      	ldr	r1, [sp, #144]	; 0x90
  407e3c:	b921      	cbnz	r1, 407e48 <_dtoa_r+0x5d8>
  407e3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407e40:	2a00      	cmp	r2, #0
  407e42:	f000 83ef 	beq.w	408624 <_dtoa_r+0xdb4>
  407e46:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407e48:	990a      	ldr	r1, [sp, #40]	; 0x28
  407e4a:	2900      	cmp	r1, #0
  407e4c:	f2c0 829f 	blt.w	40838e <_dtoa_r+0xb1e>
  407e50:	d105      	bne.n	407e5e <_dtoa_r+0x5ee>
  407e52:	9924      	ldr	r1, [sp, #144]	; 0x90
  407e54:	b919      	cbnz	r1, 407e5e <_dtoa_r+0x5ee>
  407e56:	990c      	ldr	r1, [sp, #48]	; 0x30
  407e58:	2900      	cmp	r1, #0
  407e5a:	f000 8298 	beq.w	40838e <_dtoa_r+0xb1e>
  407e5e:	2a00      	cmp	r2, #0
  407e60:	f300 8306 	bgt.w	408470 <_dtoa_r+0xc00>
  407e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407e66:	703b      	strb	r3, [r7, #0]
  407e68:	f107 0801 	add.w	r8, r7, #1
  407e6c:	4297      	cmp	r7, r2
  407e6e:	4645      	mov	r5, r8
  407e70:	f000 830c 	beq.w	40848c <_dtoa_r+0xc1c>
  407e74:	4649      	mov	r1, r9
  407e76:	2300      	movs	r3, #0
  407e78:	220a      	movs	r2, #10
  407e7a:	4620      	mov	r0, r4
  407e7c:	f001 fa64 	bl	409348 <__multadd>
  407e80:	455e      	cmp	r6, fp
  407e82:	4681      	mov	r9, r0
  407e84:	4631      	mov	r1, r6
  407e86:	f04f 0300 	mov.w	r3, #0
  407e8a:	f04f 020a 	mov.w	r2, #10
  407e8e:	4620      	mov	r0, r4
  407e90:	f000 81eb 	beq.w	40826a <_dtoa_r+0x9fa>
  407e94:	f001 fa58 	bl	409348 <__multadd>
  407e98:	4659      	mov	r1, fp
  407e9a:	4606      	mov	r6, r0
  407e9c:	2300      	movs	r3, #0
  407e9e:	220a      	movs	r2, #10
  407ea0:	4620      	mov	r0, r4
  407ea2:	f001 fa51 	bl	409348 <__multadd>
  407ea6:	4647      	mov	r7, r8
  407ea8:	4683      	mov	fp, r0
  407eaa:	e7a3      	b.n	407df4 <_dtoa_r+0x584>
  407eac:	201c      	movs	r0, #28
  407eae:	9b08      	ldr	r3, [sp, #32]
  407eb0:	4403      	add	r3, r0
  407eb2:	9308      	str	r3, [sp, #32]
  407eb4:	9b06      	ldr	r3, [sp, #24]
  407eb6:	4403      	add	r3, r0
  407eb8:	4405      	add	r5, r0
  407eba:	9306      	str	r3, [sp, #24]
  407ebc:	e763      	b.n	407d86 <_dtoa_r+0x516>
  407ebe:	4641      	mov	r1, r8
  407ec0:	4648      	mov	r0, r9
  407ec2:	f001 fc0f 	bl	4096e4 <__mcmp>
  407ec6:	2800      	cmp	r0, #0
  407ec8:	f6bf af73 	bge.w	407db2 <_dtoa_r+0x542>
  407ecc:	9f02      	ldr	r7, [sp, #8]
  407ece:	4649      	mov	r1, r9
  407ed0:	2300      	movs	r3, #0
  407ed2:	220a      	movs	r2, #10
  407ed4:	4620      	mov	r0, r4
  407ed6:	3f01      	subs	r7, #1
  407ed8:	9702      	str	r7, [sp, #8]
  407eda:	f001 fa35 	bl	409348 <__multadd>
  407ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407ee0:	4681      	mov	r9, r0
  407ee2:	2b00      	cmp	r3, #0
  407ee4:	f040 83b6 	bne.w	408654 <_dtoa_r+0xde4>
  407ee8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407eea:	2b00      	cmp	r3, #0
  407eec:	f340 83bf 	ble.w	40866e <_dtoa_r+0xdfe>
  407ef0:	930a      	str	r3, [sp, #40]	; 0x28
  407ef2:	f8dd b010 	ldr.w	fp, [sp, #16]
  407ef6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407ef8:	465d      	mov	r5, fp
  407efa:	e002      	b.n	407f02 <_dtoa_r+0x692>
  407efc:	f001 fa24 	bl	409348 <__multadd>
  407f00:	4681      	mov	r9, r0
  407f02:	4641      	mov	r1, r8
  407f04:	4648      	mov	r0, r9
  407f06:	f7ff fc1f 	bl	407748 <quorem>
  407f0a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  407f0e:	f805 ab01 	strb.w	sl, [r5], #1
  407f12:	eba5 030b 	sub.w	r3, r5, fp
  407f16:	42bb      	cmp	r3, r7
  407f18:	f04f 020a 	mov.w	r2, #10
  407f1c:	f04f 0300 	mov.w	r3, #0
  407f20:	4649      	mov	r1, r9
  407f22:	4620      	mov	r0, r4
  407f24:	dbea      	blt.n	407efc <_dtoa_r+0x68c>
  407f26:	9b04      	ldr	r3, [sp, #16]
  407f28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407f2a:	2a01      	cmp	r2, #1
  407f2c:	bfac      	ite	ge
  407f2e:	189b      	addge	r3, r3, r2
  407f30:	3301      	addlt	r3, #1
  407f32:	461d      	mov	r5, r3
  407f34:	f04f 0b00 	mov.w	fp, #0
  407f38:	4649      	mov	r1, r9
  407f3a:	2201      	movs	r2, #1
  407f3c:	4620      	mov	r0, r4
  407f3e:	f001 fb7f 	bl	409640 <__lshift>
  407f42:	4641      	mov	r1, r8
  407f44:	4681      	mov	r9, r0
  407f46:	f001 fbcd 	bl	4096e4 <__mcmp>
  407f4a:	2800      	cmp	r0, #0
  407f4c:	f340 823d 	ble.w	4083ca <_dtoa_r+0xb5a>
  407f50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  407f54:	9904      	ldr	r1, [sp, #16]
  407f56:	1e6b      	subs	r3, r5, #1
  407f58:	e004      	b.n	407f64 <_dtoa_r+0x6f4>
  407f5a:	428b      	cmp	r3, r1
  407f5c:	f000 81ae 	beq.w	4082bc <_dtoa_r+0xa4c>
  407f60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  407f64:	2a39      	cmp	r2, #57	; 0x39
  407f66:	f103 0501 	add.w	r5, r3, #1
  407f6a:	d0f6      	beq.n	407f5a <_dtoa_r+0x6ea>
  407f6c:	3201      	adds	r2, #1
  407f6e:	701a      	strb	r2, [r3, #0]
  407f70:	4641      	mov	r1, r8
  407f72:	4620      	mov	r0, r4
  407f74:	f001 f9de 	bl	409334 <_Bfree>
  407f78:	2e00      	cmp	r6, #0
  407f7a:	f43f ae3d 	beq.w	407bf8 <_dtoa_r+0x388>
  407f7e:	f1bb 0f00 	cmp.w	fp, #0
  407f82:	d005      	beq.n	407f90 <_dtoa_r+0x720>
  407f84:	45b3      	cmp	fp, r6
  407f86:	d003      	beq.n	407f90 <_dtoa_r+0x720>
  407f88:	4659      	mov	r1, fp
  407f8a:	4620      	mov	r0, r4
  407f8c:	f001 f9d2 	bl	409334 <_Bfree>
  407f90:	4631      	mov	r1, r6
  407f92:	4620      	mov	r0, r4
  407f94:	f001 f9ce 	bl	409334 <_Bfree>
  407f98:	e62e      	b.n	407bf8 <_dtoa_r+0x388>
  407f9a:	2300      	movs	r3, #0
  407f9c:	930b      	str	r3, [sp, #44]	; 0x2c
  407f9e:	9b02      	ldr	r3, [sp, #8]
  407fa0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407fa2:	4413      	add	r3, r2
  407fa4:	930f      	str	r3, [sp, #60]	; 0x3c
  407fa6:	3301      	adds	r3, #1
  407fa8:	2b01      	cmp	r3, #1
  407faa:	461f      	mov	r7, r3
  407fac:	461e      	mov	r6, r3
  407fae:	930a      	str	r3, [sp, #40]	; 0x28
  407fb0:	bfb8      	it	lt
  407fb2:	2701      	movlt	r7, #1
  407fb4:	2100      	movs	r1, #0
  407fb6:	2f17      	cmp	r7, #23
  407fb8:	6461      	str	r1, [r4, #68]	; 0x44
  407fba:	d90a      	bls.n	407fd2 <_dtoa_r+0x762>
  407fbc:	2201      	movs	r2, #1
  407fbe:	2304      	movs	r3, #4
  407fc0:	005b      	lsls	r3, r3, #1
  407fc2:	f103 0014 	add.w	r0, r3, #20
  407fc6:	4287      	cmp	r7, r0
  407fc8:	4611      	mov	r1, r2
  407fca:	f102 0201 	add.w	r2, r2, #1
  407fce:	d2f7      	bcs.n	407fc0 <_dtoa_r+0x750>
  407fd0:	6461      	str	r1, [r4, #68]	; 0x44
  407fd2:	4620      	mov	r0, r4
  407fd4:	f001 f988 	bl	4092e8 <_Balloc>
  407fd8:	2e0e      	cmp	r6, #14
  407fda:	9004      	str	r0, [sp, #16]
  407fdc:	6420      	str	r0, [r4, #64]	; 0x40
  407fde:	f63f ad41 	bhi.w	407a64 <_dtoa_r+0x1f4>
  407fe2:	2d00      	cmp	r5, #0
  407fe4:	f43f ad3e 	beq.w	407a64 <_dtoa_r+0x1f4>
  407fe8:	9902      	ldr	r1, [sp, #8]
  407fea:	2900      	cmp	r1, #0
  407fec:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  407ff0:	f340 8202 	ble.w	4083f8 <_dtoa_r+0xb88>
  407ff4:	4bb8      	ldr	r3, [pc, #736]	; (4082d8 <_dtoa_r+0xa68>)
  407ff6:	f001 020f 	and.w	r2, r1, #15
  407ffa:	110d      	asrs	r5, r1, #4
  407ffc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408000:	06e9      	lsls	r1, r5, #27
  408002:	e9d3 6700 	ldrd	r6, r7, [r3]
  408006:	f140 81ae 	bpl.w	408366 <_dtoa_r+0xaf6>
  40800a:	4bb4      	ldr	r3, [pc, #720]	; (4082dc <_dtoa_r+0xa6c>)
  40800c:	4650      	mov	r0, sl
  40800e:	4659      	mov	r1, fp
  408010:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  408014:	f7fc fa9e 	bl	404554 <__aeabi_ddiv>
  408018:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40801c:	f005 050f 	and.w	r5, r5, #15
  408020:	f04f 0a03 	mov.w	sl, #3
  408024:	b18d      	cbz	r5, 40804a <_dtoa_r+0x7da>
  408026:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4082dc <_dtoa_r+0xa6c>
  40802a:	07ea      	lsls	r2, r5, #31
  40802c:	d509      	bpl.n	408042 <_dtoa_r+0x7d2>
  40802e:	4630      	mov	r0, r6
  408030:	4639      	mov	r1, r7
  408032:	e9d8 2300 	ldrd	r2, r3, [r8]
  408036:	f7fc f963 	bl	404300 <__aeabi_dmul>
  40803a:	f10a 0a01 	add.w	sl, sl, #1
  40803e:	4606      	mov	r6, r0
  408040:	460f      	mov	r7, r1
  408042:	106d      	asrs	r5, r5, #1
  408044:	f108 0808 	add.w	r8, r8, #8
  408048:	d1ef      	bne.n	40802a <_dtoa_r+0x7ba>
  40804a:	463b      	mov	r3, r7
  40804c:	4632      	mov	r2, r6
  40804e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408052:	f7fc fa7f 	bl	404554 <__aeabi_ddiv>
  408056:	4607      	mov	r7, r0
  408058:	4688      	mov	r8, r1
  40805a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40805c:	b143      	cbz	r3, 408070 <_dtoa_r+0x800>
  40805e:	2200      	movs	r2, #0
  408060:	4b9f      	ldr	r3, [pc, #636]	; (4082e0 <_dtoa_r+0xa70>)
  408062:	4638      	mov	r0, r7
  408064:	4641      	mov	r1, r8
  408066:	f7fc fbbd 	bl	4047e4 <__aeabi_dcmplt>
  40806a:	2800      	cmp	r0, #0
  40806c:	f040 8286 	bne.w	40857c <_dtoa_r+0xd0c>
  408070:	4650      	mov	r0, sl
  408072:	f7fc f8df 	bl	404234 <__aeabi_i2d>
  408076:	463a      	mov	r2, r7
  408078:	4643      	mov	r3, r8
  40807a:	f7fc f941 	bl	404300 <__aeabi_dmul>
  40807e:	4b99      	ldr	r3, [pc, #612]	; (4082e4 <_dtoa_r+0xa74>)
  408080:	2200      	movs	r2, #0
  408082:	f7fb ff8b 	bl	403f9c <__adddf3>
  408086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408088:	4605      	mov	r5, r0
  40808a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40808e:	2b00      	cmp	r3, #0
  408090:	f000 813e 	beq.w	408310 <_dtoa_r+0xaa0>
  408094:	9b02      	ldr	r3, [sp, #8]
  408096:	9315      	str	r3, [sp, #84]	; 0x54
  408098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40809a:	9312      	str	r3, [sp, #72]	; 0x48
  40809c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40809e:	2b00      	cmp	r3, #0
  4080a0:	f000 81fa 	beq.w	408498 <_dtoa_r+0xc28>
  4080a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4080a6:	4b8c      	ldr	r3, [pc, #560]	; (4082d8 <_dtoa_r+0xa68>)
  4080a8:	498f      	ldr	r1, [pc, #572]	; (4082e8 <_dtoa_r+0xa78>)
  4080aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4080ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4080b2:	2000      	movs	r0, #0
  4080b4:	f7fc fa4e 	bl	404554 <__aeabi_ddiv>
  4080b8:	462a      	mov	r2, r5
  4080ba:	4633      	mov	r3, r6
  4080bc:	f7fb ff6c 	bl	403f98 <__aeabi_dsub>
  4080c0:	4682      	mov	sl, r0
  4080c2:	468b      	mov	fp, r1
  4080c4:	4638      	mov	r0, r7
  4080c6:	4641      	mov	r1, r8
  4080c8:	f002 f884 	bl	40a1d4 <__aeabi_d2iz>
  4080cc:	4605      	mov	r5, r0
  4080ce:	f7fc f8b1 	bl	404234 <__aeabi_i2d>
  4080d2:	4602      	mov	r2, r0
  4080d4:	460b      	mov	r3, r1
  4080d6:	4638      	mov	r0, r7
  4080d8:	4641      	mov	r1, r8
  4080da:	f7fb ff5d 	bl	403f98 <__aeabi_dsub>
  4080de:	3530      	adds	r5, #48	; 0x30
  4080e0:	fa5f f885 	uxtb.w	r8, r5
  4080e4:	9d04      	ldr	r5, [sp, #16]
  4080e6:	4606      	mov	r6, r0
  4080e8:	460f      	mov	r7, r1
  4080ea:	f885 8000 	strb.w	r8, [r5]
  4080ee:	4602      	mov	r2, r0
  4080f0:	460b      	mov	r3, r1
  4080f2:	4650      	mov	r0, sl
  4080f4:	4659      	mov	r1, fp
  4080f6:	3501      	adds	r5, #1
  4080f8:	f7fc fb92 	bl	404820 <__aeabi_dcmpgt>
  4080fc:	2800      	cmp	r0, #0
  4080fe:	d154      	bne.n	4081aa <_dtoa_r+0x93a>
  408100:	4632      	mov	r2, r6
  408102:	463b      	mov	r3, r7
  408104:	2000      	movs	r0, #0
  408106:	4976      	ldr	r1, [pc, #472]	; (4082e0 <_dtoa_r+0xa70>)
  408108:	f7fb ff46 	bl	403f98 <__aeabi_dsub>
  40810c:	4602      	mov	r2, r0
  40810e:	460b      	mov	r3, r1
  408110:	4650      	mov	r0, sl
  408112:	4659      	mov	r1, fp
  408114:	f7fc fb84 	bl	404820 <__aeabi_dcmpgt>
  408118:	2800      	cmp	r0, #0
  40811a:	f040 8270 	bne.w	4085fe <_dtoa_r+0xd8e>
  40811e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408120:	2a01      	cmp	r2, #1
  408122:	f000 8111 	beq.w	408348 <_dtoa_r+0xad8>
  408126:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408128:	9a04      	ldr	r2, [sp, #16]
  40812a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40812e:	4413      	add	r3, r2
  408130:	4699      	mov	r9, r3
  408132:	e00d      	b.n	408150 <_dtoa_r+0x8e0>
  408134:	2000      	movs	r0, #0
  408136:	496a      	ldr	r1, [pc, #424]	; (4082e0 <_dtoa_r+0xa70>)
  408138:	f7fb ff2e 	bl	403f98 <__aeabi_dsub>
  40813c:	4652      	mov	r2, sl
  40813e:	465b      	mov	r3, fp
  408140:	f7fc fb50 	bl	4047e4 <__aeabi_dcmplt>
  408144:	2800      	cmp	r0, #0
  408146:	f040 8258 	bne.w	4085fa <_dtoa_r+0xd8a>
  40814a:	454d      	cmp	r5, r9
  40814c:	f000 80fa 	beq.w	408344 <_dtoa_r+0xad4>
  408150:	4650      	mov	r0, sl
  408152:	4659      	mov	r1, fp
  408154:	2200      	movs	r2, #0
  408156:	4b65      	ldr	r3, [pc, #404]	; (4082ec <_dtoa_r+0xa7c>)
  408158:	f7fc f8d2 	bl	404300 <__aeabi_dmul>
  40815c:	2200      	movs	r2, #0
  40815e:	4b63      	ldr	r3, [pc, #396]	; (4082ec <_dtoa_r+0xa7c>)
  408160:	4682      	mov	sl, r0
  408162:	468b      	mov	fp, r1
  408164:	4630      	mov	r0, r6
  408166:	4639      	mov	r1, r7
  408168:	f7fc f8ca 	bl	404300 <__aeabi_dmul>
  40816c:	460f      	mov	r7, r1
  40816e:	4606      	mov	r6, r0
  408170:	f002 f830 	bl	40a1d4 <__aeabi_d2iz>
  408174:	4680      	mov	r8, r0
  408176:	f7fc f85d 	bl	404234 <__aeabi_i2d>
  40817a:	4602      	mov	r2, r0
  40817c:	460b      	mov	r3, r1
  40817e:	4630      	mov	r0, r6
  408180:	4639      	mov	r1, r7
  408182:	f7fb ff09 	bl	403f98 <__aeabi_dsub>
  408186:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40818a:	fa5f f888 	uxtb.w	r8, r8
  40818e:	4652      	mov	r2, sl
  408190:	465b      	mov	r3, fp
  408192:	f805 8b01 	strb.w	r8, [r5], #1
  408196:	4606      	mov	r6, r0
  408198:	460f      	mov	r7, r1
  40819a:	f7fc fb23 	bl	4047e4 <__aeabi_dcmplt>
  40819e:	4632      	mov	r2, r6
  4081a0:	463b      	mov	r3, r7
  4081a2:	2800      	cmp	r0, #0
  4081a4:	d0c6      	beq.n	408134 <_dtoa_r+0x8c4>
  4081a6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4081aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4081ac:	9302      	str	r3, [sp, #8]
  4081ae:	e523      	b.n	407bf8 <_dtoa_r+0x388>
  4081b0:	2300      	movs	r3, #0
  4081b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4081b4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4081b6:	2b00      	cmp	r3, #0
  4081b8:	f340 80dc 	ble.w	408374 <_dtoa_r+0xb04>
  4081bc:	461f      	mov	r7, r3
  4081be:	461e      	mov	r6, r3
  4081c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4081c2:	930a      	str	r3, [sp, #40]	; 0x28
  4081c4:	e6f6      	b.n	407fb4 <_dtoa_r+0x744>
  4081c6:	2301      	movs	r3, #1
  4081c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4081ca:	e7f3      	b.n	4081b4 <_dtoa_r+0x944>
  4081cc:	f1ba 0f00 	cmp.w	sl, #0
  4081d0:	f47f ada8 	bne.w	407d24 <_dtoa_r+0x4b4>
  4081d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4081d8:	2b00      	cmp	r3, #0
  4081da:	f47f adba 	bne.w	407d52 <_dtoa_r+0x4e2>
  4081de:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4081e2:	0d3f      	lsrs	r7, r7, #20
  4081e4:	053f      	lsls	r7, r7, #20
  4081e6:	2f00      	cmp	r7, #0
  4081e8:	f000 820d 	beq.w	408606 <_dtoa_r+0xd96>
  4081ec:	9b08      	ldr	r3, [sp, #32]
  4081ee:	3301      	adds	r3, #1
  4081f0:	9308      	str	r3, [sp, #32]
  4081f2:	9b06      	ldr	r3, [sp, #24]
  4081f4:	3301      	adds	r3, #1
  4081f6:	9306      	str	r3, [sp, #24]
  4081f8:	2301      	movs	r3, #1
  4081fa:	930c      	str	r3, [sp, #48]	; 0x30
  4081fc:	e5ab      	b.n	407d56 <_dtoa_r+0x4e6>
  4081fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408200:	2b00      	cmp	r3, #0
  408202:	f73f ac42 	bgt.w	407a8a <_dtoa_r+0x21a>
  408206:	f040 8221 	bne.w	40864c <_dtoa_r+0xddc>
  40820a:	2200      	movs	r2, #0
  40820c:	4b38      	ldr	r3, [pc, #224]	; (4082f0 <_dtoa_r+0xa80>)
  40820e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408212:	f7fc f875 	bl	404300 <__aeabi_dmul>
  408216:	4652      	mov	r2, sl
  408218:	465b      	mov	r3, fp
  40821a:	f7fc faf7 	bl	40480c <__aeabi_dcmpge>
  40821e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  408222:	4646      	mov	r6, r8
  408224:	2800      	cmp	r0, #0
  408226:	d041      	beq.n	4082ac <_dtoa_r+0xa3c>
  408228:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40822a:	9d04      	ldr	r5, [sp, #16]
  40822c:	43db      	mvns	r3, r3
  40822e:	9302      	str	r3, [sp, #8]
  408230:	4641      	mov	r1, r8
  408232:	4620      	mov	r0, r4
  408234:	f001 f87e 	bl	409334 <_Bfree>
  408238:	2e00      	cmp	r6, #0
  40823a:	f43f acdd 	beq.w	407bf8 <_dtoa_r+0x388>
  40823e:	e6a7      	b.n	407f90 <_dtoa_r+0x720>
  408240:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408242:	4649      	mov	r1, r9
  408244:	4620      	mov	r0, r4
  408246:	f001 f9ab 	bl	4095a0 <__pow5mult>
  40824a:	4681      	mov	r9, r0
  40824c:	e558      	b.n	407d00 <_dtoa_r+0x490>
  40824e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408250:	2a00      	cmp	r2, #0
  408252:	f000 8187 	beq.w	408564 <_dtoa_r+0xcf4>
  408256:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40825a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40825c:	9d08      	ldr	r5, [sp, #32]
  40825e:	e4f2      	b.n	407c46 <_dtoa_r+0x3d6>
  408260:	f1ba 0f00 	cmp.w	sl, #0
  408264:	f47f ad75 	bne.w	407d52 <_dtoa_r+0x4e2>
  408268:	e7b4      	b.n	4081d4 <_dtoa_r+0x964>
  40826a:	f001 f86d 	bl	409348 <__multadd>
  40826e:	4647      	mov	r7, r8
  408270:	4606      	mov	r6, r0
  408272:	4683      	mov	fp, r0
  408274:	e5be      	b.n	407df4 <_dtoa_r+0x584>
  408276:	4601      	mov	r1, r0
  408278:	4620      	mov	r0, r4
  40827a:	9306      	str	r3, [sp, #24]
  40827c:	f001 f85a 	bl	409334 <_Bfree>
  408280:	2201      	movs	r2, #1
  408282:	9b06      	ldr	r3, [sp, #24]
  408284:	e5e0      	b.n	407e48 <_dtoa_r+0x5d8>
  408286:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408288:	2b02      	cmp	r3, #2
  40828a:	f77f ad96 	ble.w	407dba <_dtoa_r+0x54a>
  40828e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408290:	2b00      	cmp	r3, #0
  408292:	d1c9      	bne.n	408228 <_dtoa_r+0x9b8>
  408294:	4641      	mov	r1, r8
  408296:	2205      	movs	r2, #5
  408298:	4620      	mov	r0, r4
  40829a:	f001 f855 	bl	409348 <__multadd>
  40829e:	4601      	mov	r1, r0
  4082a0:	4680      	mov	r8, r0
  4082a2:	4648      	mov	r0, r9
  4082a4:	f001 fa1e 	bl	4096e4 <__mcmp>
  4082a8:	2800      	cmp	r0, #0
  4082aa:	ddbd      	ble.n	408228 <_dtoa_r+0x9b8>
  4082ac:	9a02      	ldr	r2, [sp, #8]
  4082ae:	9904      	ldr	r1, [sp, #16]
  4082b0:	2331      	movs	r3, #49	; 0x31
  4082b2:	3201      	adds	r2, #1
  4082b4:	9202      	str	r2, [sp, #8]
  4082b6:	700b      	strb	r3, [r1, #0]
  4082b8:	1c4d      	adds	r5, r1, #1
  4082ba:	e7b9      	b.n	408230 <_dtoa_r+0x9c0>
  4082bc:	9a02      	ldr	r2, [sp, #8]
  4082be:	3201      	adds	r2, #1
  4082c0:	9202      	str	r2, [sp, #8]
  4082c2:	9a04      	ldr	r2, [sp, #16]
  4082c4:	2331      	movs	r3, #49	; 0x31
  4082c6:	7013      	strb	r3, [r2, #0]
  4082c8:	e652      	b.n	407f70 <_dtoa_r+0x700>
  4082ca:	2301      	movs	r3, #1
  4082cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4082ce:	e666      	b.n	407f9e <_dtoa_r+0x72e>
  4082d0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4082d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4082d6:	e48f      	b.n	407bf8 <_dtoa_r+0x388>
  4082d8:	0040a6e8 	.word	0x0040a6e8
  4082dc:	0040a6c0 	.word	0x0040a6c0
  4082e0:	3ff00000 	.word	0x3ff00000
  4082e4:	401c0000 	.word	0x401c0000
  4082e8:	3fe00000 	.word	0x3fe00000
  4082ec:	40240000 	.word	0x40240000
  4082f0:	40140000 	.word	0x40140000
  4082f4:	4650      	mov	r0, sl
  4082f6:	f7fb ff9d 	bl	404234 <__aeabi_i2d>
  4082fa:	463a      	mov	r2, r7
  4082fc:	4643      	mov	r3, r8
  4082fe:	f7fb ffff 	bl	404300 <__aeabi_dmul>
  408302:	2200      	movs	r2, #0
  408304:	4bc1      	ldr	r3, [pc, #772]	; (40860c <_dtoa_r+0xd9c>)
  408306:	f7fb fe49 	bl	403f9c <__adddf3>
  40830a:	4605      	mov	r5, r0
  40830c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408310:	4641      	mov	r1, r8
  408312:	2200      	movs	r2, #0
  408314:	4bbe      	ldr	r3, [pc, #760]	; (408610 <_dtoa_r+0xda0>)
  408316:	4638      	mov	r0, r7
  408318:	f7fb fe3e 	bl	403f98 <__aeabi_dsub>
  40831c:	462a      	mov	r2, r5
  40831e:	4633      	mov	r3, r6
  408320:	4682      	mov	sl, r0
  408322:	468b      	mov	fp, r1
  408324:	f7fc fa7c 	bl	404820 <__aeabi_dcmpgt>
  408328:	4680      	mov	r8, r0
  40832a:	2800      	cmp	r0, #0
  40832c:	f040 8110 	bne.w	408550 <_dtoa_r+0xce0>
  408330:	462a      	mov	r2, r5
  408332:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  408336:	4650      	mov	r0, sl
  408338:	4659      	mov	r1, fp
  40833a:	f7fc fa53 	bl	4047e4 <__aeabi_dcmplt>
  40833e:	b118      	cbz	r0, 408348 <_dtoa_r+0xad8>
  408340:	4646      	mov	r6, r8
  408342:	e771      	b.n	408228 <_dtoa_r+0x9b8>
  408344:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408348:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40834c:	f7ff bb8a 	b.w	407a64 <_dtoa_r+0x1f4>
  408350:	9804      	ldr	r0, [sp, #16]
  408352:	f7ff babb 	b.w	4078cc <_dtoa_r+0x5c>
  408356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408358:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40835a:	970c      	str	r7, [sp, #48]	; 0x30
  40835c:	1afb      	subs	r3, r7, r3
  40835e:	441a      	add	r2, r3
  408360:	920d      	str	r2, [sp, #52]	; 0x34
  408362:	2700      	movs	r7, #0
  408364:	e469      	b.n	407c3a <_dtoa_r+0x3ca>
  408366:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40836a:	f04f 0a02 	mov.w	sl, #2
  40836e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  408372:	e657      	b.n	408024 <_dtoa_r+0x7b4>
  408374:	2100      	movs	r1, #0
  408376:	2301      	movs	r3, #1
  408378:	6461      	str	r1, [r4, #68]	; 0x44
  40837a:	4620      	mov	r0, r4
  40837c:	9325      	str	r3, [sp, #148]	; 0x94
  40837e:	f000 ffb3 	bl	4092e8 <_Balloc>
  408382:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408384:	9004      	str	r0, [sp, #16]
  408386:	6420      	str	r0, [r4, #64]	; 0x40
  408388:	930a      	str	r3, [sp, #40]	; 0x28
  40838a:	930f      	str	r3, [sp, #60]	; 0x3c
  40838c:	e629      	b.n	407fe2 <_dtoa_r+0x772>
  40838e:	2a00      	cmp	r2, #0
  408390:	46d0      	mov	r8, sl
  408392:	f8cd b018 	str.w	fp, [sp, #24]
  408396:	469a      	mov	sl, r3
  408398:	dd11      	ble.n	4083be <_dtoa_r+0xb4e>
  40839a:	4649      	mov	r1, r9
  40839c:	2201      	movs	r2, #1
  40839e:	4620      	mov	r0, r4
  4083a0:	f001 f94e 	bl	409640 <__lshift>
  4083a4:	4641      	mov	r1, r8
  4083a6:	4681      	mov	r9, r0
  4083a8:	f001 f99c 	bl	4096e4 <__mcmp>
  4083ac:	2800      	cmp	r0, #0
  4083ae:	f340 8146 	ble.w	40863e <_dtoa_r+0xdce>
  4083b2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4083b6:	f000 8106 	beq.w	4085c6 <_dtoa_r+0xd56>
  4083ba:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4083be:	46b3      	mov	fp, r6
  4083c0:	f887 a000 	strb.w	sl, [r7]
  4083c4:	1c7d      	adds	r5, r7, #1
  4083c6:	9e06      	ldr	r6, [sp, #24]
  4083c8:	e5d2      	b.n	407f70 <_dtoa_r+0x700>
  4083ca:	d104      	bne.n	4083d6 <_dtoa_r+0xb66>
  4083cc:	f01a 0f01 	tst.w	sl, #1
  4083d0:	d001      	beq.n	4083d6 <_dtoa_r+0xb66>
  4083d2:	e5bd      	b.n	407f50 <_dtoa_r+0x6e0>
  4083d4:	4615      	mov	r5, r2
  4083d6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4083da:	2b30      	cmp	r3, #48	; 0x30
  4083dc:	f105 32ff 	add.w	r2, r5, #4294967295
  4083e0:	d0f8      	beq.n	4083d4 <_dtoa_r+0xb64>
  4083e2:	e5c5      	b.n	407f70 <_dtoa_r+0x700>
  4083e4:	9904      	ldr	r1, [sp, #16]
  4083e6:	2230      	movs	r2, #48	; 0x30
  4083e8:	700a      	strb	r2, [r1, #0]
  4083ea:	9a02      	ldr	r2, [sp, #8]
  4083ec:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4083f0:	3201      	adds	r2, #1
  4083f2:	9202      	str	r2, [sp, #8]
  4083f4:	f7ff bbfc 	b.w	407bf0 <_dtoa_r+0x380>
  4083f8:	f000 80bb 	beq.w	408572 <_dtoa_r+0xd02>
  4083fc:	9b02      	ldr	r3, [sp, #8]
  4083fe:	425d      	negs	r5, r3
  408400:	4b84      	ldr	r3, [pc, #528]	; (408614 <_dtoa_r+0xda4>)
  408402:	f005 020f 	and.w	r2, r5, #15
  408406:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40840a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40840e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408412:	f7fb ff75 	bl	404300 <__aeabi_dmul>
  408416:	112d      	asrs	r5, r5, #4
  408418:	4607      	mov	r7, r0
  40841a:	4688      	mov	r8, r1
  40841c:	f000 812c 	beq.w	408678 <_dtoa_r+0xe08>
  408420:	4e7d      	ldr	r6, [pc, #500]	; (408618 <_dtoa_r+0xda8>)
  408422:	f04f 0a02 	mov.w	sl, #2
  408426:	07eb      	lsls	r3, r5, #31
  408428:	d509      	bpl.n	40843e <_dtoa_r+0xbce>
  40842a:	4638      	mov	r0, r7
  40842c:	4641      	mov	r1, r8
  40842e:	e9d6 2300 	ldrd	r2, r3, [r6]
  408432:	f7fb ff65 	bl	404300 <__aeabi_dmul>
  408436:	f10a 0a01 	add.w	sl, sl, #1
  40843a:	4607      	mov	r7, r0
  40843c:	4688      	mov	r8, r1
  40843e:	106d      	asrs	r5, r5, #1
  408440:	f106 0608 	add.w	r6, r6, #8
  408444:	d1ef      	bne.n	408426 <_dtoa_r+0xbb6>
  408446:	e608      	b.n	40805a <_dtoa_r+0x7ea>
  408448:	6871      	ldr	r1, [r6, #4]
  40844a:	4620      	mov	r0, r4
  40844c:	f000 ff4c 	bl	4092e8 <_Balloc>
  408450:	6933      	ldr	r3, [r6, #16]
  408452:	3302      	adds	r3, #2
  408454:	009a      	lsls	r2, r3, #2
  408456:	4605      	mov	r5, r0
  408458:	f106 010c 	add.w	r1, r6, #12
  40845c:	300c      	adds	r0, #12
  40845e:	f7fc fce9 	bl	404e34 <memcpy>
  408462:	4629      	mov	r1, r5
  408464:	2201      	movs	r2, #1
  408466:	4620      	mov	r0, r4
  408468:	f001 f8ea 	bl	409640 <__lshift>
  40846c:	9006      	str	r0, [sp, #24]
  40846e:	e4b5      	b.n	407ddc <_dtoa_r+0x56c>
  408470:	2b39      	cmp	r3, #57	; 0x39
  408472:	f8cd b018 	str.w	fp, [sp, #24]
  408476:	46d0      	mov	r8, sl
  408478:	f000 80a5 	beq.w	4085c6 <_dtoa_r+0xd56>
  40847c:	f103 0a01 	add.w	sl, r3, #1
  408480:	46b3      	mov	fp, r6
  408482:	f887 a000 	strb.w	sl, [r7]
  408486:	1c7d      	adds	r5, r7, #1
  408488:	9e06      	ldr	r6, [sp, #24]
  40848a:	e571      	b.n	407f70 <_dtoa_r+0x700>
  40848c:	465a      	mov	r2, fp
  40848e:	46d0      	mov	r8, sl
  408490:	46b3      	mov	fp, r6
  408492:	469a      	mov	sl, r3
  408494:	4616      	mov	r6, r2
  408496:	e54f      	b.n	407f38 <_dtoa_r+0x6c8>
  408498:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40849a:	495e      	ldr	r1, [pc, #376]	; (408614 <_dtoa_r+0xda4>)
  40849c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4084a0:	462a      	mov	r2, r5
  4084a2:	4633      	mov	r3, r6
  4084a4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4084a8:	f7fb ff2a 	bl	404300 <__aeabi_dmul>
  4084ac:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4084b0:	4638      	mov	r0, r7
  4084b2:	4641      	mov	r1, r8
  4084b4:	f001 fe8e 	bl	40a1d4 <__aeabi_d2iz>
  4084b8:	4605      	mov	r5, r0
  4084ba:	f7fb febb 	bl	404234 <__aeabi_i2d>
  4084be:	460b      	mov	r3, r1
  4084c0:	4602      	mov	r2, r0
  4084c2:	4641      	mov	r1, r8
  4084c4:	4638      	mov	r0, r7
  4084c6:	f7fb fd67 	bl	403f98 <__aeabi_dsub>
  4084ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4084cc:	460f      	mov	r7, r1
  4084ce:	9904      	ldr	r1, [sp, #16]
  4084d0:	3530      	adds	r5, #48	; 0x30
  4084d2:	2b01      	cmp	r3, #1
  4084d4:	700d      	strb	r5, [r1, #0]
  4084d6:	4606      	mov	r6, r0
  4084d8:	f101 0501 	add.w	r5, r1, #1
  4084dc:	d026      	beq.n	40852c <_dtoa_r+0xcbc>
  4084de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4084e0:	9a04      	ldr	r2, [sp, #16]
  4084e2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 408620 <_dtoa_r+0xdb0>
  4084e6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4084ea:	4413      	add	r3, r2
  4084ec:	f04f 0a00 	mov.w	sl, #0
  4084f0:	4699      	mov	r9, r3
  4084f2:	4652      	mov	r2, sl
  4084f4:	465b      	mov	r3, fp
  4084f6:	4630      	mov	r0, r6
  4084f8:	4639      	mov	r1, r7
  4084fa:	f7fb ff01 	bl	404300 <__aeabi_dmul>
  4084fe:	460f      	mov	r7, r1
  408500:	4606      	mov	r6, r0
  408502:	f001 fe67 	bl	40a1d4 <__aeabi_d2iz>
  408506:	4680      	mov	r8, r0
  408508:	f7fb fe94 	bl	404234 <__aeabi_i2d>
  40850c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408510:	4602      	mov	r2, r0
  408512:	460b      	mov	r3, r1
  408514:	4630      	mov	r0, r6
  408516:	4639      	mov	r1, r7
  408518:	f7fb fd3e 	bl	403f98 <__aeabi_dsub>
  40851c:	f805 8b01 	strb.w	r8, [r5], #1
  408520:	454d      	cmp	r5, r9
  408522:	4606      	mov	r6, r0
  408524:	460f      	mov	r7, r1
  408526:	d1e4      	bne.n	4084f2 <_dtoa_r+0xc82>
  408528:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40852c:	4b3b      	ldr	r3, [pc, #236]	; (40861c <_dtoa_r+0xdac>)
  40852e:	2200      	movs	r2, #0
  408530:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408534:	f7fb fd32 	bl	403f9c <__adddf3>
  408538:	4632      	mov	r2, r6
  40853a:	463b      	mov	r3, r7
  40853c:	f7fc f952 	bl	4047e4 <__aeabi_dcmplt>
  408540:	2800      	cmp	r0, #0
  408542:	d046      	beq.n	4085d2 <_dtoa_r+0xd62>
  408544:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408546:	9302      	str	r3, [sp, #8]
  408548:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40854c:	f7ff bb43 	b.w	407bd6 <_dtoa_r+0x366>
  408550:	f04f 0800 	mov.w	r8, #0
  408554:	4646      	mov	r6, r8
  408556:	e6a9      	b.n	4082ac <_dtoa_r+0xa3c>
  408558:	9b08      	ldr	r3, [sp, #32]
  40855a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40855c:	1a9d      	subs	r5, r3, r2
  40855e:	2300      	movs	r3, #0
  408560:	f7ff bb71 	b.w	407c46 <_dtoa_r+0x3d6>
  408564:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408566:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408568:	9d08      	ldr	r5, [sp, #32]
  40856a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40856e:	f7ff bb6a 	b.w	407c46 <_dtoa_r+0x3d6>
  408572:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  408576:	f04f 0a02 	mov.w	sl, #2
  40857a:	e56e      	b.n	40805a <_dtoa_r+0x7ea>
  40857c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40857e:	2b00      	cmp	r3, #0
  408580:	f43f aeb8 	beq.w	4082f4 <_dtoa_r+0xa84>
  408584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408586:	2b00      	cmp	r3, #0
  408588:	f77f aede 	ble.w	408348 <_dtoa_r+0xad8>
  40858c:	2200      	movs	r2, #0
  40858e:	4b24      	ldr	r3, [pc, #144]	; (408620 <_dtoa_r+0xdb0>)
  408590:	4638      	mov	r0, r7
  408592:	4641      	mov	r1, r8
  408594:	f7fb feb4 	bl	404300 <__aeabi_dmul>
  408598:	4607      	mov	r7, r0
  40859a:	4688      	mov	r8, r1
  40859c:	f10a 0001 	add.w	r0, sl, #1
  4085a0:	f7fb fe48 	bl	404234 <__aeabi_i2d>
  4085a4:	463a      	mov	r2, r7
  4085a6:	4643      	mov	r3, r8
  4085a8:	f7fb feaa 	bl	404300 <__aeabi_dmul>
  4085ac:	2200      	movs	r2, #0
  4085ae:	4b17      	ldr	r3, [pc, #92]	; (40860c <_dtoa_r+0xd9c>)
  4085b0:	f7fb fcf4 	bl	403f9c <__adddf3>
  4085b4:	9a02      	ldr	r2, [sp, #8]
  4085b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4085b8:	9312      	str	r3, [sp, #72]	; 0x48
  4085ba:	3a01      	subs	r2, #1
  4085bc:	4605      	mov	r5, r0
  4085be:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4085c2:	9215      	str	r2, [sp, #84]	; 0x54
  4085c4:	e56a      	b.n	40809c <_dtoa_r+0x82c>
  4085c6:	2239      	movs	r2, #57	; 0x39
  4085c8:	46b3      	mov	fp, r6
  4085ca:	703a      	strb	r2, [r7, #0]
  4085cc:	9e06      	ldr	r6, [sp, #24]
  4085ce:	1c7d      	adds	r5, r7, #1
  4085d0:	e4c0      	b.n	407f54 <_dtoa_r+0x6e4>
  4085d2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4085d6:	2000      	movs	r0, #0
  4085d8:	4910      	ldr	r1, [pc, #64]	; (40861c <_dtoa_r+0xdac>)
  4085da:	f7fb fcdd 	bl	403f98 <__aeabi_dsub>
  4085de:	4632      	mov	r2, r6
  4085e0:	463b      	mov	r3, r7
  4085e2:	f7fc f91d 	bl	404820 <__aeabi_dcmpgt>
  4085e6:	b908      	cbnz	r0, 4085ec <_dtoa_r+0xd7c>
  4085e8:	e6ae      	b.n	408348 <_dtoa_r+0xad8>
  4085ea:	4615      	mov	r5, r2
  4085ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4085f0:	2b30      	cmp	r3, #48	; 0x30
  4085f2:	f105 32ff 	add.w	r2, r5, #4294967295
  4085f6:	d0f8      	beq.n	4085ea <_dtoa_r+0xd7a>
  4085f8:	e5d7      	b.n	4081aa <_dtoa_r+0x93a>
  4085fa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4085fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408600:	9302      	str	r3, [sp, #8]
  408602:	f7ff bae8 	b.w	407bd6 <_dtoa_r+0x366>
  408606:	970c      	str	r7, [sp, #48]	; 0x30
  408608:	f7ff bba5 	b.w	407d56 <_dtoa_r+0x4e6>
  40860c:	401c0000 	.word	0x401c0000
  408610:	40140000 	.word	0x40140000
  408614:	0040a6e8 	.word	0x0040a6e8
  408618:	0040a6c0 	.word	0x0040a6c0
  40861c:	3fe00000 	.word	0x3fe00000
  408620:	40240000 	.word	0x40240000
  408624:	2b39      	cmp	r3, #57	; 0x39
  408626:	f8cd b018 	str.w	fp, [sp, #24]
  40862a:	46d0      	mov	r8, sl
  40862c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408630:	469a      	mov	sl, r3
  408632:	d0c8      	beq.n	4085c6 <_dtoa_r+0xd56>
  408634:	f1bb 0f00 	cmp.w	fp, #0
  408638:	f73f aebf 	bgt.w	4083ba <_dtoa_r+0xb4a>
  40863c:	e6bf      	b.n	4083be <_dtoa_r+0xb4e>
  40863e:	f47f aebe 	bne.w	4083be <_dtoa_r+0xb4e>
  408642:	f01a 0f01 	tst.w	sl, #1
  408646:	f43f aeba 	beq.w	4083be <_dtoa_r+0xb4e>
  40864a:	e6b2      	b.n	4083b2 <_dtoa_r+0xb42>
  40864c:	f04f 0800 	mov.w	r8, #0
  408650:	4646      	mov	r6, r8
  408652:	e5e9      	b.n	408228 <_dtoa_r+0x9b8>
  408654:	4631      	mov	r1, r6
  408656:	2300      	movs	r3, #0
  408658:	220a      	movs	r2, #10
  40865a:	4620      	mov	r0, r4
  40865c:	f000 fe74 	bl	409348 <__multadd>
  408660:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408662:	2b00      	cmp	r3, #0
  408664:	4606      	mov	r6, r0
  408666:	dd0a      	ble.n	40867e <_dtoa_r+0xe0e>
  408668:	930a      	str	r3, [sp, #40]	; 0x28
  40866a:	f7ff bbaa 	b.w	407dc2 <_dtoa_r+0x552>
  40866e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408670:	2b02      	cmp	r3, #2
  408672:	dc23      	bgt.n	4086bc <_dtoa_r+0xe4c>
  408674:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408676:	e43b      	b.n	407ef0 <_dtoa_r+0x680>
  408678:	f04f 0a02 	mov.w	sl, #2
  40867c:	e4ed      	b.n	40805a <_dtoa_r+0x7ea>
  40867e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408680:	2b02      	cmp	r3, #2
  408682:	dc1b      	bgt.n	4086bc <_dtoa_r+0xe4c>
  408684:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408686:	e7ef      	b.n	408668 <_dtoa_r+0xdf8>
  408688:	2500      	movs	r5, #0
  40868a:	6465      	str	r5, [r4, #68]	; 0x44
  40868c:	4629      	mov	r1, r5
  40868e:	4620      	mov	r0, r4
  408690:	f000 fe2a 	bl	4092e8 <_Balloc>
  408694:	f04f 33ff 	mov.w	r3, #4294967295
  408698:	930a      	str	r3, [sp, #40]	; 0x28
  40869a:	930f      	str	r3, [sp, #60]	; 0x3c
  40869c:	2301      	movs	r3, #1
  40869e:	9004      	str	r0, [sp, #16]
  4086a0:	9525      	str	r5, [sp, #148]	; 0x94
  4086a2:	6420      	str	r0, [r4, #64]	; 0x40
  4086a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4086a6:	f7ff b9dd 	b.w	407a64 <_dtoa_r+0x1f4>
  4086aa:	2501      	movs	r5, #1
  4086ac:	f7ff b9a5 	b.w	4079fa <_dtoa_r+0x18a>
  4086b0:	f43f ab69 	beq.w	407d86 <_dtoa_r+0x516>
  4086b4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4086b8:	f7ff bbf9 	b.w	407eae <_dtoa_r+0x63e>
  4086bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4086be:	930a      	str	r3, [sp, #40]	; 0x28
  4086c0:	e5e5      	b.n	40828e <_dtoa_r+0xa1e>
  4086c2:	bf00      	nop

004086c4 <__sflush_r>:
  4086c4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4086c8:	b29a      	uxth	r2, r3
  4086ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4086ce:	460d      	mov	r5, r1
  4086d0:	0711      	lsls	r1, r2, #28
  4086d2:	4680      	mov	r8, r0
  4086d4:	d43a      	bmi.n	40874c <__sflush_r+0x88>
  4086d6:	686a      	ldr	r2, [r5, #4]
  4086d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4086dc:	2a00      	cmp	r2, #0
  4086de:	81ab      	strh	r3, [r5, #12]
  4086e0:	dd6f      	ble.n	4087c2 <__sflush_r+0xfe>
  4086e2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4086e4:	2c00      	cmp	r4, #0
  4086e6:	d049      	beq.n	40877c <__sflush_r+0xb8>
  4086e8:	2200      	movs	r2, #0
  4086ea:	b29b      	uxth	r3, r3
  4086ec:	f8d8 6000 	ldr.w	r6, [r8]
  4086f0:	f8c8 2000 	str.w	r2, [r8]
  4086f4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4086f8:	d067      	beq.n	4087ca <__sflush_r+0x106>
  4086fa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4086fc:	075f      	lsls	r7, r3, #29
  4086fe:	d505      	bpl.n	40870c <__sflush_r+0x48>
  408700:	6869      	ldr	r1, [r5, #4]
  408702:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  408704:	1a52      	subs	r2, r2, r1
  408706:	b10b      	cbz	r3, 40870c <__sflush_r+0x48>
  408708:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40870a:	1ad2      	subs	r2, r2, r3
  40870c:	2300      	movs	r3, #0
  40870e:	69e9      	ldr	r1, [r5, #28]
  408710:	4640      	mov	r0, r8
  408712:	47a0      	blx	r4
  408714:	1c44      	adds	r4, r0, #1
  408716:	d03c      	beq.n	408792 <__sflush_r+0xce>
  408718:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40871c:	692a      	ldr	r2, [r5, #16]
  40871e:	602a      	str	r2, [r5, #0]
  408720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  408724:	2200      	movs	r2, #0
  408726:	81ab      	strh	r3, [r5, #12]
  408728:	04db      	lsls	r3, r3, #19
  40872a:	606a      	str	r2, [r5, #4]
  40872c:	d447      	bmi.n	4087be <__sflush_r+0xfa>
  40872e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408730:	f8c8 6000 	str.w	r6, [r8]
  408734:	b311      	cbz	r1, 40877c <__sflush_r+0xb8>
  408736:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40873a:	4299      	cmp	r1, r3
  40873c:	d002      	beq.n	408744 <__sflush_r+0x80>
  40873e:	4640      	mov	r0, r8
  408740:	f000 f9de 	bl	408b00 <_free_r>
  408744:	2000      	movs	r0, #0
  408746:	6328      	str	r0, [r5, #48]	; 0x30
  408748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40874c:	692e      	ldr	r6, [r5, #16]
  40874e:	b1ae      	cbz	r6, 40877c <__sflush_r+0xb8>
  408750:	682c      	ldr	r4, [r5, #0]
  408752:	602e      	str	r6, [r5, #0]
  408754:	0791      	lsls	r1, r2, #30
  408756:	bf0c      	ite	eq
  408758:	696b      	ldreq	r3, [r5, #20]
  40875a:	2300      	movne	r3, #0
  40875c:	1ba4      	subs	r4, r4, r6
  40875e:	60ab      	str	r3, [r5, #8]
  408760:	e00a      	b.n	408778 <__sflush_r+0xb4>
  408762:	4623      	mov	r3, r4
  408764:	4632      	mov	r2, r6
  408766:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408768:	69e9      	ldr	r1, [r5, #28]
  40876a:	4640      	mov	r0, r8
  40876c:	47b8      	blx	r7
  40876e:	2800      	cmp	r0, #0
  408770:	eba4 0400 	sub.w	r4, r4, r0
  408774:	4406      	add	r6, r0
  408776:	dd04      	ble.n	408782 <__sflush_r+0xbe>
  408778:	2c00      	cmp	r4, #0
  40877a:	dcf2      	bgt.n	408762 <__sflush_r+0x9e>
  40877c:	2000      	movs	r0, #0
  40877e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408782:	89ab      	ldrh	r3, [r5, #12]
  408784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408788:	81ab      	strh	r3, [r5, #12]
  40878a:	f04f 30ff 	mov.w	r0, #4294967295
  40878e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408792:	f8d8 4000 	ldr.w	r4, [r8]
  408796:	2c1d      	cmp	r4, #29
  408798:	d8f3      	bhi.n	408782 <__sflush_r+0xbe>
  40879a:	4b19      	ldr	r3, [pc, #100]	; (408800 <__sflush_r+0x13c>)
  40879c:	40e3      	lsrs	r3, r4
  40879e:	43db      	mvns	r3, r3
  4087a0:	f013 0301 	ands.w	r3, r3, #1
  4087a4:	d1ed      	bne.n	408782 <__sflush_r+0xbe>
  4087a6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4087aa:	606b      	str	r3, [r5, #4]
  4087ac:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4087b0:	6929      	ldr	r1, [r5, #16]
  4087b2:	81ab      	strh	r3, [r5, #12]
  4087b4:	04da      	lsls	r2, r3, #19
  4087b6:	6029      	str	r1, [r5, #0]
  4087b8:	d5b9      	bpl.n	40872e <__sflush_r+0x6a>
  4087ba:	2c00      	cmp	r4, #0
  4087bc:	d1b7      	bne.n	40872e <__sflush_r+0x6a>
  4087be:	6528      	str	r0, [r5, #80]	; 0x50
  4087c0:	e7b5      	b.n	40872e <__sflush_r+0x6a>
  4087c2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4087c4:	2a00      	cmp	r2, #0
  4087c6:	dc8c      	bgt.n	4086e2 <__sflush_r+0x1e>
  4087c8:	e7d8      	b.n	40877c <__sflush_r+0xb8>
  4087ca:	2301      	movs	r3, #1
  4087cc:	69e9      	ldr	r1, [r5, #28]
  4087ce:	4640      	mov	r0, r8
  4087d0:	47a0      	blx	r4
  4087d2:	1c43      	adds	r3, r0, #1
  4087d4:	4602      	mov	r2, r0
  4087d6:	d002      	beq.n	4087de <__sflush_r+0x11a>
  4087d8:	89ab      	ldrh	r3, [r5, #12]
  4087da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4087dc:	e78e      	b.n	4086fc <__sflush_r+0x38>
  4087de:	f8d8 3000 	ldr.w	r3, [r8]
  4087e2:	2b00      	cmp	r3, #0
  4087e4:	d0f8      	beq.n	4087d8 <__sflush_r+0x114>
  4087e6:	2b1d      	cmp	r3, #29
  4087e8:	d001      	beq.n	4087ee <__sflush_r+0x12a>
  4087ea:	2b16      	cmp	r3, #22
  4087ec:	d102      	bne.n	4087f4 <__sflush_r+0x130>
  4087ee:	f8c8 6000 	str.w	r6, [r8]
  4087f2:	e7c3      	b.n	40877c <__sflush_r+0xb8>
  4087f4:	89ab      	ldrh	r3, [r5, #12]
  4087f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4087fa:	81ab      	strh	r3, [r5, #12]
  4087fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408800:	20400001 	.word	0x20400001

00408804 <_fflush_r>:
  408804:	b538      	push	{r3, r4, r5, lr}
  408806:	460d      	mov	r5, r1
  408808:	4604      	mov	r4, r0
  40880a:	b108      	cbz	r0, 408810 <_fflush_r+0xc>
  40880c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40880e:	b1bb      	cbz	r3, 408840 <_fflush_r+0x3c>
  408810:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  408814:	b188      	cbz	r0, 40883a <_fflush_r+0x36>
  408816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408818:	07db      	lsls	r3, r3, #31
  40881a:	d401      	bmi.n	408820 <_fflush_r+0x1c>
  40881c:	0581      	lsls	r1, r0, #22
  40881e:	d517      	bpl.n	408850 <_fflush_r+0x4c>
  408820:	4620      	mov	r0, r4
  408822:	4629      	mov	r1, r5
  408824:	f7ff ff4e 	bl	4086c4 <__sflush_r>
  408828:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40882a:	07da      	lsls	r2, r3, #31
  40882c:	4604      	mov	r4, r0
  40882e:	d402      	bmi.n	408836 <_fflush_r+0x32>
  408830:	89ab      	ldrh	r3, [r5, #12]
  408832:	059b      	lsls	r3, r3, #22
  408834:	d507      	bpl.n	408846 <_fflush_r+0x42>
  408836:	4620      	mov	r0, r4
  408838:	bd38      	pop	{r3, r4, r5, pc}
  40883a:	4604      	mov	r4, r0
  40883c:	4620      	mov	r0, r4
  40883e:	bd38      	pop	{r3, r4, r5, pc}
  408840:	f000 f838 	bl	4088b4 <__sinit>
  408844:	e7e4      	b.n	408810 <_fflush_r+0xc>
  408846:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408848:	f000 fc08 	bl	40905c <__retarget_lock_release_recursive>
  40884c:	4620      	mov	r0, r4
  40884e:	bd38      	pop	{r3, r4, r5, pc}
  408850:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408852:	f000 fc01 	bl	409058 <__retarget_lock_acquire_recursive>
  408856:	e7e3      	b.n	408820 <_fflush_r+0x1c>

00408858 <_cleanup_r>:
  408858:	4901      	ldr	r1, [pc, #4]	; (408860 <_cleanup_r+0x8>)
  40885a:	f000 bbaf 	b.w	408fbc <_fwalk_reent>
  40885e:	bf00      	nop
  408860:	0040a041 	.word	0x0040a041

00408864 <std.isra.0>:
  408864:	b510      	push	{r4, lr}
  408866:	2300      	movs	r3, #0
  408868:	4604      	mov	r4, r0
  40886a:	8181      	strh	r1, [r0, #12]
  40886c:	81c2      	strh	r2, [r0, #14]
  40886e:	6003      	str	r3, [r0, #0]
  408870:	6043      	str	r3, [r0, #4]
  408872:	6083      	str	r3, [r0, #8]
  408874:	6643      	str	r3, [r0, #100]	; 0x64
  408876:	6103      	str	r3, [r0, #16]
  408878:	6143      	str	r3, [r0, #20]
  40887a:	6183      	str	r3, [r0, #24]
  40887c:	4619      	mov	r1, r3
  40887e:	2208      	movs	r2, #8
  408880:	305c      	adds	r0, #92	; 0x5c
  408882:	f7fc fb71 	bl	404f68 <memset>
  408886:	4807      	ldr	r0, [pc, #28]	; (4088a4 <std.isra.0+0x40>)
  408888:	4907      	ldr	r1, [pc, #28]	; (4088a8 <std.isra.0+0x44>)
  40888a:	4a08      	ldr	r2, [pc, #32]	; (4088ac <std.isra.0+0x48>)
  40888c:	4b08      	ldr	r3, [pc, #32]	; (4088b0 <std.isra.0+0x4c>)
  40888e:	6220      	str	r0, [r4, #32]
  408890:	61e4      	str	r4, [r4, #28]
  408892:	6261      	str	r1, [r4, #36]	; 0x24
  408894:	62a2      	str	r2, [r4, #40]	; 0x28
  408896:	62e3      	str	r3, [r4, #44]	; 0x2c
  408898:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40889c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4088a0:	f000 bbd6 	b.w	409050 <__retarget_lock_init_recursive>
  4088a4:	00409c29 	.word	0x00409c29
  4088a8:	00409c4d 	.word	0x00409c4d
  4088ac:	00409c89 	.word	0x00409c89
  4088b0:	00409ca9 	.word	0x00409ca9

004088b4 <__sinit>:
  4088b4:	b510      	push	{r4, lr}
  4088b6:	4604      	mov	r4, r0
  4088b8:	4812      	ldr	r0, [pc, #72]	; (408904 <__sinit+0x50>)
  4088ba:	f000 fbcd 	bl	409058 <__retarget_lock_acquire_recursive>
  4088be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4088c0:	b9d2      	cbnz	r2, 4088f8 <__sinit+0x44>
  4088c2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4088c6:	4810      	ldr	r0, [pc, #64]	; (408908 <__sinit+0x54>)
  4088c8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4088cc:	2103      	movs	r1, #3
  4088ce:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4088d2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4088d4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4088d8:	6860      	ldr	r0, [r4, #4]
  4088da:	2104      	movs	r1, #4
  4088dc:	f7ff ffc2 	bl	408864 <std.isra.0>
  4088e0:	2201      	movs	r2, #1
  4088e2:	2109      	movs	r1, #9
  4088e4:	68a0      	ldr	r0, [r4, #8]
  4088e6:	f7ff ffbd 	bl	408864 <std.isra.0>
  4088ea:	2202      	movs	r2, #2
  4088ec:	2112      	movs	r1, #18
  4088ee:	68e0      	ldr	r0, [r4, #12]
  4088f0:	f7ff ffb8 	bl	408864 <std.isra.0>
  4088f4:	2301      	movs	r3, #1
  4088f6:	63a3      	str	r3, [r4, #56]	; 0x38
  4088f8:	4802      	ldr	r0, [pc, #8]	; (408904 <__sinit+0x50>)
  4088fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4088fe:	f000 bbad 	b.w	40905c <__retarget_lock_release_recursive>
  408902:	bf00      	nop
  408904:	20400fac 	.word	0x20400fac
  408908:	00408859 	.word	0x00408859

0040890c <__sfp_lock_acquire>:
  40890c:	4801      	ldr	r0, [pc, #4]	; (408914 <__sfp_lock_acquire+0x8>)
  40890e:	f000 bba3 	b.w	409058 <__retarget_lock_acquire_recursive>
  408912:	bf00      	nop
  408914:	20400fc0 	.word	0x20400fc0

00408918 <__sfp_lock_release>:
  408918:	4801      	ldr	r0, [pc, #4]	; (408920 <__sfp_lock_release+0x8>)
  40891a:	f000 bb9f 	b.w	40905c <__retarget_lock_release_recursive>
  40891e:	bf00      	nop
  408920:	20400fc0 	.word	0x20400fc0

00408924 <__libc_fini_array>:
  408924:	b538      	push	{r3, r4, r5, lr}
  408926:	4c0a      	ldr	r4, [pc, #40]	; (408950 <__libc_fini_array+0x2c>)
  408928:	4d0a      	ldr	r5, [pc, #40]	; (408954 <__libc_fini_array+0x30>)
  40892a:	1b64      	subs	r4, r4, r5
  40892c:	10a4      	asrs	r4, r4, #2
  40892e:	d00a      	beq.n	408946 <__libc_fini_array+0x22>
  408930:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  408934:	3b01      	subs	r3, #1
  408936:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40893a:	3c01      	subs	r4, #1
  40893c:	f855 3904 	ldr.w	r3, [r5], #-4
  408940:	4798      	blx	r3
  408942:	2c00      	cmp	r4, #0
  408944:	d1f9      	bne.n	40893a <__libc_fini_array+0x16>
  408946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40894a:	f001 bfc3 	b.w	40a8d4 <_fini>
  40894e:	bf00      	nop
  408950:	0040a8e4 	.word	0x0040a8e4
  408954:	0040a8e0 	.word	0x0040a8e0

00408958 <__fputwc>:
  408958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40895c:	b082      	sub	sp, #8
  40895e:	4680      	mov	r8, r0
  408960:	4689      	mov	r9, r1
  408962:	4614      	mov	r4, r2
  408964:	f000 fb54 	bl	409010 <__locale_mb_cur_max>
  408968:	2801      	cmp	r0, #1
  40896a:	d036      	beq.n	4089da <__fputwc+0x82>
  40896c:	464a      	mov	r2, r9
  40896e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408972:	a901      	add	r1, sp, #4
  408974:	4640      	mov	r0, r8
  408976:	f001 fa71 	bl	409e5c <_wcrtomb_r>
  40897a:	1c42      	adds	r2, r0, #1
  40897c:	4606      	mov	r6, r0
  40897e:	d025      	beq.n	4089cc <__fputwc+0x74>
  408980:	b3a8      	cbz	r0, 4089ee <__fputwc+0x96>
  408982:	f89d e004 	ldrb.w	lr, [sp, #4]
  408986:	2500      	movs	r5, #0
  408988:	f10d 0a04 	add.w	sl, sp, #4
  40898c:	e009      	b.n	4089a2 <__fputwc+0x4a>
  40898e:	6823      	ldr	r3, [r4, #0]
  408990:	1c5a      	adds	r2, r3, #1
  408992:	6022      	str	r2, [r4, #0]
  408994:	f883 e000 	strb.w	lr, [r3]
  408998:	3501      	adds	r5, #1
  40899a:	42b5      	cmp	r5, r6
  40899c:	d227      	bcs.n	4089ee <__fputwc+0x96>
  40899e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4089a2:	68a3      	ldr	r3, [r4, #8]
  4089a4:	3b01      	subs	r3, #1
  4089a6:	2b00      	cmp	r3, #0
  4089a8:	60a3      	str	r3, [r4, #8]
  4089aa:	daf0      	bge.n	40898e <__fputwc+0x36>
  4089ac:	69a7      	ldr	r7, [r4, #24]
  4089ae:	42bb      	cmp	r3, r7
  4089b0:	4671      	mov	r1, lr
  4089b2:	4622      	mov	r2, r4
  4089b4:	4640      	mov	r0, r8
  4089b6:	db02      	blt.n	4089be <__fputwc+0x66>
  4089b8:	f1be 0f0a 	cmp.w	lr, #10
  4089bc:	d1e7      	bne.n	40898e <__fputwc+0x36>
  4089be:	f001 f9f5 	bl	409dac <__swbuf_r>
  4089c2:	1c43      	adds	r3, r0, #1
  4089c4:	d1e8      	bne.n	408998 <__fputwc+0x40>
  4089c6:	b002      	add	sp, #8
  4089c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4089cc:	89a3      	ldrh	r3, [r4, #12]
  4089ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4089d2:	81a3      	strh	r3, [r4, #12]
  4089d4:	b002      	add	sp, #8
  4089d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4089da:	f109 33ff 	add.w	r3, r9, #4294967295
  4089de:	2bfe      	cmp	r3, #254	; 0xfe
  4089e0:	d8c4      	bhi.n	40896c <__fputwc+0x14>
  4089e2:	fa5f fe89 	uxtb.w	lr, r9
  4089e6:	4606      	mov	r6, r0
  4089e8:	f88d e004 	strb.w	lr, [sp, #4]
  4089ec:	e7cb      	b.n	408986 <__fputwc+0x2e>
  4089ee:	4648      	mov	r0, r9
  4089f0:	b002      	add	sp, #8
  4089f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4089f6:	bf00      	nop

004089f8 <_fputwc_r>:
  4089f8:	b530      	push	{r4, r5, lr}
  4089fa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4089fc:	f013 0f01 	tst.w	r3, #1
  408a00:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408a04:	4614      	mov	r4, r2
  408a06:	b083      	sub	sp, #12
  408a08:	4605      	mov	r5, r0
  408a0a:	b29a      	uxth	r2, r3
  408a0c:	d101      	bne.n	408a12 <_fputwc_r+0x1a>
  408a0e:	0590      	lsls	r0, r2, #22
  408a10:	d51c      	bpl.n	408a4c <_fputwc_r+0x54>
  408a12:	0490      	lsls	r0, r2, #18
  408a14:	d406      	bmi.n	408a24 <_fputwc_r+0x2c>
  408a16:	6e62      	ldr	r2, [r4, #100]	; 0x64
  408a18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  408a1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408a20:	81a3      	strh	r3, [r4, #12]
  408a22:	6662      	str	r2, [r4, #100]	; 0x64
  408a24:	4628      	mov	r0, r5
  408a26:	4622      	mov	r2, r4
  408a28:	f7ff ff96 	bl	408958 <__fputwc>
  408a2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408a2e:	07da      	lsls	r2, r3, #31
  408a30:	4605      	mov	r5, r0
  408a32:	d402      	bmi.n	408a3a <_fputwc_r+0x42>
  408a34:	89a3      	ldrh	r3, [r4, #12]
  408a36:	059b      	lsls	r3, r3, #22
  408a38:	d502      	bpl.n	408a40 <_fputwc_r+0x48>
  408a3a:	4628      	mov	r0, r5
  408a3c:	b003      	add	sp, #12
  408a3e:	bd30      	pop	{r4, r5, pc}
  408a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408a42:	f000 fb0b 	bl	40905c <__retarget_lock_release_recursive>
  408a46:	4628      	mov	r0, r5
  408a48:	b003      	add	sp, #12
  408a4a:	bd30      	pop	{r4, r5, pc}
  408a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408a4e:	9101      	str	r1, [sp, #4]
  408a50:	f000 fb02 	bl	409058 <__retarget_lock_acquire_recursive>
  408a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408a58:	9901      	ldr	r1, [sp, #4]
  408a5a:	b29a      	uxth	r2, r3
  408a5c:	e7d9      	b.n	408a12 <_fputwc_r+0x1a>
  408a5e:	bf00      	nop

00408a60 <_malloc_trim_r>:
  408a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408a62:	4f24      	ldr	r7, [pc, #144]	; (408af4 <_malloc_trim_r+0x94>)
  408a64:	460c      	mov	r4, r1
  408a66:	4606      	mov	r6, r0
  408a68:	f7fc facc 	bl	405004 <__malloc_lock>
  408a6c:	68bb      	ldr	r3, [r7, #8]
  408a6e:	685d      	ldr	r5, [r3, #4]
  408a70:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408a74:	310f      	adds	r1, #15
  408a76:	f025 0503 	bic.w	r5, r5, #3
  408a7a:	4429      	add	r1, r5
  408a7c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408a80:	f021 010f 	bic.w	r1, r1, #15
  408a84:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408a88:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408a8c:	db07      	blt.n	408a9e <_malloc_trim_r+0x3e>
  408a8e:	2100      	movs	r1, #0
  408a90:	4630      	mov	r0, r6
  408a92:	f7fc fac3 	bl	40501c <_sbrk_r>
  408a96:	68bb      	ldr	r3, [r7, #8]
  408a98:	442b      	add	r3, r5
  408a9a:	4298      	cmp	r0, r3
  408a9c:	d004      	beq.n	408aa8 <_malloc_trim_r+0x48>
  408a9e:	4630      	mov	r0, r6
  408aa0:	f7fc fab6 	bl	405010 <__malloc_unlock>
  408aa4:	2000      	movs	r0, #0
  408aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408aa8:	4261      	negs	r1, r4
  408aaa:	4630      	mov	r0, r6
  408aac:	f7fc fab6 	bl	40501c <_sbrk_r>
  408ab0:	3001      	adds	r0, #1
  408ab2:	d00d      	beq.n	408ad0 <_malloc_trim_r+0x70>
  408ab4:	4b10      	ldr	r3, [pc, #64]	; (408af8 <_malloc_trim_r+0x98>)
  408ab6:	68ba      	ldr	r2, [r7, #8]
  408ab8:	6819      	ldr	r1, [r3, #0]
  408aba:	1b2d      	subs	r5, r5, r4
  408abc:	f045 0501 	orr.w	r5, r5, #1
  408ac0:	4630      	mov	r0, r6
  408ac2:	1b09      	subs	r1, r1, r4
  408ac4:	6055      	str	r5, [r2, #4]
  408ac6:	6019      	str	r1, [r3, #0]
  408ac8:	f7fc faa2 	bl	405010 <__malloc_unlock>
  408acc:	2001      	movs	r0, #1
  408ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408ad0:	2100      	movs	r1, #0
  408ad2:	4630      	mov	r0, r6
  408ad4:	f7fc faa2 	bl	40501c <_sbrk_r>
  408ad8:	68ba      	ldr	r2, [r7, #8]
  408ada:	1a83      	subs	r3, r0, r2
  408adc:	2b0f      	cmp	r3, #15
  408ade:	ddde      	ble.n	408a9e <_malloc_trim_r+0x3e>
  408ae0:	4c06      	ldr	r4, [pc, #24]	; (408afc <_malloc_trim_r+0x9c>)
  408ae2:	4905      	ldr	r1, [pc, #20]	; (408af8 <_malloc_trim_r+0x98>)
  408ae4:	6824      	ldr	r4, [r4, #0]
  408ae6:	f043 0301 	orr.w	r3, r3, #1
  408aea:	1b00      	subs	r0, r0, r4
  408aec:	6053      	str	r3, [r2, #4]
  408aee:	6008      	str	r0, [r1, #0]
  408af0:	e7d5      	b.n	408a9e <_malloc_trim_r+0x3e>
  408af2:	bf00      	nop
  408af4:	20400590 	.word	0x20400590
  408af8:	20400e7c 	.word	0x20400e7c
  408afc:	20400998 	.word	0x20400998

00408b00 <_free_r>:
  408b00:	2900      	cmp	r1, #0
  408b02:	d044      	beq.n	408b8e <_free_r+0x8e>
  408b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408b08:	460d      	mov	r5, r1
  408b0a:	4680      	mov	r8, r0
  408b0c:	f7fc fa7a 	bl	405004 <__malloc_lock>
  408b10:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408b14:	4969      	ldr	r1, [pc, #420]	; (408cbc <_free_r+0x1bc>)
  408b16:	f027 0301 	bic.w	r3, r7, #1
  408b1a:	f1a5 0408 	sub.w	r4, r5, #8
  408b1e:	18e2      	adds	r2, r4, r3
  408b20:	688e      	ldr	r6, [r1, #8]
  408b22:	6850      	ldr	r0, [r2, #4]
  408b24:	42b2      	cmp	r2, r6
  408b26:	f020 0003 	bic.w	r0, r0, #3
  408b2a:	d05e      	beq.n	408bea <_free_r+0xea>
  408b2c:	07fe      	lsls	r6, r7, #31
  408b2e:	6050      	str	r0, [r2, #4]
  408b30:	d40b      	bmi.n	408b4a <_free_r+0x4a>
  408b32:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408b36:	1be4      	subs	r4, r4, r7
  408b38:	f101 0e08 	add.w	lr, r1, #8
  408b3c:	68a5      	ldr	r5, [r4, #8]
  408b3e:	4575      	cmp	r5, lr
  408b40:	443b      	add	r3, r7
  408b42:	d06d      	beq.n	408c20 <_free_r+0x120>
  408b44:	68e7      	ldr	r7, [r4, #12]
  408b46:	60ef      	str	r7, [r5, #12]
  408b48:	60bd      	str	r5, [r7, #8]
  408b4a:	1815      	adds	r5, r2, r0
  408b4c:	686d      	ldr	r5, [r5, #4]
  408b4e:	07ed      	lsls	r5, r5, #31
  408b50:	d53e      	bpl.n	408bd0 <_free_r+0xd0>
  408b52:	f043 0201 	orr.w	r2, r3, #1
  408b56:	6062      	str	r2, [r4, #4]
  408b58:	50e3      	str	r3, [r4, r3]
  408b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408b5e:	d217      	bcs.n	408b90 <_free_r+0x90>
  408b60:	08db      	lsrs	r3, r3, #3
  408b62:	1c58      	adds	r0, r3, #1
  408b64:	109a      	asrs	r2, r3, #2
  408b66:	684d      	ldr	r5, [r1, #4]
  408b68:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  408b6c:	60a7      	str	r7, [r4, #8]
  408b6e:	2301      	movs	r3, #1
  408b70:	4093      	lsls	r3, r2
  408b72:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408b76:	432b      	orrs	r3, r5
  408b78:	3a08      	subs	r2, #8
  408b7a:	60e2      	str	r2, [r4, #12]
  408b7c:	604b      	str	r3, [r1, #4]
  408b7e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408b82:	60fc      	str	r4, [r7, #12]
  408b84:	4640      	mov	r0, r8
  408b86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408b8a:	f7fc ba41 	b.w	405010 <__malloc_unlock>
  408b8e:	4770      	bx	lr
  408b90:	0a5a      	lsrs	r2, r3, #9
  408b92:	2a04      	cmp	r2, #4
  408b94:	d852      	bhi.n	408c3c <_free_r+0x13c>
  408b96:	099a      	lsrs	r2, r3, #6
  408b98:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408b9c:	00ff      	lsls	r7, r7, #3
  408b9e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408ba2:	19c8      	adds	r0, r1, r7
  408ba4:	59ca      	ldr	r2, [r1, r7]
  408ba6:	3808      	subs	r0, #8
  408ba8:	4290      	cmp	r0, r2
  408baa:	d04f      	beq.n	408c4c <_free_r+0x14c>
  408bac:	6851      	ldr	r1, [r2, #4]
  408bae:	f021 0103 	bic.w	r1, r1, #3
  408bb2:	428b      	cmp	r3, r1
  408bb4:	d232      	bcs.n	408c1c <_free_r+0x11c>
  408bb6:	6892      	ldr	r2, [r2, #8]
  408bb8:	4290      	cmp	r0, r2
  408bba:	d1f7      	bne.n	408bac <_free_r+0xac>
  408bbc:	68c3      	ldr	r3, [r0, #12]
  408bbe:	60a0      	str	r0, [r4, #8]
  408bc0:	60e3      	str	r3, [r4, #12]
  408bc2:	609c      	str	r4, [r3, #8]
  408bc4:	60c4      	str	r4, [r0, #12]
  408bc6:	4640      	mov	r0, r8
  408bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408bcc:	f7fc ba20 	b.w	405010 <__malloc_unlock>
  408bd0:	6895      	ldr	r5, [r2, #8]
  408bd2:	4f3b      	ldr	r7, [pc, #236]	; (408cc0 <_free_r+0x1c0>)
  408bd4:	42bd      	cmp	r5, r7
  408bd6:	4403      	add	r3, r0
  408bd8:	d040      	beq.n	408c5c <_free_r+0x15c>
  408bda:	68d0      	ldr	r0, [r2, #12]
  408bdc:	60e8      	str	r0, [r5, #12]
  408bde:	f043 0201 	orr.w	r2, r3, #1
  408be2:	6085      	str	r5, [r0, #8]
  408be4:	6062      	str	r2, [r4, #4]
  408be6:	50e3      	str	r3, [r4, r3]
  408be8:	e7b7      	b.n	408b5a <_free_r+0x5a>
  408bea:	07ff      	lsls	r7, r7, #31
  408bec:	4403      	add	r3, r0
  408bee:	d407      	bmi.n	408c00 <_free_r+0x100>
  408bf0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408bf4:	1aa4      	subs	r4, r4, r2
  408bf6:	4413      	add	r3, r2
  408bf8:	68a0      	ldr	r0, [r4, #8]
  408bfa:	68e2      	ldr	r2, [r4, #12]
  408bfc:	60c2      	str	r2, [r0, #12]
  408bfe:	6090      	str	r0, [r2, #8]
  408c00:	4a30      	ldr	r2, [pc, #192]	; (408cc4 <_free_r+0x1c4>)
  408c02:	6812      	ldr	r2, [r2, #0]
  408c04:	f043 0001 	orr.w	r0, r3, #1
  408c08:	4293      	cmp	r3, r2
  408c0a:	6060      	str	r0, [r4, #4]
  408c0c:	608c      	str	r4, [r1, #8]
  408c0e:	d3b9      	bcc.n	408b84 <_free_r+0x84>
  408c10:	4b2d      	ldr	r3, [pc, #180]	; (408cc8 <_free_r+0x1c8>)
  408c12:	4640      	mov	r0, r8
  408c14:	6819      	ldr	r1, [r3, #0]
  408c16:	f7ff ff23 	bl	408a60 <_malloc_trim_r>
  408c1a:	e7b3      	b.n	408b84 <_free_r+0x84>
  408c1c:	4610      	mov	r0, r2
  408c1e:	e7cd      	b.n	408bbc <_free_r+0xbc>
  408c20:	1811      	adds	r1, r2, r0
  408c22:	6849      	ldr	r1, [r1, #4]
  408c24:	07c9      	lsls	r1, r1, #31
  408c26:	d444      	bmi.n	408cb2 <_free_r+0x1b2>
  408c28:	6891      	ldr	r1, [r2, #8]
  408c2a:	68d2      	ldr	r2, [r2, #12]
  408c2c:	60ca      	str	r2, [r1, #12]
  408c2e:	4403      	add	r3, r0
  408c30:	f043 0001 	orr.w	r0, r3, #1
  408c34:	6091      	str	r1, [r2, #8]
  408c36:	6060      	str	r0, [r4, #4]
  408c38:	50e3      	str	r3, [r4, r3]
  408c3a:	e7a3      	b.n	408b84 <_free_r+0x84>
  408c3c:	2a14      	cmp	r2, #20
  408c3e:	d816      	bhi.n	408c6e <_free_r+0x16e>
  408c40:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408c44:	00ff      	lsls	r7, r7, #3
  408c46:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408c4a:	e7aa      	b.n	408ba2 <_free_r+0xa2>
  408c4c:	10aa      	asrs	r2, r5, #2
  408c4e:	2301      	movs	r3, #1
  408c50:	684d      	ldr	r5, [r1, #4]
  408c52:	4093      	lsls	r3, r2
  408c54:	432b      	orrs	r3, r5
  408c56:	604b      	str	r3, [r1, #4]
  408c58:	4603      	mov	r3, r0
  408c5a:	e7b0      	b.n	408bbe <_free_r+0xbe>
  408c5c:	f043 0201 	orr.w	r2, r3, #1
  408c60:	614c      	str	r4, [r1, #20]
  408c62:	610c      	str	r4, [r1, #16]
  408c64:	60e5      	str	r5, [r4, #12]
  408c66:	60a5      	str	r5, [r4, #8]
  408c68:	6062      	str	r2, [r4, #4]
  408c6a:	50e3      	str	r3, [r4, r3]
  408c6c:	e78a      	b.n	408b84 <_free_r+0x84>
  408c6e:	2a54      	cmp	r2, #84	; 0x54
  408c70:	d806      	bhi.n	408c80 <_free_r+0x180>
  408c72:	0b1a      	lsrs	r2, r3, #12
  408c74:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408c78:	00ff      	lsls	r7, r7, #3
  408c7a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408c7e:	e790      	b.n	408ba2 <_free_r+0xa2>
  408c80:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408c84:	d806      	bhi.n	408c94 <_free_r+0x194>
  408c86:	0bda      	lsrs	r2, r3, #15
  408c88:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408c8c:	00ff      	lsls	r7, r7, #3
  408c8e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408c92:	e786      	b.n	408ba2 <_free_r+0xa2>
  408c94:	f240 5054 	movw	r0, #1364	; 0x554
  408c98:	4282      	cmp	r2, r0
  408c9a:	d806      	bhi.n	408caa <_free_r+0x1aa>
  408c9c:	0c9a      	lsrs	r2, r3, #18
  408c9e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408ca2:	00ff      	lsls	r7, r7, #3
  408ca4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408ca8:	e77b      	b.n	408ba2 <_free_r+0xa2>
  408caa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408cae:	257e      	movs	r5, #126	; 0x7e
  408cb0:	e777      	b.n	408ba2 <_free_r+0xa2>
  408cb2:	f043 0101 	orr.w	r1, r3, #1
  408cb6:	6061      	str	r1, [r4, #4]
  408cb8:	6013      	str	r3, [r2, #0]
  408cba:	e763      	b.n	408b84 <_free_r+0x84>
  408cbc:	20400590 	.word	0x20400590
  408cc0:	20400598 	.word	0x20400598
  408cc4:	2040099c 	.word	0x2040099c
  408cc8:	20400eac 	.word	0x20400eac

00408ccc <__sfvwrite_r>:
  408ccc:	6893      	ldr	r3, [r2, #8]
  408cce:	2b00      	cmp	r3, #0
  408cd0:	d073      	beq.n	408dba <__sfvwrite_r+0xee>
  408cd2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408cd6:	898b      	ldrh	r3, [r1, #12]
  408cd8:	b083      	sub	sp, #12
  408cda:	460c      	mov	r4, r1
  408cdc:	0719      	lsls	r1, r3, #28
  408cde:	9000      	str	r0, [sp, #0]
  408ce0:	4616      	mov	r6, r2
  408ce2:	d526      	bpl.n	408d32 <__sfvwrite_r+0x66>
  408ce4:	6922      	ldr	r2, [r4, #16]
  408ce6:	b322      	cbz	r2, 408d32 <__sfvwrite_r+0x66>
  408ce8:	f013 0002 	ands.w	r0, r3, #2
  408cec:	6835      	ldr	r5, [r6, #0]
  408cee:	d02c      	beq.n	408d4a <__sfvwrite_r+0x7e>
  408cf0:	f04f 0900 	mov.w	r9, #0
  408cf4:	4fb0      	ldr	r7, [pc, #704]	; (408fb8 <__sfvwrite_r+0x2ec>)
  408cf6:	46c8      	mov	r8, r9
  408cf8:	46b2      	mov	sl, r6
  408cfa:	45b8      	cmp	r8, r7
  408cfc:	4643      	mov	r3, r8
  408cfe:	464a      	mov	r2, r9
  408d00:	bf28      	it	cs
  408d02:	463b      	movcs	r3, r7
  408d04:	9800      	ldr	r0, [sp, #0]
  408d06:	f1b8 0f00 	cmp.w	r8, #0
  408d0a:	d050      	beq.n	408dae <__sfvwrite_r+0xe2>
  408d0c:	69e1      	ldr	r1, [r4, #28]
  408d0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408d10:	47b0      	blx	r6
  408d12:	2800      	cmp	r0, #0
  408d14:	dd58      	ble.n	408dc8 <__sfvwrite_r+0xfc>
  408d16:	f8da 3008 	ldr.w	r3, [sl, #8]
  408d1a:	1a1b      	subs	r3, r3, r0
  408d1c:	4481      	add	r9, r0
  408d1e:	eba8 0800 	sub.w	r8, r8, r0
  408d22:	f8ca 3008 	str.w	r3, [sl, #8]
  408d26:	2b00      	cmp	r3, #0
  408d28:	d1e7      	bne.n	408cfa <__sfvwrite_r+0x2e>
  408d2a:	2000      	movs	r0, #0
  408d2c:	b003      	add	sp, #12
  408d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d32:	4621      	mov	r1, r4
  408d34:	9800      	ldr	r0, [sp, #0]
  408d36:	f7fe fc93 	bl	407660 <__swsetup_r>
  408d3a:	2800      	cmp	r0, #0
  408d3c:	f040 8133 	bne.w	408fa6 <__sfvwrite_r+0x2da>
  408d40:	89a3      	ldrh	r3, [r4, #12]
  408d42:	6835      	ldr	r5, [r6, #0]
  408d44:	f013 0002 	ands.w	r0, r3, #2
  408d48:	d1d2      	bne.n	408cf0 <__sfvwrite_r+0x24>
  408d4a:	f013 0901 	ands.w	r9, r3, #1
  408d4e:	d145      	bne.n	408ddc <__sfvwrite_r+0x110>
  408d50:	464f      	mov	r7, r9
  408d52:	9601      	str	r6, [sp, #4]
  408d54:	b337      	cbz	r7, 408da4 <__sfvwrite_r+0xd8>
  408d56:	059a      	lsls	r2, r3, #22
  408d58:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408d5c:	f140 8083 	bpl.w	408e66 <__sfvwrite_r+0x19a>
  408d60:	4547      	cmp	r7, r8
  408d62:	46c3      	mov	fp, r8
  408d64:	f0c0 80ab 	bcc.w	408ebe <__sfvwrite_r+0x1f2>
  408d68:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408d6c:	f040 80ac 	bne.w	408ec8 <__sfvwrite_r+0x1fc>
  408d70:	6820      	ldr	r0, [r4, #0]
  408d72:	46ba      	mov	sl, r7
  408d74:	465a      	mov	r2, fp
  408d76:	4649      	mov	r1, r9
  408d78:	f000 fa52 	bl	409220 <memmove>
  408d7c:	68a2      	ldr	r2, [r4, #8]
  408d7e:	6823      	ldr	r3, [r4, #0]
  408d80:	eba2 0208 	sub.w	r2, r2, r8
  408d84:	445b      	add	r3, fp
  408d86:	60a2      	str	r2, [r4, #8]
  408d88:	6023      	str	r3, [r4, #0]
  408d8a:	9a01      	ldr	r2, [sp, #4]
  408d8c:	6893      	ldr	r3, [r2, #8]
  408d8e:	eba3 030a 	sub.w	r3, r3, sl
  408d92:	44d1      	add	r9, sl
  408d94:	eba7 070a 	sub.w	r7, r7, sl
  408d98:	6093      	str	r3, [r2, #8]
  408d9a:	2b00      	cmp	r3, #0
  408d9c:	d0c5      	beq.n	408d2a <__sfvwrite_r+0x5e>
  408d9e:	89a3      	ldrh	r3, [r4, #12]
  408da0:	2f00      	cmp	r7, #0
  408da2:	d1d8      	bne.n	408d56 <__sfvwrite_r+0x8a>
  408da4:	f8d5 9000 	ldr.w	r9, [r5]
  408da8:	686f      	ldr	r7, [r5, #4]
  408daa:	3508      	adds	r5, #8
  408dac:	e7d2      	b.n	408d54 <__sfvwrite_r+0x88>
  408dae:	f8d5 9000 	ldr.w	r9, [r5]
  408db2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408db6:	3508      	adds	r5, #8
  408db8:	e79f      	b.n	408cfa <__sfvwrite_r+0x2e>
  408dba:	2000      	movs	r0, #0
  408dbc:	4770      	bx	lr
  408dbe:	4621      	mov	r1, r4
  408dc0:	9800      	ldr	r0, [sp, #0]
  408dc2:	f7ff fd1f 	bl	408804 <_fflush_r>
  408dc6:	b370      	cbz	r0, 408e26 <__sfvwrite_r+0x15a>
  408dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408dd0:	f04f 30ff 	mov.w	r0, #4294967295
  408dd4:	81a3      	strh	r3, [r4, #12]
  408dd6:	b003      	add	sp, #12
  408dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ddc:	4681      	mov	r9, r0
  408dde:	4633      	mov	r3, r6
  408de0:	464e      	mov	r6, r9
  408de2:	46a8      	mov	r8, r5
  408de4:	469a      	mov	sl, r3
  408de6:	464d      	mov	r5, r9
  408de8:	b34e      	cbz	r6, 408e3e <__sfvwrite_r+0x172>
  408dea:	b380      	cbz	r0, 408e4e <__sfvwrite_r+0x182>
  408dec:	6820      	ldr	r0, [r4, #0]
  408dee:	6923      	ldr	r3, [r4, #16]
  408df0:	6962      	ldr	r2, [r4, #20]
  408df2:	45b1      	cmp	r9, r6
  408df4:	46cb      	mov	fp, r9
  408df6:	bf28      	it	cs
  408df8:	46b3      	movcs	fp, r6
  408dfa:	4298      	cmp	r0, r3
  408dfc:	465f      	mov	r7, fp
  408dfe:	d904      	bls.n	408e0a <__sfvwrite_r+0x13e>
  408e00:	68a3      	ldr	r3, [r4, #8]
  408e02:	4413      	add	r3, r2
  408e04:	459b      	cmp	fp, r3
  408e06:	f300 80a6 	bgt.w	408f56 <__sfvwrite_r+0x28a>
  408e0a:	4593      	cmp	fp, r2
  408e0c:	db4b      	blt.n	408ea6 <__sfvwrite_r+0x1da>
  408e0e:	4613      	mov	r3, r2
  408e10:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408e12:	69e1      	ldr	r1, [r4, #28]
  408e14:	9800      	ldr	r0, [sp, #0]
  408e16:	462a      	mov	r2, r5
  408e18:	47b8      	blx	r7
  408e1a:	1e07      	subs	r7, r0, #0
  408e1c:	ddd4      	ble.n	408dc8 <__sfvwrite_r+0xfc>
  408e1e:	ebb9 0907 	subs.w	r9, r9, r7
  408e22:	d0cc      	beq.n	408dbe <__sfvwrite_r+0xf2>
  408e24:	2001      	movs	r0, #1
  408e26:	f8da 3008 	ldr.w	r3, [sl, #8]
  408e2a:	1bdb      	subs	r3, r3, r7
  408e2c:	443d      	add	r5, r7
  408e2e:	1bf6      	subs	r6, r6, r7
  408e30:	f8ca 3008 	str.w	r3, [sl, #8]
  408e34:	2b00      	cmp	r3, #0
  408e36:	f43f af78 	beq.w	408d2a <__sfvwrite_r+0x5e>
  408e3a:	2e00      	cmp	r6, #0
  408e3c:	d1d5      	bne.n	408dea <__sfvwrite_r+0x11e>
  408e3e:	f108 0308 	add.w	r3, r8, #8
  408e42:	e913 0060 	ldmdb	r3, {r5, r6}
  408e46:	4698      	mov	r8, r3
  408e48:	3308      	adds	r3, #8
  408e4a:	2e00      	cmp	r6, #0
  408e4c:	d0f9      	beq.n	408e42 <__sfvwrite_r+0x176>
  408e4e:	4632      	mov	r2, r6
  408e50:	210a      	movs	r1, #10
  408e52:	4628      	mov	r0, r5
  408e54:	f000 f994 	bl	409180 <memchr>
  408e58:	2800      	cmp	r0, #0
  408e5a:	f000 80a1 	beq.w	408fa0 <__sfvwrite_r+0x2d4>
  408e5e:	3001      	adds	r0, #1
  408e60:	eba0 0905 	sub.w	r9, r0, r5
  408e64:	e7c2      	b.n	408dec <__sfvwrite_r+0x120>
  408e66:	6820      	ldr	r0, [r4, #0]
  408e68:	6923      	ldr	r3, [r4, #16]
  408e6a:	4298      	cmp	r0, r3
  408e6c:	d802      	bhi.n	408e74 <__sfvwrite_r+0x1a8>
  408e6e:	6963      	ldr	r3, [r4, #20]
  408e70:	429f      	cmp	r7, r3
  408e72:	d25d      	bcs.n	408f30 <__sfvwrite_r+0x264>
  408e74:	45b8      	cmp	r8, r7
  408e76:	bf28      	it	cs
  408e78:	46b8      	movcs	r8, r7
  408e7a:	4642      	mov	r2, r8
  408e7c:	4649      	mov	r1, r9
  408e7e:	f000 f9cf 	bl	409220 <memmove>
  408e82:	68a3      	ldr	r3, [r4, #8]
  408e84:	6822      	ldr	r2, [r4, #0]
  408e86:	eba3 0308 	sub.w	r3, r3, r8
  408e8a:	4442      	add	r2, r8
  408e8c:	60a3      	str	r3, [r4, #8]
  408e8e:	6022      	str	r2, [r4, #0]
  408e90:	b10b      	cbz	r3, 408e96 <__sfvwrite_r+0x1ca>
  408e92:	46c2      	mov	sl, r8
  408e94:	e779      	b.n	408d8a <__sfvwrite_r+0xbe>
  408e96:	4621      	mov	r1, r4
  408e98:	9800      	ldr	r0, [sp, #0]
  408e9a:	f7ff fcb3 	bl	408804 <_fflush_r>
  408e9e:	2800      	cmp	r0, #0
  408ea0:	d192      	bne.n	408dc8 <__sfvwrite_r+0xfc>
  408ea2:	46c2      	mov	sl, r8
  408ea4:	e771      	b.n	408d8a <__sfvwrite_r+0xbe>
  408ea6:	465a      	mov	r2, fp
  408ea8:	4629      	mov	r1, r5
  408eaa:	f000 f9b9 	bl	409220 <memmove>
  408eae:	68a2      	ldr	r2, [r4, #8]
  408eb0:	6823      	ldr	r3, [r4, #0]
  408eb2:	eba2 020b 	sub.w	r2, r2, fp
  408eb6:	445b      	add	r3, fp
  408eb8:	60a2      	str	r2, [r4, #8]
  408eba:	6023      	str	r3, [r4, #0]
  408ebc:	e7af      	b.n	408e1e <__sfvwrite_r+0x152>
  408ebe:	6820      	ldr	r0, [r4, #0]
  408ec0:	46b8      	mov	r8, r7
  408ec2:	46ba      	mov	sl, r7
  408ec4:	46bb      	mov	fp, r7
  408ec6:	e755      	b.n	408d74 <__sfvwrite_r+0xa8>
  408ec8:	6962      	ldr	r2, [r4, #20]
  408eca:	6820      	ldr	r0, [r4, #0]
  408ecc:	6921      	ldr	r1, [r4, #16]
  408ece:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  408ed2:	eba0 0a01 	sub.w	sl, r0, r1
  408ed6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  408eda:	f10a 0001 	add.w	r0, sl, #1
  408ede:	ea4f 0868 	mov.w	r8, r8, asr #1
  408ee2:	4438      	add	r0, r7
  408ee4:	4540      	cmp	r0, r8
  408ee6:	4642      	mov	r2, r8
  408ee8:	bf84      	itt	hi
  408eea:	4680      	movhi	r8, r0
  408eec:	4642      	movhi	r2, r8
  408eee:	055b      	lsls	r3, r3, #21
  408ef0:	d544      	bpl.n	408f7c <__sfvwrite_r+0x2b0>
  408ef2:	4611      	mov	r1, r2
  408ef4:	9800      	ldr	r0, [sp, #0]
  408ef6:	f7fb fced 	bl	4048d4 <_malloc_r>
  408efa:	4683      	mov	fp, r0
  408efc:	2800      	cmp	r0, #0
  408efe:	d055      	beq.n	408fac <__sfvwrite_r+0x2e0>
  408f00:	4652      	mov	r2, sl
  408f02:	6921      	ldr	r1, [r4, #16]
  408f04:	f7fb ff96 	bl	404e34 <memcpy>
  408f08:	89a3      	ldrh	r3, [r4, #12]
  408f0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  408f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408f12:	81a3      	strh	r3, [r4, #12]
  408f14:	eb0b 000a 	add.w	r0, fp, sl
  408f18:	eba8 030a 	sub.w	r3, r8, sl
  408f1c:	f8c4 b010 	str.w	fp, [r4, #16]
  408f20:	f8c4 8014 	str.w	r8, [r4, #20]
  408f24:	6020      	str	r0, [r4, #0]
  408f26:	60a3      	str	r3, [r4, #8]
  408f28:	46b8      	mov	r8, r7
  408f2a:	46ba      	mov	sl, r7
  408f2c:	46bb      	mov	fp, r7
  408f2e:	e721      	b.n	408d74 <__sfvwrite_r+0xa8>
  408f30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  408f34:	42b9      	cmp	r1, r7
  408f36:	bf28      	it	cs
  408f38:	4639      	movcs	r1, r7
  408f3a:	464a      	mov	r2, r9
  408f3c:	fb91 f1f3 	sdiv	r1, r1, r3
  408f40:	9800      	ldr	r0, [sp, #0]
  408f42:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408f44:	fb03 f301 	mul.w	r3, r3, r1
  408f48:	69e1      	ldr	r1, [r4, #28]
  408f4a:	47b0      	blx	r6
  408f4c:	f1b0 0a00 	subs.w	sl, r0, #0
  408f50:	f73f af1b 	bgt.w	408d8a <__sfvwrite_r+0xbe>
  408f54:	e738      	b.n	408dc8 <__sfvwrite_r+0xfc>
  408f56:	461a      	mov	r2, r3
  408f58:	4629      	mov	r1, r5
  408f5a:	9301      	str	r3, [sp, #4]
  408f5c:	f000 f960 	bl	409220 <memmove>
  408f60:	6822      	ldr	r2, [r4, #0]
  408f62:	9b01      	ldr	r3, [sp, #4]
  408f64:	9800      	ldr	r0, [sp, #0]
  408f66:	441a      	add	r2, r3
  408f68:	6022      	str	r2, [r4, #0]
  408f6a:	4621      	mov	r1, r4
  408f6c:	f7ff fc4a 	bl	408804 <_fflush_r>
  408f70:	9b01      	ldr	r3, [sp, #4]
  408f72:	2800      	cmp	r0, #0
  408f74:	f47f af28 	bne.w	408dc8 <__sfvwrite_r+0xfc>
  408f78:	461f      	mov	r7, r3
  408f7a:	e750      	b.n	408e1e <__sfvwrite_r+0x152>
  408f7c:	9800      	ldr	r0, [sp, #0]
  408f7e:	f000 fcad 	bl	4098dc <_realloc_r>
  408f82:	4683      	mov	fp, r0
  408f84:	2800      	cmp	r0, #0
  408f86:	d1c5      	bne.n	408f14 <__sfvwrite_r+0x248>
  408f88:	9d00      	ldr	r5, [sp, #0]
  408f8a:	6921      	ldr	r1, [r4, #16]
  408f8c:	4628      	mov	r0, r5
  408f8e:	f7ff fdb7 	bl	408b00 <_free_r>
  408f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408f96:	220c      	movs	r2, #12
  408f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408f9c:	602a      	str	r2, [r5, #0]
  408f9e:	e715      	b.n	408dcc <__sfvwrite_r+0x100>
  408fa0:	f106 0901 	add.w	r9, r6, #1
  408fa4:	e722      	b.n	408dec <__sfvwrite_r+0x120>
  408fa6:	f04f 30ff 	mov.w	r0, #4294967295
  408faa:	e6bf      	b.n	408d2c <__sfvwrite_r+0x60>
  408fac:	9a00      	ldr	r2, [sp, #0]
  408fae:	230c      	movs	r3, #12
  408fb0:	6013      	str	r3, [r2, #0]
  408fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fb6:	e709      	b.n	408dcc <__sfvwrite_r+0x100>
  408fb8:	7ffffc00 	.word	0x7ffffc00

00408fbc <_fwalk_reent>:
  408fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408fc0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408fc4:	d01f      	beq.n	409006 <_fwalk_reent+0x4a>
  408fc6:	4688      	mov	r8, r1
  408fc8:	4606      	mov	r6, r0
  408fca:	f04f 0900 	mov.w	r9, #0
  408fce:	687d      	ldr	r5, [r7, #4]
  408fd0:	68bc      	ldr	r4, [r7, #8]
  408fd2:	3d01      	subs	r5, #1
  408fd4:	d411      	bmi.n	408ffa <_fwalk_reent+0x3e>
  408fd6:	89a3      	ldrh	r3, [r4, #12]
  408fd8:	2b01      	cmp	r3, #1
  408fda:	f105 35ff 	add.w	r5, r5, #4294967295
  408fde:	d908      	bls.n	408ff2 <_fwalk_reent+0x36>
  408fe0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408fe4:	3301      	adds	r3, #1
  408fe6:	4621      	mov	r1, r4
  408fe8:	4630      	mov	r0, r6
  408fea:	d002      	beq.n	408ff2 <_fwalk_reent+0x36>
  408fec:	47c0      	blx	r8
  408fee:	ea49 0900 	orr.w	r9, r9, r0
  408ff2:	1c6b      	adds	r3, r5, #1
  408ff4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408ff8:	d1ed      	bne.n	408fd6 <_fwalk_reent+0x1a>
  408ffa:	683f      	ldr	r7, [r7, #0]
  408ffc:	2f00      	cmp	r7, #0
  408ffe:	d1e6      	bne.n	408fce <_fwalk_reent+0x12>
  409000:	4648      	mov	r0, r9
  409002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409006:	46b9      	mov	r9, r7
  409008:	4648      	mov	r0, r9
  40900a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40900e:	bf00      	nop

00409010 <__locale_mb_cur_max>:
  409010:	4b04      	ldr	r3, [pc, #16]	; (409024 <__locale_mb_cur_max+0x14>)
  409012:	4a05      	ldr	r2, [pc, #20]	; (409028 <__locale_mb_cur_max+0x18>)
  409014:	681b      	ldr	r3, [r3, #0]
  409016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  409018:	2b00      	cmp	r3, #0
  40901a:	bf08      	it	eq
  40901c:	4613      	moveq	r3, r2
  40901e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  409022:	4770      	bx	lr
  409024:	20400164 	.word	0x20400164
  409028:	204009a4 	.word	0x204009a4

0040902c <__locale_ctype_ptr_l>:
  40902c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  409030:	4770      	bx	lr
  409032:	bf00      	nop

00409034 <_localeconv_r>:
  409034:	4a04      	ldr	r2, [pc, #16]	; (409048 <_localeconv_r+0x14>)
  409036:	4b05      	ldr	r3, [pc, #20]	; (40904c <_localeconv_r+0x18>)
  409038:	6812      	ldr	r2, [r2, #0]
  40903a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40903c:	2800      	cmp	r0, #0
  40903e:	bf08      	it	eq
  409040:	4618      	moveq	r0, r3
  409042:	30f0      	adds	r0, #240	; 0xf0
  409044:	4770      	bx	lr
  409046:	bf00      	nop
  409048:	20400164 	.word	0x20400164
  40904c:	204009a4 	.word	0x204009a4

00409050 <__retarget_lock_init_recursive>:
  409050:	4770      	bx	lr
  409052:	bf00      	nop

00409054 <__retarget_lock_close_recursive>:
  409054:	4770      	bx	lr
  409056:	bf00      	nop

00409058 <__retarget_lock_acquire_recursive>:
  409058:	4770      	bx	lr
  40905a:	bf00      	nop

0040905c <__retarget_lock_release_recursive>:
  40905c:	4770      	bx	lr
  40905e:	bf00      	nop

00409060 <__swhatbuf_r>:
  409060:	b570      	push	{r4, r5, r6, lr}
  409062:	460c      	mov	r4, r1
  409064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409068:	2900      	cmp	r1, #0
  40906a:	b090      	sub	sp, #64	; 0x40
  40906c:	4615      	mov	r5, r2
  40906e:	461e      	mov	r6, r3
  409070:	db14      	blt.n	40909c <__swhatbuf_r+0x3c>
  409072:	aa01      	add	r2, sp, #4
  409074:	f001 f846 	bl	40a104 <_fstat_r>
  409078:	2800      	cmp	r0, #0
  40907a:	db0f      	blt.n	40909c <__swhatbuf_r+0x3c>
  40907c:	9a02      	ldr	r2, [sp, #8]
  40907e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  409082:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  409086:	fab2 f282 	clz	r2, r2
  40908a:	0952      	lsrs	r2, r2, #5
  40908c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409090:	f44f 6000 	mov.w	r0, #2048	; 0x800
  409094:	6032      	str	r2, [r6, #0]
  409096:	602b      	str	r3, [r5, #0]
  409098:	b010      	add	sp, #64	; 0x40
  40909a:	bd70      	pop	{r4, r5, r6, pc}
  40909c:	89a2      	ldrh	r2, [r4, #12]
  40909e:	2300      	movs	r3, #0
  4090a0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4090a4:	6033      	str	r3, [r6, #0]
  4090a6:	d004      	beq.n	4090b2 <__swhatbuf_r+0x52>
  4090a8:	2240      	movs	r2, #64	; 0x40
  4090aa:	4618      	mov	r0, r3
  4090ac:	602a      	str	r2, [r5, #0]
  4090ae:	b010      	add	sp, #64	; 0x40
  4090b0:	bd70      	pop	{r4, r5, r6, pc}
  4090b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4090b6:	602b      	str	r3, [r5, #0]
  4090b8:	b010      	add	sp, #64	; 0x40
  4090ba:	bd70      	pop	{r4, r5, r6, pc}

004090bc <__smakebuf_r>:
  4090bc:	898a      	ldrh	r2, [r1, #12]
  4090be:	0792      	lsls	r2, r2, #30
  4090c0:	460b      	mov	r3, r1
  4090c2:	d506      	bpl.n	4090d2 <__smakebuf_r+0x16>
  4090c4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4090c8:	2101      	movs	r1, #1
  4090ca:	601a      	str	r2, [r3, #0]
  4090cc:	611a      	str	r2, [r3, #16]
  4090ce:	6159      	str	r1, [r3, #20]
  4090d0:	4770      	bx	lr
  4090d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4090d4:	b083      	sub	sp, #12
  4090d6:	ab01      	add	r3, sp, #4
  4090d8:	466a      	mov	r2, sp
  4090da:	460c      	mov	r4, r1
  4090dc:	4606      	mov	r6, r0
  4090de:	f7ff ffbf 	bl	409060 <__swhatbuf_r>
  4090e2:	9900      	ldr	r1, [sp, #0]
  4090e4:	4605      	mov	r5, r0
  4090e6:	4630      	mov	r0, r6
  4090e8:	f7fb fbf4 	bl	4048d4 <_malloc_r>
  4090ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4090f0:	b1d8      	cbz	r0, 40912a <__smakebuf_r+0x6e>
  4090f2:	9a01      	ldr	r2, [sp, #4]
  4090f4:	4f15      	ldr	r7, [pc, #84]	; (40914c <__smakebuf_r+0x90>)
  4090f6:	9900      	ldr	r1, [sp, #0]
  4090f8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4090fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4090fe:	81a3      	strh	r3, [r4, #12]
  409100:	6020      	str	r0, [r4, #0]
  409102:	6120      	str	r0, [r4, #16]
  409104:	6161      	str	r1, [r4, #20]
  409106:	b91a      	cbnz	r2, 409110 <__smakebuf_r+0x54>
  409108:	432b      	orrs	r3, r5
  40910a:	81a3      	strh	r3, [r4, #12]
  40910c:	b003      	add	sp, #12
  40910e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409110:	4630      	mov	r0, r6
  409112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409116:	f001 f809 	bl	40a12c <_isatty_r>
  40911a:	b1a0      	cbz	r0, 409146 <__smakebuf_r+0x8a>
  40911c:	89a3      	ldrh	r3, [r4, #12]
  40911e:	f023 0303 	bic.w	r3, r3, #3
  409122:	f043 0301 	orr.w	r3, r3, #1
  409126:	b21b      	sxth	r3, r3
  409128:	e7ee      	b.n	409108 <__smakebuf_r+0x4c>
  40912a:	059a      	lsls	r2, r3, #22
  40912c:	d4ee      	bmi.n	40910c <__smakebuf_r+0x50>
  40912e:	f023 0303 	bic.w	r3, r3, #3
  409132:	f104 0243 	add.w	r2, r4, #67	; 0x43
  409136:	f043 0302 	orr.w	r3, r3, #2
  40913a:	2101      	movs	r1, #1
  40913c:	81a3      	strh	r3, [r4, #12]
  40913e:	6022      	str	r2, [r4, #0]
  409140:	6122      	str	r2, [r4, #16]
  409142:	6161      	str	r1, [r4, #20]
  409144:	e7e2      	b.n	40910c <__smakebuf_r+0x50>
  409146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40914a:	e7dd      	b.n	409108 <__smakebuf_r+0x4c>
  40914c:	00408859 	.word	0x00408859

00409150 <__ascii_mbtowc>:
  409150:	b082      	sub	sp, #8
  409152:	b149      	cbz	r1, 409168 <__ascii_mbtowc+0x18>
  409154:	b15a      	cbz	r2, 40916e <__ascii_mbtowc+0x1e>
  409156:	b16b      	cbz	r3, 409174 <__ascii_mbtowc+0x24>
  409158:	7813      	ldrb	r3, [r2, #0]
  40915a:	600b      	str	r3, [r1, #0]
  40915c:	7812      	ldrb	r2, [r2, #0]
  40915e:	1c10      	adds	r0, r2, #0
  409160:	bf18      	it	ne
  409162:	2001      	movne	r0, #1
  409164:	b002      	add	sp, #8
  409166:	4770      	bx	lr
  409168:	a901      	add	r1, sp, #4
  40916a:	2a00      	cmp	r2, #0
  40916c:	d1f3      	bne.n	409156 <__ascii_mbtowc+0x6>
  40916e:	4610      	mov	r0, r2
  409170:	b002      	add	sp, #8
  409172:	4770      	bx	lr
  409174:	f06f 0001 	mvn.w	r0, #1
  409178:	e7f4      	b.n	409164 <__ascii_mbtowc+0x14>
  40917a:	bf00      	nop
  40917c:	0000      	movs	r0, r0
	...

00409180 <memchr>:
  409180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409184:	2a10      	cmp	r2, #16
  409186:	db2b      	blt.n	4091e0 <memchr+0x60>
  409188:	f010 0f07 	tst.w	r0, #7
  40918c:	d008      	beq.n	4091a0 <memchr+0x20>
  40918e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409192:	3a01      	subs	r2, #1
  409194:	428b      	cmp	r3, r1
  409196:	d02d      	beq.n	4091f4 <memchr+0x74>
  409198:	f010 0f07 	tst.w	r0, #7
  40919c:	b342      	cbz	r2, 4091f0 <memchr+0x70>
  40919e:	d1f6      	bne.n	40918e <memchr+0xe>
  4091a0:	b4f0      	push	{r4, r5, r6, r7}
  4091a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4091a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4091aa:	f022 0407 	bic.w	r4, r2, #7
  4091ae:	f07f 0700 	mvns.w	r7, #0
  4091b2:	2300      	movs	r3, #0
  4091b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4091b8:	3c08      	subs	r4, #8
  4091ba:	ea85 0501 	eor.w	r5, r5, r1
  4091be:	ea86 0601 	eor.w	r6, r6, r1
  4091c2:	fa85 f547 	uadd8	r5, r5, r7
  4091c6:	faa3 f587 	sel	r5, r3, r7
  4091ca:	fa86 f647 	uadd8	r6, r6, r7
  4091ce:	faa5 f687 	sel	r6, r5, r7
  4091d2:	b98e      	cbnz	r6, 4091f8 <memchr+0x78>
  4091d4:	d1ee      	bne.n	4091b4 <memchr+0x34>
  4091d6:	bcf0      	pop	{r4, r5, r6, r7}
  4091d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4091dc:	f002 0207 	and.w	r2, r2, #7
  4091e0:	b132      	cbz	r2, 4091f0 <memchr+0x70>
  4091e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4091e6:	3a01      	subs	r2, #1
  4091e8:	ea83 0301 	eor.w	r3, r3, r1
  4091ec:	b113      	cbz	r3, 4091f4 <memchr+0x74>
  4091ee:	d1f8      	bne.n	4091e2 <memchr+0x62>
  4091f0:	2000      	movs	r0, #0
  4091f2:	4770      	bx	lr
  4091f4:	3801      	subs	r0, #1
  4091f6:	4770      	bx	lr
  4091f8:	2d00      	cmp	r5, #0
  4091fa:	bf06      	itte	eq
  4091fc:	4635      	moveq	r5, r6
  4091fe:	3803      	subeq	r0, #3
  409200:	3807      	subne	r0, #7
  409202:	f015 0f01 	tst.w	r5, #1
  409206:	d107      	bne.n	409218 <memchr+0x98>
  409208:	3001      	adds	r0, #1
  40920a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40920e:	bf02      	ittt	eq
  409210:	3001      	addeq	r0, #1
  409212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  409216:	3001      	addeq	r0, #1
  409218:	bcf0      	pop	{r4, r5, r6, r7}
  40921a:	3801      	subs	r0, #1
  40921c:	4770      	bx	lr
  40921e:	bf00      	nop

00409220 <memmove>:
  409220:	4288      	cmp	r0, r1
  409222:	b5f0      	push	{r4, r5, r6, r7, lr}
  409224:	d90d      	bls.n	409242 <memmove+0x22>
  409226:	188b      	adds	r3, r1, r2
  409228:	4298      	cmp	r0, r3
  40922a:	d20a      	bcs.n	409242 <memmove+0x22>
  40922c:	1884      	adds	r4, r0, r2
  40922e:	2a00      	cmp	r2, #0
  409230:	d051      	beq.n	4092d6 <memmove+0xb6>
  409232:	4622      	mov	r2, r4
  409234:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  409238:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40923c:	4299      	cmp	r1, r3
  40923e:	d1f9      	bne.n	409234 <memmove+0x14>
  409240:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409242:	2a0f      	cmp	r2, #15
  409244:	d948      	bls.n	4092d8 <memmove+0xb8>
  409246:	ea41 0300 	orr.w	r3, r1, r0
  40924a:	079b      	lsls	r3, r3, #30
  40924c:	d146      	bne.n	4092dc <memmove+0xbc>
  40924e:	f100 0410 	add.w	r4, r0, #16
  409252:	f101 0310 	add.w	r3, r1, #16
  409256:	4615      	mov	r5, r2
  409258:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40925c:	f844 6c10 	str.w	r6, [r4, #-16]
  409260:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409264:	f844 6c0c 	str.w	r6, [r4, #-12]
  409268:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40926c:	f844 6c08 	str.w	r6, [r4, #-8]
  409270:	3d10      	subs	r5, #16
  409272:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409276:	f844 6c04 	str.w	r6, [r4, #-4]
  40927a:	2d0f      	cmp	r5, #15
  40927c:	f103 0310 	add.w	r3, r3, #16
  409280:	f104 0410 	add.w	r4, r4, #16
  409284:	d8e8      	bhi.n	409258 <memmove+0x38>
  409286:	f1a2 0310 	sub.w	r3, r2, #16
  40928a:	f023 030f 	bic.w	r3, r3, #15
  40928e:	f002 0e0f 	and.w	lr, r2, #15
  409292:	3310      	adds	r3, #16
  409294:	f1be 0f03 	cmp.w	lr, #3
  409298:	4419      	add	r1, r3
  40929a:	4403      	add	r3, r0
  40929c:	d921      	bls.n	4092e2 <memmove+0xc2>
  40929e:	1f1e      	subs	r6, r3, #4
  4092a0:	460d      	mov	r5, r1
  4092a2:	4674      	mov	r4, lr
  4092a4:	3c04      	subs	r4, #4
  4092a6:	f855 7b04 	ldr.w	r7, [r5], #4
  4092aa:	f846 7f04 	str.w	r7, [r6, #4]!
  4092ae:	2c03      	cmp	r4, #3
  4092b0:	d8f8      	bhi.n	4092a4 <memmove+0x84>
  4092b2:	f1ae 0404 	sub.w	r4, lr, #4
  4092b6:	f024 0403 	bic.w	r4, r4, #3
  4092ba:	3404      	adds	r4, #4
  4092bc:	4421      	add	r1, r4
  4092be:	4423      	add	r3, r4
  4092c0:	f002 0203 	and.w	r2, r2, #3
  4092c4:	b162      	cbz	r2, 4092e0 <memmove+0xc0>
  4092c6:	3b01      	subs	r3, #1
  4092c8:	440a      	add	r2, r1
  4092ca:	f811 4b01 	ldrb.w	r4, [r1], #1
  4092ce:	f803 4f01 	strb.w	r4, [r3, #1]!
  4092d2:	428a      	cmp	r2, r1
  4092d4:	d1f9      	bne.n	4092ca <memmove+0xaa>
  4092d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4092d8:	4603      	mov	r3, r0
  4092da:	e7f3      	b.n	4092c4 <memmove+0xa4>
  4092dc:	4603      	mov	r3, r0
  4092de:	e7f2      	b.n	4092c6 <memmove+0xa6>
  4092e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4092e2:	4672      	mov	r2, lr
  4092e4:	e7ee      	b.n	4092c4 <memmove+0xa4>
  4092e6:	bf00      	nop

004092e8 <_Balloc>:
  4092e8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4092ea:	b570      	push	{r4, r5, r6, lr}
  4092ec:	4605      	mov	r5, r0
  4092ee:	460c      	mov	r4, r1
  4092f0:	b14b      	cbz	r3, 409306 <_Balloc+0x1e>
  4092f2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4092f6:	b180      	cbz	r0, 40931a <_Balloc+0x32>
  4092f8:	6802      	ldr	r2, [r0, #0]
  4092fa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4092fe:	2300      	movs	r3, #0
  409300:	6103      	str	r3, [r0, #16]
  409302:	60c3      	str	r3, [r0, #12]
  409304:	bd70      	pop	{r4, r5, r6, pc}
  409306:	2221      	movs	r2, #33	; 0x21
  409308:	2104      	movs	r1, #4
  40930a:	f000 fe57 	bl	409fbc <_calloc_r>
  40930e:	64e8      	str	r0, [r5, #76]	; 0x4c
  409310:	4603      	mov	r3, r0
  409312:	2800      	cmp	r0, #0
  409314:	d1ed      	bne.n	4092f2 <_Balloc+0xa>
  409316:	2000      	movs	r0, #0
  409318:	bd70      	pop	{r4, r5, r6, pc}
  40931a:	2101      	movs	r1, #1
  40931c:	fa01 f604 	lsl.w	r6, r1, r4
  409320:	1d72      	adds	r2, r6, #5
  409322:	4628      	mov	r0, r5
  409324:	0092      	lsls	r2, r2, #2
  409326:	f000 fe49 	bl	409fbc <_calloc_r>
  40932a:	2800      	cmp	r0, #0
  40932c:	d0f3      	beq.n	409316 <_Balloc+0x2e>
  40932e:	6044      	str	r4, [r0, #4]
  409330:	6086      	str	r6, [r0, #8]
  409332:	e7e4      	b.n	4092fe <_Balloc+0x16>

00409334 <_Bfree>:
  409334:	b131      	cbz	r1, 409344 <_Bfree+0x10>
  409336:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409338:	684a      	ldr	r2, [r1, #4]
  40933a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40933e:	6008      	str	r0, [r1, #0]
  409340:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409344:	4770      	bx	lr
  409346:	bf00      	nop

00409348 <__multadd>:
  409348:	b5f0      	push	{r4, r5, r6, r7, lr}
  40934a:	690c      	ldr	r4, [r1, #16]
  40934c:	b083      	sub	sp, #12
  40934e:	460d      	mov	r5, r1
  409350:	4606      	mov	r6, r0
  409352:	f101 0e14 	add.w	lr, r1, #20
  409356:	2700      	movs	r7, #0
  409358:	f8de 0000 	ldr.w	r0, [lr]
  40935c:	b281      	uxth	r1, r0
  40935e:	fb02 3301 	mla	r3, r2, r1, r3
  409362:	0c01      	lsrs	r1, r0, #16
  409364:	0c18      	lsrs	r0, r3, #16
  409366:	fb02 0101 	mla	r1, r2, r1, r0
  40936a:	b29b      	uxth	r3, r3
  40936c:	3701      	adds	r7, #1
  40936e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409372:	42bc      	cmp	r4, r7
  409374:	f84e 3b04 	str.w	r3, [lr], #4
  409378:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40937c:	dcec      	bgt.n	409358 <__multadd+0x10>
  40937e:	b13b      	cbz	r3, 409390 <__multadd+0x48>
  409380:	68aa      	ldr	r2, [r5, #8]
  409382:	4294      	cmp	r4, r2
  409384:	da07      	bge.n	409396 <__multadd+0x4e>
  409386:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40938a:	3401      	adds	r4, #1
  40938c:	6153      	str	r3, [r2, #20]
  40938e:	612c      	str	r4, [r5, #16]
  409390:	4628      	mov	r0, r5
  409392:	b003      	add	sp, #12
  409394:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409396:	6869      	ldr	r1, [r5, #4]
  409398:	9301      	str	r3, [sp, #4]
  40939a:	3101      	adds	r1, #1
  40939c:	4630      	mov	r0, r6
  40939e:	f7ff ffa3 	bl	4092e8 <_Balloc>
  4093a2:	692a      	ldr	r2, [r5, #16]
  4093a4:	3202      	adds	r2, #2
  4093a6:	f105 010c 	add.w	r1, r5, #12
  4093aa:	4607      	mov	r7, r0
  4093ac:	0092      	lsls	r2, r2, #2
  4093ae:	300c      	adds	r0, #12
  4093b0:	f7fb fd40 	bl	404e34 <memcpy>
  4093b4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4093b6:	6869      	ldr	r1, [r5, #4]
  4093b8:	9b01      	ldr	r3, [sp, #4]
  4093ba:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4093be:	6028      	str	r0, [r5, #0]
  4093c0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4093c4:	463d      	mov	r5, r7
  4093c6:	e7de      	b.n	409386 <__multadd+0x3e>

004093c8 <__hi0bits>:
  4093c8:	0c02      	lsrs	r2, r0, #16
  4093ca:	0412      	lsls	r2, r2, #16
  4093cc:	4603      	mov	r3, r0
  4093ce:	b9b2      	cbnz	r2, 4093fe <__hi0bits+0x36>
  4093d0:	0403      	lsls	r3, r0, #16
  4093d2:	2010      	movs	r0, #16
  4093d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4093d8:	bf04      	itt	eq
  4093da:	021b      	lsleq	r3, r3, #8
  4093dc:	3008      	addeq	r0, #8
  4093de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4093e2:	bf04      	itt	eq
  4093e4:	011b      	lsleq	r3, r3, #4
  4093e6:	3004      	addeq	r0, #4
  4093e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4093ec:	bf04      	itt	eq
  4093ee:	009b      	lsleq	r3, r3, #2
  4093f0:	3002      	addeq	r0, #2
  4093f2:	2b00      	cmp	r3, #0
  4093f4:	db02      	blt.n	4093fc <__hi0bits+0x34>
  4093f6:	005b      	lsls	r3, r3, #1
  4093f8:	d403      	bmi.n	409402 <__hi0bits+0x3a>
  4093fa:	2020      	movs	r0, #32
  4093fc:	4770      	bx	lr
  4093fe:	2000      	movs	r0, #0
  409400:	e7e8      	b.n	4093d4 <__hi0bits+0xc>
  409402:	3001      	adds	r0, #1
  409404:	4770      	bx	lr
  409406:	bf00      	nop

00409408 <__lo0bits>:
  409408:	6803      	ldr	r3, [r0, #0]
  40940a:	f013 0207 	ands.w	r2, r3, #7
  40940e:	4601      	mov	r1, r0
  409410:	d007      	beq.n	409422 <__lo0bits+0x1a>
  409412:	07da      	lsls	r2, r3, #31
  409414:	d421      	bmi.n	40945a <__lo0bits+0x52>
  409416:	0798      	lsls	r0, r3, #30
  409418:	d421      	bmi.n	40945e <__lo0bits+0x56>
  40941a:	089b      	lsrs	r3, r3, #2
  40941c:	600b      	str	r3, [r1, #0]
  40941e:	2002      	movs	r0, #2
  409420:	4770      	bx	lr
  409422:	b298      	uxth	r0, r3
  409424:	b198      	cbz	r0, 40944e <__lo0bits+0x46>
  409426:	4610      	mov	r0, r2
  409428:	f013 0fff 	tst.w	r3, #255	; 0xff
  40942c:	bf04      	itt	eq
  40942e:	0a1b      	lsreq	r3, r3, #8
  409430:	3008      	addeq	r0, #8
  409432:	071a      	lsls	r2, r3, #28
  409434:	bf04      	itt	eq
  409436:	091b      	lsreq	r3, r3, #4
  409438:	3004      	addeq	r0, #4
  40943a:	079a      	lsls	r2, r3, #30
  40943c:	bf04      	itt	eq
  40943e:	089b      	lsreq	r3, r3, #2
  409440:	3002      	addeq	r0, #2
  409442:	07da      	lsls	r2, r3, #31
  409444:	d407      	bmi.n	409456 <__lo0bits+0x4e>
  409446:	085b      	lsrs	r3, r3, #1
  409448:	d104      	bne.n	409454 <__lo0bits+0x4c>
  40944a:	2020      	movs	r0, #32
  40944c:	4770      	bx	lr
  40944e:	0c1b      	lsrs	r3, r3, #16
  409450:	2010      	movs	r0, #16
  409452:	e7e9      	b.n	409428 <__lo0bits+0x20>
  409454:	3001      	adds	r0, #1
  409456:	600b      	str	r3, [r1, #0]
  409458:	4770      	bx	lr
  40945a:	2000      	movs	r0, #0
  40945c:	4770      	bx	lr
  40945e:	085b      	lsrs	r3, r3, #1
  409460:	600b      	str	r3, [r1, #0]
  409462:	2001      	movs	r0, #1
  409464:	4770      	bx	lr
  409466:	bf00      	nop

00409468 <__i2b>:
  409468:	b510      	push	{r4, lr}
  40946a:	460c      	mov	r4, r1
  40946c:	2101      	movs	r1, #1
  40946e:	f7ff ff3b 	bl	4092e8 <_Balloc>
  409472:	2201      	movs	r2, #1
  409474:	6144      	str	r4, [r0, #20]
  409476:	6102      	str	r2, [r0, #16]
  409478:	bd10      	pop	{r4, pc}
  40947a:	bf00      	nop

0040947c <__multiply>:
  40947c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409480:	690c      	ldr	r4, [r1, #16]
  409482:	6915      	ldr	r5, [r2, #16]
  409484:	42ac      	cmp	r4, r5
  409486:	b083      	sub	sp, #12
  409488:	468b      	mov	fp, r1
  40948a:	4616      	mov	r6, r2
  40948c:	da04      	bge.n	409498 <__multiply+0x1c>
  40948e:	4622      	mov	r2, r4
  409490:	46b3      	mov	fp, r6
  409492:	462c      	mov	r4, r5
  409494:	460e      	mov	r6, r1
  409496:	4615      	mov	r5, r2
  409498:	f8db 3008 	ldr.w	r3, [fp, #8]
  40949c:	f8db 1004 	ldr.w	r1, [fp, #4]
  4094a0:	eb04 0805 	add.w	r8, r4, r5
  4094a4:	4598      	cmp	r8, r3
  4094a6:	bfc8      	it	gt
  4094a8:	3101      	addgt	r1, #1
  4094aa:	f7ff ff1d 	bl	4092e8 <_Balloc>
  4094ae:	f100 0914 	add.w	r9, r0, #20
  4094b2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4094b6:	45d1      	cmp	r9, sl
  4094b8:	9000      	str	r0, [sp, #0]
  4094ba:	d205      	bcs.n	4094c8 <__multiply+0x4c>
  4094bc:	464b      	mov	r3, r9
  4094be:	2100      	movs	r1, #0
  4094c0:	f843 1b04 	str.w	r1, [r3], #4
  4094c4:	459a      	cmp	sl, r3
  4094c6:	d8fb      	bhi.n	4094c0 <__multiply+0x44>
  4094c8:	f106 0c14 	add.w	ip, r6, #20
  4094cc:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4094d0:	f10b 0b14 	add.w	fp, fp, #20
  4094d4:	459c      	cmp	ip, r3
  4094d6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4094da:	d24c      	bcs.n	409576 <__multiply+0xfa>
  4094dc:	f8cd a004 	str.w	sl, [sp, #4]
  4094e0:	469a      	mov	sl, r3
  4094e2:	f8dc 5000 	ldr.w	r5, [ip]
  4094e6:	b2af      	uxth	r7, r5
  4094e8:	b1ef      	cbz	r7, 409526 <__multiply+0xaa>
  4094ea:	2100      	movs	r1, #0
  4094ec:	464d      	mov	r5, r9
  4094ee:	465e      	mov	r6, fp
  4094f0:	460c      	mov	r4, r1
  4094f2:	f856 2b04 	ldr.w	r2, [r6], #4
  4094f6:	6828      	ldr	r0, [r5, #0]
  4094f8:	b293      	uxth	r3, r2
  4094fa:	b281      	uxth	r1, r0
  4094fc:	fb07 1303 	mla	r3, r7, r3, r1
  409500:	0c12      	lsrs	r2, r2, #16
  409502:	0c01      	lsrs	r1, r0, #16
  409504:	4423      	add	r3, r4
  409506:	fb07 1102 	mla	r1, r7, r2, r1
  40950a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40950e:	b29b      	uxth	r3, r3
  409510:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  409514:	45b6      	cmp	lr, r6
  409516:	f845 3b04 	str.w	r3, [r5], #4
  40951a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40951e:	d8e8      	bhi.n	4094f2 <__multiply+0x76>
  409520:	602c      	str	r4, [r5, #0]
  409522:	f8dc 5000 	ldr.w	r5, [ip]
  409526:	0c2d      	lsrs	r5, r5, #16
  409528:	d01d      	beq.n	409566 <__multiply+0xea>
  40952a:	f8d9 3000 	ldr.w	r3, [r9]
  40952e:	4648      	mov	r0, r9
  409530:	461c      	mov	r4, r3
  409532:	4659      	mov	r1, fp
  409534:	2200      	movs	r2, #0
  409536:	880e      	ldrh	r6, [r1, #0]
  409538:	0c24      	lsrs	r4, r4, #16
  40953a:	fb05 4406 	mla	r4, r5, r6, r4
  40953e:	4422      	add	r2, r4
  409540:	b29b      	uxth	r3, r3
  409542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  409546:	f840 3b04 	str.w	r3, [r0], #4
  40954a:	f851 3b04 	ldr.w	r3, [r1], #4
  40954e:	6804      	ldr	r4, [r0, #0]
  409550:	0c1b      	lsrs	r3, r3, #16
  409552:	b2a6      	uxth	r6, r4
  409554:	fb05 6303 	mla	r3, r5, r3, r6
  409558:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40955c:	458e      	cmp	lr, r1
  40955e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409562:	d8e8      	bhi.n	409536 <__multiply+0xba>
  409564:	6003      	str	r3, [r0, #0]
  409566:	f10c 0c04 	add.w	ip, ip, #4
  40956a:	45e2      	cmp	sl, ip
  40956c:	f109 0904 	add.w	r9, r9, #4
  409570:	d8b7      	bhi.n	4094e2 <__multiply+0x66>
  409572:	f8dd a004 	ldr.w	sl, [sp, #4]
  409576:	f1b8 0f00 	cmp.w	r8, #0
  40957a:	dd0b      	ble.n	409594 <__multiply+0x118>
  40957c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  409580:	f1aa 0a04 	sub.w	sl, sl, #4
  409584:	b11b      	cbz	r3, 40958e <__multiply+0x112>
  409586:	e005      	b.n	409594 <__multiply+0x118>
  409588:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40958c:	b913      	cbnz	r3, 409594 <__multiply+0x118>
  40958e:	f1b8 0801 	subs.w	r8, r8, #1
  409592:	d1f9      	bne.n	409588 <__multiply+0x10c>
  409594:	9800      	ldr	r0, [sp, #0]
  409596:	f8c0 8010 	str.w	r8, [r0, #16]
  40959a:	b003      	add	sp, #12
  40959c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004095a0 <__pow5mult>:
  4095a0:	f012 0303 	ands.w	r3, r2, #3
  4095a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4095a8:	4614      	mov	r4, r2
  4095aa:	4607      	mov	r7, r0
  4095ac:	d12e      	bne.n	40960c <__pow5mult+0x6c>
  4095ae:	460d      	mov	r5, r1
  4095b0:	10a4      	asrs	r4, r4, #2
  4095b2:	d01c      	beq.n	4095ee <__pow5mult+0x4e>
  4095b4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4095b6:	b396      	cbz	r6, 40961e <__pow5mult+0x7e>
  4095b8:	07e3      	lsls	r3, r4, #31
  4095ba:	f04f 0800 	mov.w	r8, #0
  4095be:	d406      	bmi.n	4095ce <__pow5mult+0x2e>
  4095c0:	1064      	asrs	r4, r4, #1
  4095c2:	d014      	beq.n	4095ee <__pow5mult+0x4e>
  4095c4:	6830      	ldr	r0, [r6, #0]
  4095c6:	b1a8      	cbz	r0, 4095f4 <__pow5mult+0x54>
  4095c8:	4606      	mov	r6, r0
  4095ca:	07e3      	lsls	r3, r4, #31
  4095cc:	d5f8      	bpl.n	4095c0 <__pow5mult+0x20>
  4095ce:	4632      	mov	r2, r6
  4095d0:	4629      	mov	r1, r5
  4095d2:	4638      	mov	r0, r7
  4095d4:	f7ff ff52 	bl	40947c <__multiply>
  4095d8:	b1b5      	cbz	r5, 409608 <__pow5mult+0x68>
  4095da:	686a      	ldr	r2, [r5, #4]
  4095dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4095de:	1064      	asrs	r4, r4, #1
  4095e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4095e4:	6029      	str	r1, [r5, #0]
  4095e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4095ea:	4605      	mov	r5, r0
  4095ec:	d1ea      	bne.n	4095c4 <__pow5mult+0x24>
  4095ee:	4628      	mov	r0, r5
  4095f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095f4:	4632      	mov	r2, r6
  4095f6:	4631      	mov	r1, r6
  4095f8:	4638      	mov	r0, r7
  4095fa:	f7ff ff3f 	bl	40947c <__multiply>
  4095fe:	6030      	str	r0, [r6, #0]
  409600:	f8c0 8000 	str.w	r8, [r0]
  409604:	4606      	mov	r6, r0
  409606:	e7e0      	b.n	4095ca <__pow5mult+0x2a>
  409608:	4605      	mov	r5, r0
  40960a:	e7d9      	b.n	4095c0 <__pow5mult+0x20>
  40960c:	1e5a      	subs	r2, r3, #1
  40960e:	4d0b      	ldr	r5, [pc, #44]	; (40963c <__pow5mult+0x9c>)
  409610:	2300      	movs	r3, #0
  409612:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409616:	f7ff fe97 	bl	409348 <__multadd>
  40961a:	4605      	mov	r5, r0
  40961c:	e7c8      	b.n	4095b0 <__pow5mult+0x10>
  40961e:	2101      	movs	r1, #1
  409620:	4638      	mov	r0, r7
  409622:	f7ff fe61 	bl	4092e8 <_Balloc>
  409626:	f240 2171 	movw	r1, #625	; 0x271
  40962a:	2201      	movs	r2, #1
  40962c:	2300      	movs	r3, #0
  40962e:	6141      	str	r1, [r0, #20]
  409630:	6102      	str	r2, [r0, #16]
  409632:	4606      	mov	r6, r0
  409634:	64b8      	str	r0, [r7, #72]	; 0x48
  409636:	6003      	str	r3, [r0, #0]
  409638:	e7be      	b.n	4095b8 <__pow5mult+0x18>
  40963a:	bf00      	nop
  40963c:	0040a7b0 	.word	0x0040a7b0

00409640 <__lshift>:
  409640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409644:	4691      	mov	r9, r2
  409646:	690a      	ldr	r2, [r1, #16]
  409648:	688b      	ldr	r3, [r1, #8]
  40964a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40964e:	eb04 0802 	add.w	r8, r4, r2
  409652:	f108 0501 	add.w	r5, r8, #1
  409656:	429d      	cmp	r5, r3
  409658:	460e      	mov	r6, r1
  40965a:	4607      	mov	r7, r0
  40965c:	6849      	ldr	r1, [r1, #4]
  40965e:	dd04      	ble.n	40966a <__lshift+0x2a>
  409660:	005b      	lsls	r3, r3, #1
  409662:	429d      	cmp	r5, r3
  409664:	f101 0101 	add.w	r1, r1, #1
  409668:	dcfa      	bgt.n	409660 <__lshift+0x20>
  40966a:	4638      	mov	r0, r7
  40966c:	f7ff fe3c 	bl	4092e8 <_Balloc>
  409670:	2c00      	cmp	r4, #0
  409672:	f100 0314 	add.w	r3, r0, #20
  409676:	dd06      	ble.n	409686 <__lshift+0x46>
  409678:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40967c:	2100      	movs	r1, #0
  40967e:	f843 1b04 	str.w	r1, [r3], #4
  409682:	429a      	cmp	r2, r3
  409684:	d1fb      	bne.n	40967e <__lshift+0x3e>
  409686:	6934      	ldr	r4, [r6, #16]
  409688:	f106 0114 	add.w	r1, r6, #20
  40968c:	f019 091f 	ands.w	r9, r9, #31
  409690:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409694:	d01d      	beq.n	4096d2 <__lshift+0x92>
  409696:	f1c9 0c20 	rsb	ip, r9, #32
  40969a:	2200      	movs	r2, #0
  40969c:	680c      	ldr	r4, [r1, #0]
  40969e:	fa04 f409 	lsl.w	r4, r4, r9
  4096a2:	4314      	orrs	r4, r2
  4096a4:	f843 4b04 	str.w	r4, [r3], #4
  4096a8:	f851 2b04 	ldr.w	r2, [r1], #4
  4096ac:	458e      	cmp	lr, r1
  4096ae:	fa22 f20c 	lsr.w	r2, r2, ip
  4096b2:	d8f3      	bhi.n	40969c <__lshift+0x5c>
  4096b4:	601a      	str	r2, [r3, #0]
  4096b6:	b10a      	cbz	r2, 4096bc <__lshift+0x7c>
  4096b8:	f108 0502 	add.w	r5, r8, #2
  4096bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4096be:	6872      	ldr	r2, [r6, #4]
  4096c0:	3d01      	subs	r5, #1
  4096c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4096c6:	6105      	str	r5, [r0, #16]
  4096c8:	6031      	str	r1, [r6, #0]
  4096ca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4096ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4096d2:	3b04      	subs	r3, #4
  4096d4:	f851 2b04 	ldr.w	r2, [r1], #4
  4096d8:	f843 2f04 	str.w	r2, [r3, #4]!
  4096dc:	458e      	cmp	lr, r1
  4096de:	d8f9      	bhi.n	4096d4 <__lshift+0x94>
  4096e0:	e7ec      	b.n	4096bc <__lshift+0x7c>
  4096e2:	bf00      	nop

004096e4 <__mcmp>:
  4096e4:	b430      	push	{r4, r5}
  4096e6:	690b      	ldr	r3, [r1, #16]
  4096e8:	4605      	mov	r5, r0
  4096ea:	6900      	ldr	r0, [r0, #16]
  4096ec:	1ac0      	subs	r0, r0, r3
  4096ee:	d10f      	bne.n	409710 <__mcmp+0x2c>
  4096f0:	009b      	lsls	r3, r3, #2
  4096f2:	3514      	adds	r5, #20
  4096f4:	3114      	adds	r1, #20
  4096f6:	4419      	add	r1, r3
  4096f8:	442b      	add	r3, r5
  4096fa:	e001      	b.n	409700 <__mcmp+0x1c>
  4096fc:	429d      	cmp	r5, r3
  4096fe:	d207      	bcs.n	409710 <__mcmp+0x2c>
  409700:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  409704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  409708:	4294      	cmp	r4, r2
  40970a:	d0f7      	beq.n	4096fc <__mcmp+0x18>
  40970c:	d302      	bcc.n	409714 <__mcmp+0x30>
  40970e:	2001      	movs	r0, #1
  409710:	bc30      	pop	{r4, r5}
  409712:	4770      	bx	lr
  409714:	f04f 30ff 	mov.w	r0, #4294967295
  409718:	e7fa      	b.n	409710 <__mcmp+0x2c>
  40971a:	bf00      	nop

0040971c <__mdiff>:
  40971c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409720:	690f      	ldr	r7, [r1, #16]
  409722:	460e      	mov	r6, r1
  409724:	6911      	ldr	r1, [r2, #16]
  409726:	1a7f      	subs	r7, r7, r1
  409728:	2f00      	cmp	r7, #0
  40972a:	4690      	mov	r8, r2
  40972c:	d117      	bne.n	40975e <__mdiff+0x42>
  40972e:	0089      	lsls	r1, r1, #2
  409730:	f106 0514 	add.w	r5, r6, #20
  409734:	f102 0e14 	add.w	lr, r2, #20
  409738:	186b      	adds	r3, r5, r1
  40973a:	4471      	add	r1, lr
  40973c:	e001      	b.n	409742 <__mdiff+0x26>
  40973e:	429d      	cmp	r5, r3
  409740:	d25c      	bcs.n	4097fc <__mdiff+0xe0>
  409742:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409746:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40974a:	42a2      	cmp	r2, r4
  40974c:	d0f7      	beq.n	40973e <__mdiff+0x22>
  40974e:	d25e      	bcs.n	40980e <__mdiff+0xf2>
  409750:	4633      	mov	r3, r6
  409752:	462c      	mov	r4, r5
  409754:	4646      	mov	r6, r8
  409756:	4675      	mov	r5, lr
  409758:	4698      	mov	r8, r3
  40975a:	2701      	movs	r7, #1
  40975c:	e005      	b.n	40976a <__mdiff+0x4e>
  40975e:	db58      	blt.n	409812 <__mdiff+0xf6>
  409760:	f106 0514 	add.w	r5, r6, #20
  409764:	f108 0414 	add.w	r4, r8, #20
  409768:	2700      	movs	r7, #0
  40976a:	6871      	ldr	r1, [r6, #4]
  40976c:	f7ff fdbc 	bl	4092e8 <_Balloc>
  409770:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409774:	6936      	ldr	r6, [r6, #16]
  409776:	60c7      	str	r7, [r0, #12]
  409778:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40977c:	46a6      	mov	lr, r4
  40977e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  409782:	f100 0414 	add.w	r4, r0, #20
  409786:	2300      	movs	r3, #0
  409788:	f85e 1b04 	ldr.w	r1, [lr], #4
  40978c:	f855 8b04 	ldr.w	r8, [r5], #4
  409790:	b28a      	uxth	r2, r1
  409792:	fa13 f388 	uxtah	r3, r3, r8
  409796:	0c09      	lsrs	r1, r1, #16
  409798:	1a9a      	subs	r2, r3, r2
  40979a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40979e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4097a2:	b292      	uxth	r2, r2
  4097a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4097a8:	45f4      	cmp	ip, lr
  4097aa:	f844 2b04 	str.w	r2, [r4], #4
  4097ae:	ea4f 4323 	mov.w	r3, r3, asr #16
  4097b2:	d8e9      	bhi.n	409788 <__mdiff+0x6c>
  4097b4:	42af      	cmp	r7, r5
  4097b6:	d917      	bls.n	4097e8 <__mdiff+0xcc>
  4097b8:	46a4      	mov	ip, r4
  4097ba:	46ae      	mov	lr, r5
  4097bc:	f85e 2b04 	ldr.w	r2, [lr], #4
  4097c0:	fa13 f382 	uxtah	r3, r3, r2
  4097c4:	1419      	asrs	r1, r3, #16
  4097c6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4097ca:	b29b      	uxth	r3, r3
  4097cc:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4097d0:	4577      	cmp	r7, lr
  4097d2:	f84c 2b04 	str.w	r2, [ip], #4
  4097d6:	ea4f 4321 	mov.w	r3, r1, asr #16
  4097da:	d8ef      	bhi.n	4097bc <__mdiff+0xa0>
  4097dc:	43ed      	mvns	r5, r5
  4097de:	442f      	add	r7, r5
  4097e0:	f027 0703 	bic.w	r7, r7, #3
  4097e4:	3704      	adds	r7, #4
  4097e6:	443c      	add	r4, r7
  4097e8:	3c04      	subs	r4, #4
  4097ea:	b922      	cbnz	r2, 4097f6 <__mdiff+0xda>
  4097ec:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4097f0:	3e01      	subs	r6, #1
  4097f2:	2b00      	cmp	r3, #0
  4097f4:	d0fa      	beq.n	4097ec <__mdiff+0xd0>
  4097f6:	6106      	str	r6, [r0, #16]
  4097f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4097fc:	2100      	movs	r1, #0
  4097fe:	f7ff fd73 	bl	4092e8 <_Balloc>
  409802:	2201      	movs	r2, #1
  409804:	2300      	movs	r3, #0
  409806:	6102      	str	r2, [r0, #16]
  409808:	6143      	str	r3, [r0, #20]
  40980a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40980e:	4674      	mov	r4, lr
  409810:	e7ab      	b.n	40976a <__mdiff+0x4e>
  409812:	4633      	mov	r3, r6
  409814:	f106 0414 	add.w	r4, r6, #20
  409818:	f102 0514 	add.w	r5, r2, #20
  40981c:	4616      	mov	r6, r2
  40981e:	2701      	movs	r7, #1
  409820:	4698      	mov	r8, r3
  409822:	e7a2      	b.n	40976a <__mdiff+0x4e>

00409824 <__d2b>:
  409824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409828:	b082      	sub	sp, #8
  40982a:	2101      	movs	r1, #1
  40982c:	461c      	mov	r4, r3
  40982e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409832:	4615      	mov	r5, r2
  409834:	9e08      	ldr	r6, [sp, #32]
  409836:	f7ff fd57 	bl	4092e8 <_Balloc>
  40983a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40983e:	4680      	mov	r8, r0
  409840:	b10f      	cbz	r7, 409846 <__d2b+0x22>
  409842:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409846:	9401      	str	r4, [sp, #4]
  409848:	b31d      	cbz	r5, 409892 <__d2b+0x6e>
  40984a:	a802      	add	r0, sp, #8
  40984c:	f840 5d08 	str.w	r5, [r0, #-8]!
  409850:	f7ff fdda 	bl	409408 <__lo0bits>
  409854:	2800      	cmp	r0, #0
  409856:	d134      	bne.n	4098c2 <__d2b+0x9e>
  409858:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40985c:	f8c8 2014 	str.w	r2, [r8, #20]
  409860:	2b00      	cmp	r3, #0
  409862:	bf0c      	ite	eq
  409864:	2101      	moveq	r1, #1
  409866:	2102      	movne	r1, #2
  409868:	f8c8 3018 	str.w	r3, [r8, #24]
  40986c:	f8c8 1010 	str.w	r1, [r8, #16]
  409870:	b9df      	cbnz	r7, 4098aa <__d2b+0x86>
  409872:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  409876:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40987a:	6030      	str	r0, [r6, #0]
  40987c:	6918      	ldr	r0, [r3, #16]
  40987e:	f7ff fda3 	bl	4093c8 <__hi0bits>
  409882:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409884:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  409888:	6018      	str	r0, [r3, #0]
  40988a:	4640      	mov	r0, r8
  40988c:	b002      	add	sp, #8
  40988e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409892:	a801      	add	r0, sp, #4
  409894:	f7ff fdb8 	bl	409408 <__lo0bits>
  409898:	9b01      	ldr	r3, [sp, #4]
  40989a:	f8c8 3014 	str.w	r3, [r8, #20]
  40989e:	2101      	movs	r1, #1
  4098a0:	3020      	adds	r0, #32
  4098a2:	f8c8 1010 	str.w	r1, [r8, #16]
  4098a6:	2f00      	cmp	r7, #0
  4098a8:	d0e3      	beq.n	409872 <__d2b+0x4e>
  4098aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4098ac:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4098b0:	4407      	add	r7, r0
  4098b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4098b6:	6037      	str	r7, [r6, #0]
  4098b8:	6018      	str	r0, [r3, #0]
  4098ba:	4640      	mov	r0, r8
  4098bc:	b002      	add	sp, #8
  4098be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4098c2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4098c6:	f1c0 0220 	rsb	r2, r0, #32
  4098ca:	fa03 f202 	lsl.w	r2, r3, r2
  4098ce:	430a      	orrs	r2, r1
  4098d0:	40c3      	lsrs	r3, r0
  4098d2:	9301      	str	r3, [sp, #4]
  4098d4:	f8c8 2014 	str.w	r2, [r8, #20]
  4098d8:	e7c2      	b.n	409860 <__d2b+0x3c>
  4098da:	bf00      	nop

004098dc <_realloc_r>:
  4098dc:	2900      	cmp	r1, #0
  4098de:	f000 8095 	beq.w	409a0c <_realloc_r+0x130>
  4098e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4098e6:	460d      	mov	r5, r1
  4098e8:	4616      	mov	r6, r2
  4098ea:	b083      	sub	sp, #12
  4098ec:	4680      	mov	r8, r0
  4098ee:	f106 070b 	add.w	r7, r6, #11
  4098f2:	f7fb fb87 	bl	405004 <__malloc_lock>
  4098f6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4098fa:	2f16      	cmp	r7, #22
  4098fc:	f02e 0403 	bic.w	r4, lr, #3
  409900:	f1a5 0908 	sub.w	r9, r5, #8
  409904:	d83c      	bhi.n	409980 <_realloc_r+0xa4>
  409906:	2210      	movs	r2, #16
  409908:	4617      	mov	r7, r2
  40990a:	42be      	cmp	r6, r7
  40990c:	d83d      	bhi.n	40998a <_realloc_r+0xae>
  40990e:	4294      	cmp	r4, r2
  409910:	da43      	bge.n	40999a <_realloc_r+0xbe>
  409912:	4bc4      	ldr	r3, [pc, #784]	; (409c24 <_realloc_r+0x348>)
  409914:	6899      	ldr	r1, [r3, #8]
  409916:	eb09 0004 	add.w	r0, r9, r4
  40991a:	4288      	cmp	r0, r1
  40991c:	f000 80b4 	beq.w	409a88 <_realloc_r+0x1ac>
  409920:	6843      	ldr	r3, [r0, #4]
  409922:	f023 0101 	bic.w	r1, r3, #1
  409926:	4401      	add	r1, r0
  409928:	6849      	ldr	r1, [r1, #4]
  40992a:	07c9      	lsls	r1, r1, #31
  40992c:	d54c      	bpl.n	4099c8 <_realloc_r+0xec>
  40992e:	f01e 0f01 	tst.w	lr, #1
  409932:	f000 809b 	beq.w	409a6c <_realloc_r+0x190>
  409936:	4631      	mov	r1, r6
  409938:	4640      	mov	r0, r8
  40993a:	f7fa ffcb 	bl	4048d4 <_malloc_r>
  40993e:	4606      	mov	r6, r0
  409940:	2800      	cmp	r0, #0
  409942:	d03a      	beq.n	4099ba <_realloc_r+0xde>
  409944:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409948:	f023 0301 	bic.w	r3, r3, #1
  40994c:	444b      	add	r3, r9
  40994e:	f1a0 0208 	sub.w	r2, r0, #8
  409952:	429a      	cmp	r2, r3
  409954:	f000 8121 	beq.w	409b9a <_realloc_r+0x2be>
  409958:	1f22      	subs	r2, r4, #4
  40995a:	2a24      	cmp	r2, #36	; 0x24
  40995c:	f200 8107 	bhi.w	409b6e <_realloc_r+0x292>
  409960:	2a13      	cmp	r2, #19
  409962:	f200 80db 	bhi.w	409b1c <_realloc_r+0x240>
  409966:	4603      	mov	r3, r0
  409968:	462a      	mov	r2, r5
  40996a:	6811      	ldr	r1, [r2, #0]
  40996c:	6019      	str	r1, [r3, #0]
  40996e:	6851      	ldr	r1, [r2, #4]
  409970:	6059      	str	r1, [r3, #4]
  409972:	6892      	ldr	r2, [r2, #8]
  409974:	609a      	str	r2, [r3, #8]
  409976:	4629      	mov	r1, r5
  409978:	4640      	mov	r0, r8
  40997a:	f7ff f8c1 	bl	408b00 <_free_r>
  40997e:	e01c      	b.n	4099ba <_realloc_r+0xde>
  409980:	f027 0707 	bic.w	r7, r7, #7
  409984:	2f00      	cmp	r7, #0
  409986:	463a      	mov	r2, r7
  409988:	dabf      	bge.n	40990a <_realloc_r+0x2e>
  40998a:	2600      	movs	r6, #0
  40998c:	230c      	movs	r3, #12
  40998e:	4630      	mov	r0, r6
  409990:	f8c8 3000 	str.w	r3, [r8]
  409994:	b003      	add	sp, #12
  409996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40999a:	462e      	mov	r6, r5
  40999c:	1be3      	subs	r3, r4, r7
  40999e:	2b0f      	cmp	r3, #15
  4099a0:	d81e      	bhi.n	4099e0 <_realloc_r+0x104>
  4099a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4099a6:	f003 0301 	and.w	r3, r3, #1
  4099aa:	4323      	orrs	r3, r4
  4099ac:	444c      	add	r4, r9
  4099ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4099b2:	6863      	ldr	r3, [r4, #4]
  4099b4:	f043 0301 	orr.w	r3, r3, #1
  4099b8:	6063      	str	r3, [r4, #4]
  4099ba:	4640      	mov	r0, r8
  4099bc:	f7fb fb28 	bl	405010 <__malloc_unlock>
  4099c0:	4630      	mov	r0, r6
  4099c2:	b003      	add	sp, #12
  4099c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4099c8:	f023 0303 	bic.w	r3, r3, #3
  4099cc:	18e1      	adds	r1, r4, r3
  4099ce:	4291      	cmp	r1, r2
  4099d0:	db1f      	blt.n	409a12 <_realloc_r+0x136>
  4099d2:	68c3      	ldr	r3, [r0, #12]
  4099d4:	6882      	ldr	r2, [r0, #8]
  4099d6:	462e      	mov	r6, r5
  4099d8:	60d3      	str	r3, [r2, #12]
  4099da:	460c      	mov	r4, r1
  4099dc:	609a      	str	r2, [r3, #8]
  4099de:	e7dd      	b.n	40999c <_realloc_r+0xc0>
  4099e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4099e4:	eb09 0107 	add.w	r1, r9, r7
  4099e8:	f002 0201 	and.w	r2, r2, #1
  4099ec:	444c      	add	r4, r9
  4099ee:	f043 0301 	orr.w	r3, r3, #1
  4099f2:	4317      	orrs	r7, r2
  4099f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4099f8:	604b      	str	r3, [r1, #4]
  4099fa:	6863      	ldr	r3, [r4, #4]
  4099fc:	f043 0301 	orr.w	r3, r3, #1
  409a00:	3108      	adds	r1, #8
  409a02:	6063      	str	r3, [r4, #4]
  409a04:	4640      	mov	r0, r8
  409a06:	f7ff f87b 	bl	408b00 <_free_r>
  409a0a:	e7d6      	b.n	4099ba <_realloc_r+0xde>
  409a0c:	4611      	mov	r1, r2
  409a0e:	f7fa bf61 	b.w	4048d4 <_malloc_r>
  409a12:	f01e 0f01 	tst.w	lr, #1
  409a16:	d18e      	bne.n	409936 <_realloc_r+0x5a>
  409a18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409a1c:	eba9 0a01 	sub.w	sl, r9, r1
  409a20:	f8da 1004 	ldr.w	r1, [sl, #4]
  409a24:	f021 0103 	bic.w	r1, r1, #3
  409a28:	440b      	add	r3, r1
  409a2a:	4423      	add	r3, r4
  409a2c:	4293      	cmp	r3, r2
  409a2e:	db25      	blt.n	409a7c <_realloc_r+0x1a0>
  409a30:	68c2      	ldr	r2, [r0, #12]
  409a32:	6881      	ldr	r1, [r0, #8]
  409a34:	4656      	mov	r6, sl
  409a36:	60ca      	str	r2, [r1, #12]
  409a38:	6091      	str	r1, [r2, #8]
  409a3a:	f8da 100c 	ldr.w	r1, [sl, #12]
  409a3e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409a42:	1f22      	subs	r2, r4, #4
  409a44:	2a24      	cmp	r2, #36	; 0x24
  409a46:	60c1      	str	r1, [r0, #12]
  409a48:	6088      	str	r0, [r1, #8]
  409a4a:	f200 8094 	bhi.w	409b76 <_realloc_r+0x29a>
  409a4e:	2a13      	cmp	r2, #19
  409a50:	d96f      	bls.n	409b32 <_realloc_r+0x256>
  409a52:	6829      	ldr	r1, [r5, #0]
  409a54:	f8ca 1008 	str.w	r1, [sl, #8]
  409a58:	6869      	ldr	r1, [r5, #4]
  409a5a:	f8ca 100c 	str.w	r1, [sl, #12]
  409a5e:	2a1b      	cmp	r2, #27
  409a60:	f200 80a2 	bhi.w	409ba8 <_realloc_r+0x2cc>
  409a64:	3508      	adds	r5, #8
  409a66:	f10a 0210 	add.w	r2, sl, #16
  409a6a:	e063      	b.n	409b34 <_realloc_r+0x258>
  409a6c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  409a70:	eba9 0a03 	sub.w	sl, r9, r3
  409a74:	f8da 1004 	ldr.w	r1, [sl, #4]
  409a78:	f021 0103 	bic.w	r1, r1, #3
  409a7c:	1863      	adds	r3, r4, r1
  409a7e:	4293      	cmp	r3, r2
  409a80:	f6ff af59 	blt.w	409936 <_realloc_r+0x5a>
  409a84:	4656      	mov	r6, sl
  409a86:	e7d8      	b.n	409a3a <_realloc_r+0x15e>
  409a88:	6841      	ldr	r1, [r0, #4]
  409a8a:	f021 0b03 	bic.w	fp, r1, #3
  409a8e:	44a3      	add	fp, r4
  409a90:	f107 0010 	add.w	r0, r7, #16
  409a94:	4583      	cmp	fp, r0
  409a96:	da56      	bge.n	409b46 <_realloc_r+0x26a>
  409a98:	f01e 0f01 	tst.w	lr, #1
  409a9c:	f47f af4b 	bne.w	409936 <_realloc_r+0x5a>
  409aa0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409aa4:	eba9 0a01 	sub.w	sl, r9, r1
  409aa8:	f8da 1004 	ldr.w	r1, [sl, #4]
  409aac:	f021 0103 	bic.w	r1, r1, #3
  409ab0:	448b      	add	fp, r1
  409ab2:	4558      	cmp	r0, fp
  409ab4:	dce2      	bgt.n	409a7c <_realloc_r+0x1a0>
  409ab6:	4656      	mov	r6, sl
  409ab8:	f8da 100c 	ldr.w	r1, [sl, #12]
  409abc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409ac0:	1f22      	subs	r2, r4, #4
  409ac2:	2a24      	cmp	r2, #36	; 0x24
  409ac4:	60c1      	str	r1, [r0, #12]
  409ac6:	6088      	str	r0, [r1, #8]
  409ac8:	f200 808f 	bhi.w	409bea <_realloc_r+0x30e>
  409acc:	2a13      	cmp	r2, #19
  409ace:	f240 808a 	bls.w	409be6 <_realloc_r+0x30a>
  409ad2:	6829      	ldr	r1, [r5, #0]
  409ad4:	f8ca 1008 	str.w	r1, [sl, #8]
  409ad8:	6869      	ldr	r1, [r5, #4]
  409ada:	f8ca 100c 	str.w	r1, [sl, #12]
  409ade:	2a1b      	cmp	r2, #27
  409ae0:	f200 808a 	bhi.w	409bf8 <_realloc_r+0x31c>
  409ae4:	3508      	adds	r5, #8
  409ae6:	f10a 0210 	add.w	r2, sl, #16
  409aea:	6829      	ldr	r1, [r5, #0]
  409aec:	6011      	str	r1, [r2, #0]
  409aee:	6869      	ldr	r1, [r5, #4]
  409af0:	6051      	str	r1, [r2, #4]
  409af2:	68a9      	ldr	r1, [r5, #8]
  409af4:	6091      	str	r1, [r2, #8]
  409af6:	eb0a 0107 	add.w	r1, sl, r7
  409afa:	ebab 0207 	sub.w	r2, fp, r7
  409afe:	f042 0201 	orr.w	r2, r2, #1
  409b02:	6099      	str	r1, [r3, #8]
  409b04:	604a      	str	r2, [r1, #4]
  409b06:	f8da 3004 	ldr.w	r3, [sl, #4]
  409b0a:	f003 0301 	and.w	r3, r3, #1
  409b0e:	431f      	orrs	r7, r3
  409b10:	4640      	mov	r0, r8
  409b12:	f8ca 7004 	str.w	r7, [sl, #4]
  409b16:	f7fb fa7b 	bl	405010 <__malloc_unlock>
  409b1a:	e751      	b.n	4099c0 <_realloc_r+0xe4>
  409b1c:	682b      	ldr	r3, [r5, #0]
  409b1e:	6003      	str	r3, [r0, #0]
  409b20:	686b      	ldr	r3, [r5, #4]
  409b22:	6043      	str	r3, [r0, #4]
  409b24:	2a1b      	cmp	r2, #27
  409b26:	d82d      	bhi.n	409b84 <_realloc_r+0x2a8>
  409b28:	f100 0308 	add.w	r3, r0, #8
  409b2c:	f105 0208 	add.w	r2, r5, #8
  409b30:	e71b      	b.n	40996a <_realloc_r+0x8e>
  409b32:	4632      	mov	r2, r6
  409b34:	6829      	ldr	r1, [r5, #0]
  409b36:	6011      	str	r1, [r2, #0]
  409b38:	6869      	ldr	r1, [r5, #4]
  409b3a:	6051      	str	r1, [r2, #4]
  409b3c:	68a9      	ldr	r1, [r5, #8]
  409b3e:	6091      	str	r1, [r2, #8]
  409b40:	461c      	mov	r4, r3
  409b42:	46d1      	mov	r9, sl
  409b44:	e72a      	b.n	40999c <_realloc_r+0xc0>
  409b46:	eb09 0107 	add.w	r1, r9, r7
  409b4a:	ebab 0b07 	sub.w	fp, fp, r7
  409b4e:	f04b 0201 	orr.w	r2, fp, #1
  409b52:	6099      	str	r1, [r3, #8]
  409b54:	604a      	str	r2, [r1, #4]
  409b56:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409b5a:	f003 0301 	and.w	r3, r3, #1
  409b5e:	431f      	orrs	r7, r3
  409b60:	4640      	mov	r0, r8
  409b62:	f845 7c04 	str.w	r7, [r5, #-4]
  409b66:	f7fb fa53 	bl	405010 <__malloc_unlock>
  409b6a:	462e      	mov	r6, r5
  409b6c:	e728      	b.n	4099c0 <_realloc_r+0xe4>
  409b6e:	4629      	mov	r1, r5
  409b70:	f7ff fb56 	bl	409220 <memmove>
  409b74:	e6ff      	b.n	409976 <_realloc_r+0x9a>
  409b76:	4629      	mov	r1, r5
  409b78:	4630      	mov	r0, r6
  409b7a:	461c      	mov	r4, r3
  409b7c:	46d1      	mov	r9, sl
  409b7e:	f7ff fb4f 	bl	409220 <memmove>
  409b82:	e70b      	b.n	40999c <_realloc_r+0xc0>
  409b84:	68ab      	ldr	r3, [r5, #8]
  409b86:	6083      	str	r3, [r0, #8]
  409b88:	68eb      	ldr	r3, [r5, #12]
  409b8a:	60c3      	str	r3, [r0, #12]
  409b8c:	2a24      	cmp	r2, #36	; 0x24
  409b8e:	d017      	beq.n	409bc0 <_realloc_r+0x2e4>
  409b90:	f100 0310 	add.w	r3, r0, #16
  409b94:	f105 0210 	add.w	r2, r5, #16
  409b98:	e6e7      	b.n	40996a <_realloc_r+0x8e>
  409b9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  409b9e:	f023 0303 	bic.w	r3, r3, #3
  409ba2:	441c      	add	r4, r3
  409ba4:	462e      	mov	r6, r5
  409ba6:	e6f9      	b.n	40999c <_realloc_r+0xc0>
  409ba8:	68a9      	ldr	r1, [r5, #8]
  409baa:	f8ca 1010 	str.w	r1, [sl, #16]
  409bae:	68e9      	ldr	r1, [r5, #12]
  409bb0:	f8ca 1014 	str.w	r1, [sl, #20]
  409bb4:	2a24      	cmp	r2, #36	; 0x24
  409bb6:	d00c      	beq.n	409bd2 <_realloc_r+0x2f6>
  409bb8:	3510      	adds	r5, #16
  409bba:	f10a 0218 	add.w	r2, sl, #24
  409bbe:	e7b9      	b.n	409b34 <_realloc_r+0x258>
  409bc0:	692b      	ldr	r3, [r5, #16]
  409bc2:	6103      	str	r3, [r0, #16]
  409bc4:	696b      	ldr	r3, [r5, #20]
  409bc6:	6143      	str	r3, [r0, #20]
  409bc8:	f105 0218 	add.w	r2, r5, #24
  409bcc:	f100 0318 	add.w	r3, r0, #24
  409bd0:	e6cb      	b.n	40996a <_realloc_r+0x8e>
  409bd2:	692a      	ldr	r2, [r5, #16]
  409bd4:	f8ca 2018 	str.w	r2, [sl, #24]
  409bd8:	696a      	ldr	r2, [r5, #20]
  409bda:	f8ca 201c 	str.w	r2, [sl, #28]
  409bde:	3518      	adds	r5, #24
  409be0:	f10a 0220 	add.w	r2, sl, #32
  409be4:	e7a6      	b.n	409b34 <_realloc_r+0x258>
  409be6:	4632      	mov	r2, r6
  409be8:	e77f      	b.n	409aea <_realloc_r+0x20e>
  409bea:	4629      	mov	r1, r5
  409bec:	4630      	mov	r0, r6
  409bee:	9301      	str	r3, [sp, #4]
  409bf0:	f7ff fb16 	bl	409220 <memmove>
  409bf4:	9b01      	ldr	r3, [sp, #4]
  409bf6:	e77e      	b.n	409af6 <_realloc_r+0x21a>
  409bf8:	68a9      	ldr	r1, [r5, #8]
  409bfa:	f8ca 1010 	str.w	r1, [sl, #16]
  409bfe:	68e9      	ldr	r1, [r5, #12]
  409c00:	f8ca 1014 	str.w	r1, [sl, #20]
  409c04:	2a24      	cmp	r2, #36	; 0x24
  409c06:	d003      	beq.n	409c10 <_realloc_r+0x334>
  409c08:	3510      	adds	r5, #16
  409c0a:	f10a 0218 	add.w	r2, sl, #24
  409c0e:	e76c      	b.n	409aea <_realloc_r+0x20e>
  409c10:	692a      	ldr	r2, [r5, #16]
  409c12:	f8ca 2018 	str.w	r2, [sl, #24]
  409c16:	696a      	ldr	r2, [r5, #20]
  409c18:	f8ca 201c 	str.w	r2, [sl, #28]
  409c1c:	3518      	adds	r5, #24
  409c1e:	f10a 0220 	add.w	r2, sl, #32
  409c22:	e762      	b.n	409aea <_realloc_r+0x20e>
  409c24:	20400590 	.word	0x20400590

00409c28 <__sread>:
  409c28:	b510      	push	{r4, lr}
  409c2a:	460c      	mov	r4, r1
  409c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409c30:	f000 faa4 	bl	40a17c <_read_r>
  409c34:	2800      	cmp	r0, #0
  409c36:	db03      	blt.n	409c40 <__sread+0x18>
  409c38:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409c3a:	4403      	add	r3, r0
  409c3c:	6523      	str	r3, [r4, #80]	; 0x50
  409c3e:	bd10      	pop	{r4, pc}
  409c40:	89a3      	ldrh	r3, [r4, #12]
  409c42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409c46:	81a3      	strh	r3, [r4, #12]
  409c48:	bd10      	pop	{r4, pc}
  409c4a:	bf00      	nop

00409c4c <__swrite>:
  409c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409c50:	4616      	mov	r6, r2
  409c52:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409c56:	461f      	mov	r7, r3
  409c58:	05d3      	lsls	r3, r2, #23
  409c5a:	460c      	mov	r4, r1
  409c5c:	4605      	mov	r5, r0
  409c5e:	d507      	bpl.n	409c70 <__swrite+0x24>
  409c60:	2200      	movs	r2, #0
  409c62:	2302      	movs	r3, #2
  409c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409c68:	f000 fa72 	bl	40a150 <_lseek_r>
  409c6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409c74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409c78:	81a2      	strh	r2, [r4, #12]
  409c7a:	463b      	mov	r3, r7
  409c7c:	4632      	mov	r2, r6
  409c7e:	4628      	mov	r0, r5
  409c80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409c84:	f000 b922 	b.w	409ecc <_write_r>

00409c88 <__sseek>:
  409c88:	b510      	push	{r4, lr}
  409c8a:	460c      	mov	r4, r1
  409c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409c90:	f000 fa5e 	bl	40a150 <_lseek_r>
  409c94:	89a3      	ldrh	r3, [r4, #12]
  409c96:	1c42      	adds	r2, r0, #1
  409c98:	bf0e      	itee	eq
  409c9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409c9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409ca2:	6520      	strne	r0, [r4, #80]	; 0x50
  409ca4:	81a3      	strh	r3, [r4, #12]
  409ca6:	bd10      	pop	{r4, pc}

00409ca8 <__sclose>:
  409ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409cac:	f000 b9b6 	b.w	40a01c <_close_r>

00409cb0 <__ssprint_r>:
  409cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409cb4:	6893      	ldr	r3, [r2, #8]
  409cb6:	b083      	sub	sp, #12
  409cb8:	4690      	mov	r8, r2
  409cba:	2b00      	cmp	r3, #0
  409cbc:	d070      	beq.n	409da0 <__ssprint_r+0xf0>
  409cbe:	4682      	mov	sl, r0
  409cc0:	460c      	mov	r4, r1
  409cc2:	6817      	ldr	r7, [r2, #0]
  409cc4:	688d      	ldr	r5, [r1, #8]
  409cc6:	6808      	ldr	r0, [r1, #0]
  409cc8:	e042      	b.n	409d50 <__ssprint_r+0xa0>
  409cca:	89a3      	ldrh	r3, [r4, #12]
  409ccc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409cd0:	d02e      	beq.n	409d30 <__ssprint_r+0x80>
  409cd2:	6965      	ldr	r5, [r4, #20]
  409cd4:	6921      	ldr	r1, [r4, #16]
  409cd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  409cda:	eba0 0b01 	sub.w	fp, r0, r1
  409cde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  409ce2:	f10b 0001 	add.w	r0, fp, #1
  409ce6:	106d      	asrs	r5, r5, #1
  409ce8:	4430      	add	r0, r6
  409cea:	42a8      	cmp	r0, r5
  409cec:	462a      	mov	r2, r5
  409cee:	bf84      	itt	hi
  409cf0:	4605      	movhi	r5, r0
  409cf2:	462a      	movhi	r2, r5
  409cf4:	055b      	lsls	r3, r3, #21
  409cf6:	d538      	bpl.n	409d6a <__ssprint_r+0xba>
  409cf8:	4611      	mov	r1, r2
  409cfa:	4650      	mov	r0, sl
  409cfc:	f7fa fdea 	bl	4048d4 <_malloc_r>
  409d00:	2800      	cmp	r0, #0
  409d02:	d03c      	beq.n	409d7e <__ssprint_r+0xce>
  409d04:	465a      	mov	r2, fp
  409d06:	6921      	ldr	r1, [r4, #16]
  409d08:	9001      	str	r0, [sp, #4]
  409d0a:	f7fb f893 	bl	404e34 <memcpy>
  409d0e:	89a2      	ldrh	r2, [r4, #12]
  409d10:	9b01      	ldr	r3, [sp, #4]
  409d12:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409d16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409d1a:	81a2      	strh	r2, [r4, #12]
  409d1c:	eba5 020b 	sub.w	r2, r5, fp
  409d20:	eb03 000b 	add.w	r0, r3, fp
  409d24:	6165      	str	r5, [r4, #20]
  409d26:	6123      	str	r3, [r4, #16]
  409d28:	6020      	str	r0, [r4, #0]
  409d2a:	60a2      	str	r2, [r4, #8]
  409d2c:	4635      	mov	r5, r6
  409d2e:	46b3      	mov	fp, r6
  409d30:	465a      	mov	r2, fp
  409d32:	4649      	mov	r1, r9
  409d34:	f7ff fa74 	bl	409220 <memmove>
  409d38:	f8d8 3008 	ldr.w	r3, [r8, #8]
  409d3c:	68a2      	ldr	r2, [r4, #8]
  409d3e:	6820      	ldr	r0, [r4, #0]
  409d40:	1b55      	subs	r5, r2, r5
  409d42:	4458      	add	r0, fp
  409d44:	1b9e      	subs	r6, r3, r6
  409d46:	60a5      	str	r5, [r4, #8]
  409d48:	6020      	str	r0, [r4, #0]
  409d4a:	f8c8 6008 	str.w	r6, [r8, #8]
  409d4e:	b33e      	cbz	r6, 409da0 <__ssprint_r+0xf0>
  409d50:	687e      	ldr	r6, [r7, #4]
  409d52:	463b      	mov	r3, r7
  409d54:	3708      	adds	r7, #8
  409d56:	2e00      	cmp	r6, #0
  409d58:	d0fa      	beq.n	409d50 <__ssprint_r+0xa0>
  409d5a:	42ae      	cmp	r6, r5
  409d5c:	f8d3 9000 	ldr.w	r9, [r3]
  409d60:	46ab      	mov	fp, r5
  409d62:	d2b2      	bcs.n	409cca <__ssprint_r+0x1a>
  409d64:	4635      	mov	r5, r6
  409d66:	46b3      	mov	fp, r6
  409d68:	e7e2      	b.n	409d30 <__ssprint_r+0x80>
  409d6a:	4650      	mov	r0, sl
  409d6c:	f7ff fdb6 	bl	4098dc <_realloc_r>
  409d70:	4603      	mov	r3, r0
  409d72:	2800      	cmp	r0, #0
  409d74:	d1d2      	bne.n	409d1c <__ssprint_r+0x6c>
  409d76:	6921      	ldr	r1, [r4, #16]
  409d78:	4650      	mov	r0, sl
  409d7a:	f7fe fec1 	bl	408b00 <_free_r>
  409d7e:	230c      	movs	r3, #12
  409d80:	f8ca 3000 	str.w	r3, [sl]
  409d84:	89a3      	ldrh	r3, [r4, #12]
  409d86:	2200      	movs	r2, #0
  409d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409d8c:	f04f 30ff 	mov.w	r0, #4294967295
  409d90:	81a3      	strh	r3, [r4, #12]
  409d92:	f8c8 2008 	str.w	r2, [r8, #8]
  409d96:	f8c8 2004 	str.w	r2, [r8, #4]
  409d9a:	b003      	add	sp, #12
  409d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409da0:	2000      	movs	r0, #0
  409da2:	f8c8 0004 	str.w	r0, [r8, #4]
  409da6:	b003      	add	sp, #12
  409da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409dac <__swbuf_r>:
  409dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409dae:	460d      	mov	r5, r1
  409db0:	4614      	mov	r4, r2
  409db2:	4606      	mov	r6, r0
  409db4:	b110      	cbz	r0, 409dbc <__swbuf_r+0x10>
  409db6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409db8:	2b00      	cmp	r3, #0
  409dba:	d04b      	beq.n	409e54 <__swbuf_r+0xa8>
  409dbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409dc0:	69a3      	ldr	r3, [r4, #24]
  409dc2:	60a3      	str	r3, [r4, #8]
  409dc4:	b291      	uxth	r1, r2
  409dc6:	0708      	lsls	r0, r1, #28
  409dc8:	d539      	bpl.n	409e3e <__swbuf_r+0x92>
  409dca:	6923      	ldr	r3, [r4, #16]
  409dcc:	2b00      	cmp	r3, #0
  409dce:	d036      	beq.n	409e3e <__swbuf_r+0x92>
  409dd0:	b2ed      	uxtb	r5, r5
  409dd2:	0489      	lsls	r1, r1, #18
  409dd4:	462f      	mov	r7, r5
  409dd6:	d515      	bpl.n	409e04 <__swbuf_r+0x58>
  409dd8:	6822      	ldr	r2, [r4, #0]
  409dda:	6961      	ldr	r1, [r4, #20]
  409ddc:	1ad3      	subs	r3, r2, r3
  409dde:	428b      	cmp	r3, r1
  409de0:	da1c      	bge.n	409e1c <__swbuf_r+0x70>
  409de2:	3301      	adds	r3, #1
  409de4:	68a1      	ldr	r1, [r4, #8]
  409de6:	1c50      	adds	r0, r2, #1
  409de8:	3901      	subs	r1, #1
  409dea:	60a1      	str	r1, [r4, #8]
  409dec:	6020      	str	r0, [r4, #0]
  409dee:	7015      	strb	r5, [r2, #0]
  409df0:	6962      	ldr	r2, [r4, #20]
  409df2:	429a      	cmp	r2, r3
  409df4:	d01a      	beq.n	409e2c <__swbuf_r+0x80>
  409df6:	89a3      	ldrh	r3, [r4, #12]
  409df8:	07db      	lsls	r3, r3, #31
  409dfa:	d501      	bpl.n	409e00 <__swbuf_r+0x54>
  409dfc:	2d0a      	cmp	r5, #10
  409dfe:	d015      	beq.n	409e2c <__swbuf_r+0x80>
  409e00:	4638      	mov	r0, r7
  409e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409e04:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409e06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409e0a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  409e0e:	81a2      	strh	r2, [r4, #12]
  409e10:	6822      	ldr	r2, [r4, #0]
  409e12:	6661      	str	r1, [r4, #100]	; 0x64
  409e14:	6961      	ldr	r1, [r4, #20]
  409e16:	1ad3      	subs	r3, r2, r3
  409e18:	428b      	cmp	r3, r1
  409e1a:	dbe2      	blt.n	409de2 <__swbuf_r+0x36>
  409e1c:	4621      	mov	r1, r4
  409e1e:	4630      	mov	r0, r6
  409e20:	f7fe fcf0 	bl	408804 <_fflush_r>
  409e24:	b940      	cbnz	r0, 409e38 <__swbuf_r+0x8c>
  409e26:	6822      	ldr	r2, [r4, #0]
  409e28:	2301      	movs	r3, #1
  409e2a:	e7db      	b.n	409de4 <__swbuf_r+0x38>
  409e2c:	4621      	mov	r1, r4
  409e2e:	4630      	mov	r0, r6
  409e30:	f7fe fce8 	bl	408804 <_fflush_r>
  409e34:	2800      	cmp	r0, #0
  409e36:	d0e3      	beq.n	409e00 <__swbuf_r+0x54>
  409e38:	f04f 37ff 	mov.w	r7, #4294967295
  409e3c:	e7e0      	b.n	409e00 <__swbuf_r+0x54>
  409e3e:	4621      	mov	r1, r4
  409e40:	4630      	mov	r0, r6
  409e42:	f7fd fc0d 	bl	407660 <__swsetup_r>
  409e46:	2800      	cmp	r0, #0
  409e48:	d1f6      	bne.n	409e38 <__swbuf_r+0x8c>
  409e4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409e4e:	6923      	ldr	r3, [r4, #16]
  409e50:	b291      	uxth	r1, r2
  409e52:	e7bd      	b.n	409dd0 <__swbuf_r+0x24>
  409e54:	f7fe fd2e 	bl	4088b4 <__sinit>
  409e58:	e7b0      	b.n	409dbc <__swbuf_r+0x10>
  409e5a:	bf00      	nop

00409e5c <_wcrtomb_r>:
  409e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  409e5e:	4606      	mov	r6, r0
  409e60:	b085      	sub	sp, #20
  409e62:	461f      	mov	r7, r3
  409e64:	b189      	cbz	r1, 409e8a <_wcrtomb_r+0x2e>
  409e66:	4c10      	ldr	r4, [pc, #64]	; (409ea8 <_wcrtomb_r+0x4c>)
  409e68:	4d10      	ldr	r5, [pc, #64]	; (409eac <_wcrtomb_r+0x50>)
  409e6a:	6824      	ldr	r4, [r4, #0]
  409e6c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  409e6e:	2c00      	cmp	r4, #0
  409e70:	bf08      	it	eq
  409e72:	462c      	moveq	r4, r5
  409e74:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  409e78:	47a0      	blx	r4
  409e7a:	1c43      	adds	r3, r0, #1
  409e7c:	d103      	bne.n	409e86 <_wcrtomb_r+0x2a>
  409e7e:	2200      	movs	r2, #0
  409e80:	238a      	movs	r3, #138	; 0x8a
  409e82:	603a      	str	r2, [r7, #0]
  409e84:	6033      	str	r3, [r6, #0]
  409e86:	b005      	add	sp, #20
  409e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409e8a:	460c      	mov	r4, r1
  409e8c:	4906      	ldr	r1, [pc, #24]	; (409ea8 <_wcrtomb_r+0x4c>)
  409e8e:	4a07      	ldr	r2, [pc, #28]	; (409eac <_wcrtomb_r+0x50>)
  409e90:	6809      	ldr	r1, [r1, #0]
  409e92:	6b49      	ldr	r1, [r1, #52]	; 0x34
  409e94:	2900      	cmp	r1, #0
  409e96:	bf08      	it	eq
  409e98:	4611      	moveq	r1, r2
  409e9a:	4622      	mov	r2, r4
  409e9c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  409ea0:	a901      	add	r1, sp, #4
  409ea2:	47a0      	blx	r4
  409ea4:	e7e9      	b.n	409e7a <_wcrtomb_r+0x1e>
  409ea6:	bf00      	nop
  409ea8:	20400164 	.word	0x20400164
  409eac:	204009a4 	.word	0x204009a4

00409eb0 <__ascii_wctomb>:
  409eb0:	b121      	cbz	r1, 409ebc <__ascii_wctomb+0xc>
  409eb2:	2aff      	cmp	r2, #255	; 0xff
  409eb4:	d804      	bhi.n	409ec0 <__ascii_wctomb+0x10>
  409eb6:	700a      	strb	r2, [r1, #0]
  409eb8:	2001      	movs	r0, #1
  409eba:	4770      	bx	lr
  409ebc:	4608      	mov	r0, r1
  409ebe:	4770      	bx	lr
  409ec0:	238a      	movs	r3, #138	; 0x8a
  409ec2:	6003      	str	r3, [r0, #0]
  409ec4:	f04f 30ff 	mov.w	r0, #4294967295
  409ec8:	4770      	bx	lr
  409eca:	bf00      	nop

00409ecc <_write_r>:
  409ecc:	b570      	push	{r4, r5, r6, lr}
  409ece:	460d      	mov	r5, r1
  409ed0:	4c08      	ldr	r4, [pc, #32]	; (409ef4 <_write_r+0x28>)
  409ed2:	4611      	mov	r1, r2
  409ed4:	4606      	mov	r6, r0
  409ed6:	461a      	mov	r2, r3
  409ed8:	4628      	mov	r0, r5
  409eda:	2300      	movs	r3, #0
  409edc:	6023      	str	r3, [r4, #0]
  409ede:	f7f6 fa27 	bl	400330 <_write>
  409ee2:	1c43      	adds	r3, r0, #1
  409ee4:	d000      	beq.n	409ee8 <_write_r+0x1c>
  409ee6:	bd70      	pop	{r4, r5, r6, pc}
  409ee8:	6823      	ldr	r3, [r4, #0]
  409eea:	2b00      	cmp	r3, #0
  409eec:	d0fb      	beq.n	409ee6 <_write_r+0x1a>
  409eee:	6033      	str	r3, [r6, #0]
  409ef0:	bd70      	pop	{r4, r5, r6, pc}
  409ef2:	bf00      	nop
  409ef4:	20400fc4 	.word	0x20400fc4

00409ef8 <__register_exitproc>:
  409ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409efc:	4d2c      	ldr	r5, [pc, #176]	; (409fb0 <__register_exitproc+0xb8>)
  409efe:	4606      	mov	r6, r0
  409f00:	6828      	ldr	r0, [r5, #0]
  409f02:	4698      	mov	r8, r3
  409f04:	460f      	mov	r7, r1
  409f06:	4691      	mov	r9, r2
  409f08:	f7ff f8a6 	bl	409058 <__retarget_lock_acquire_recursive>
  409f0c:	4b29      	ldr	r3, [pc, #164]	; (409fb4 <__register_exitproc+0xbc>)
  409f0e:	681c      	ldr	r4, [r3, #0]
  409f10:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  409f14:	2b00      	cmp	r3, #0
  409f16:	d03e      	beq.n	409f96 <__register_exitproc+0x9e>
  409f18:	685a      	ldr	r2, [r3, #4]
  409f1a:	2a1f      	cmp	r2, #31
  409f1c:	dc1c      	bgt.n	409f58 <__register_exitproc+0x60>
  409f1e:	f102 0e01 	add.w	lr, r2, #1
  409f22:	b176      	cbz	r6, 409f42 <__register_exitproc+0x4a>
  409f24:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  409f28:	2401      	movs	r4, #1
  409f2a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  409f2e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  409f32:	4094      	lsls	r4, r2
  409f34:	4320      	orrs	r0, r4
  409f36:	2e02      	cmp	r6, #2
  409f38:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  409f3c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  409f40:	d023      	beq.n	409f8a <__register_exitproc+0x92>
  409f42:	3202      	adds	r2, #2
  409f44:	f8c3 e004 	str.w	lr, [r3, #4]
  409f48:	6828      	ldr	r0, [r5, #0]
  409f4a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  409f4e:	f7ff f885 	bl	40905c <__retarget_lock_release_recursive>
  409f52:	2000      	movs	r0, #0
  409f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409f58:	4b17      	ldr	r3, [pc, #92]	; (409fb8 <__register_exitproc+0xc0>)
  409f5a:	b30b      	cbz	r3, 409fa0 <__register_exitproc+0xa8>
  409f5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409f60:	f7fa fca8 	bl	4048b4 <malloc>
  409f64:	4603      	mov	r3, r0
  409f66:	b1d8      	cbz	r0, 409fa0 <__register_exitproc+0xa8>
  409f68:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  409f6c:	6002      	str	r2, [r0, #0]
  409f6e:	2100      	movs	r1, #0
  409f70:	6041      	str	r1, [r0, #4]
  409f72:	460a      	mov	r2, r1
  409f74:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  409f78:	f04f 0e01 	mov.w	lr, #1
  409f7c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  409f80:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  409f84:	2e00      	cmp	r6, #0
  409f86:	d0dc      	beq.n	409f42 <__register_exitproc+0x4a>
  409f88:	e7cc      	b.n	409f24 <__register_exitproc+0x2c>
  409f8a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  409f8e:	430c      	orrs	r4, r1
  409f90:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  409f94:	e7d5      	b.n	409f42 <__register_exitproc+0x4a>
  409f96:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  409f9a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  409f9e:	e7bb      	b.n	409f18 <__register_exitproc+0x20>
  409fa0:	6828      	ldr	r0, [r5, #0]
  409fa2:	f7ff f85b 	bl	40905c <__retarget_lock_release_recursive>
  409fa6:	f04f 30ff 	mov.w	r0, #4294967295
  409faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409fae:	bf00      	nop
  409fb0:	204009a0 	.word	0x204009a0
  409fb4:	0040a618 	.word	0x0040a618
  409fb8:	004048b5 	.word	0x004048b5

00409fbc <_calloc_r>:
  409fbc:	b510      	push	{r4, lr}
  409fbe:	fb02 f101 	mul.w	r1, r2, r1
  409fc2:	f7fa fc87 	bl	4048d4 <_malloc_r>
  409fc6:	4604      	mov	r4, r0
  409fc8:	b1d8      	cbz	r0, 40a002 <_calloc_r+0x46>
  409fca:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409fce:	f022 0203 	bic.w	r2, r2, #3
  409fd2:	3a04      	subs	r2, #4
  409fd4:	2a24      	cmp	r2, #36	; 0x24
  409fd6:	d818      	bhi.n	40a00a <_calloc_r+0x4e>
  409fd8:	2a13      	cmp	r2, #19
  409fda:	d914      	bls.n	40a006 <_calloc_r+0x4a>
  409fdc:	2300      	movs	r3, #0
  409fde:	2a1b      	cmp	r2, #27
  409fe0:	6003      	str	r3, [r0, #0]
  409fe2:	6043      	str	r3, [r0, #4]
  409fe4:	d916      	bls.n	40a014 <_calloc_r+0x58>
  409fe6:	2a24      	cmp	r2, #36	; 0x24
  409fe8:	6083      	str	r3, [r0, #8]
  409fea:	60c3      	str	r3, [r0, #12]
  409fec:	bf11      	iteee	ne
  409fee:	f100 0210 	addne.w	r2, r0, #16
  409ff2:	6103      	streq	r3, [r0, #16]
  409ff4:	6143      	streq	r3, [r0, #20]
  409ff6:	f100 0218 	addeq.w	r2, r0, #24
  409ffa:	2300      	movs	r3, #0
  409ffc:	6013      	str	r3, [r2, #0]
  409ffe:	6053      	str	r3, [r2, #4]
  40a000:	6093      	str	r3, [r2, #8]
  40a002:	4620      	mov	r0, r4
  40a004:	bd10      	pop	{r4, pc}
  40a006:	4602      	mov	r2, r0
  40a008:	e7f7      	b.n	409ffa <_calloc_r+0x3e>
  40a00a:	2100      	movs	r1, #0
  40a00c:	f7fa ffac 	bl	404f68 <memset>
  40a010:	4620      	mov	r0, r4
  40a012:	bd10      	pop	{r4, pc}
  40a014:	f100 0208 	add.w	r2, r0, #8
  40a018:	e7ef      	b.n	409ffa <_calloc_r+0x3e>
  40a01a:	bf00      	nop

0040a01c <_close_r>:
  40a01c:	b538      	push	{r3, r4, r5, lr}
  40a01e:	4c07      	ldr	r4, [pc, #28]	; (40a03c <_close_r+0x20>)
  40a020:	2300      	movs	r3, #0
  40a022:	4605      	mov	r5, r0
  40a024:	4608      	mov	r0, r1
  40a026:	6023      	str	r3, [r4, #0]
  40a028:	f7f7 f818 	bl	40105c <_close>
  40a02c:	1c43      	adds	r3, r0, #1
  40a02e:	d000      	beq.n	40a032 <_close_r+0x16>
  40a030:	bd38      	pop	{r3, r4, r5, pc}
  40a032:	6823      	ldr	r3, [r4, #0]
  40a034:	2b00      	cmp	r3, #0
  40a036:	d0fb      	beq.n	40a030 <_close_r+0x14>
  40a038:	602b      	str	r3, [r5, #0]
  40a03a:	bd38      	pop	{r3, r4, r5, pc}
  40a03c:	20400fc4 	.word	0x20400fc4

0040a040 <_fclose_r>:
  40a040:	b570      	push	{r4, r5, r6, lr}
  40a042:	b159      	cbz	r1, 40a05c <_fclose_r+0x1c>
  40a044:	4605      	mov	r5, r0
  40a046:	460c      	mov	r4, r1
  40a048:	b110      	cbz	r0, 40a050 <_fclose_r+0x10>
  40a04a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a04c:	2b00      	cmp	r3, #0
  40a04e:	d03c      	beq.n	40a0ca <_fclose_r+0x8a>
  40a050:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a052:	07d8      	lsls	r0, r3, #31
  40a054:	d505      	bpl.n	40a062 <_fclose_r+0x22>
  40a056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a05a:	b92b      	cbnz	r3, 40a068 <_fclose_r+0x28>
  40a05c:	2600      	movs	r6, #0
  40a05e:	4630      	mov	r0, r6
  40a060:	bd70      	pop	{r4, r5, r6, pc}
  40a062:	89a3      	ldrh	r3, [r4, #12]
  40a064:	0599      	lsls	r1, r3, #22
  40a066:	d53c      	bpl.n	40a0e2 <_fclose_r+0xa2>
  40a068:	4621      	mov	r1, r4
  40a06a:	4628      	mov	r0, r5
  40a06c:	f7fe fb2a 	bl	4086c4 <__sflush_r>
  40a070:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a072:	4606      	mov	r6, r0
  40a074:	b133      	cbz	r3, 40a084 <_fclose_r+0x44>
  40a076:	69e1      	ldr	r1, [r4, #28]
  40a078:	4628      	mov	r0, r5
  40a07a:	4798      	blx	r3
  40a07c:	2800      	cmp	r0, #0
  40a07e:	bfb8      	it	lt
  40a080:	f04f 36ff 	movlt.w	r6, #4294967295
  40a084:	89a3      	ldrh	r3, [r4, #12]
  40a086:	061a      	lsls	r2, r3, #24
  40a088:	d422      	bmi.n	40a0d0 <_fclose_r+0x90>
  40a08a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a08c:	b141      	cbz	r1, 40a0a0 <_fclose_r+0x60>
  40a08e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a092:	4299      	cmp	r1, r3
  40a094:	d002      	beq.n	40a09c <_fclose_r+0x5c>
  40a096:	4628      	mov	r0, r5
  40a098:	f7fe fd32 	bl	408b00 <_free_r>
  40a09c:	2300      	movs	r3, #0
  40a09e:	6323      	str	r3, [r4, #48]	; 0x30
  40a0a0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a0a2:	b121      	cbz	r1, 40a0ae <_fclose_r+0x6e>
  40a0a4:	4628      	mov	r0, r5
  40a0a6:	f7fe fd2b 	bl	408b00 <_free_r>
  40a0aa:	2300      	movs	r3, #0
  40a0ac:	6463      	str	r3, [r4, #68]	; 0x44
  40a0ae:	f7fe fc2d 	bl	40890c <__sfp_lock_acquire>
  40a0b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a0b4:	2200      	movs	r2, #0
  40a0b6:	07db      	lsls	r3, r3, #31
  40a0b8:	81a2      	strh	r2, [r4, #12]
  40a0ba:	d50e      	bpl.n	40a0da <_fclose_r+0x9a>
  40a0bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a0be:	f7fe ffc9 	bl	409054 <__retarget_lock_close_recursive>
  40a0c2:	f7fe fc29 	bl	408918 <__sfp_lock_release>
  40a0c6:	4630      	mov	r0, r6
  40a0c8:	bd70      	pop	{r4, r5, r6, pc}
  40a0ca:	f7fe fbf3 	bl	4088b4 <__sinit>
  40a0ce:	e7bf      	b.n	40a050 <_fclose_r+0x10>
  40a0d0:	6921      	ldr	r1, [r4, #16]
  40a0d2:	4628      	mov	r0, r5
  40a0d4:	f7fe fd14 	bl	408b00 <_free_r>
  40a0d8:	e7d7      	b.n	40a08a <_fclose_r+0x4a>
  40a0da:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a0dc:	f7fe ffbe 	bl	40905c <__retarget_lock_release_recursive>
  40a0e0:	e7ec      	b.n	40a0bc <_fclose_r+0x7c>
  40a0e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a0e4:	f7fe ffb8 	bl	409058 <__retarget_lock_acquire_recursive>
  40a0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a0ec:	2b00      	cmp	r3, #0
  40a0ee:	d1bb      	bne.n	40a068 <_fclose_r+0x28>
  40a0f0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a0f2:	f016 0601 	ands.w	r6, r6, #1
  40a0f6:	d1b1      	bne.n	40a05c <_fclose_r+0x1c>
  40a0f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a0fa:	f7fe ffaf 	bl	40905c <__retarget_lock_release_recursive>
  40a0fe:	4630      	mov	r0, r6
  40a100:	bd70      	pop	{r4, r5, r6, pc}
  40a102:	bf00      	nop

0040a104 <_fstat_r>:
  40a104:	b538      	push	{r3, r4, r5, lr}
  40a106:	460b      	mov	r3, r1
  40a108:	4c07      	ldr	r4, [pc, #28]	; (40a128 <_fstat_r+0x24>)
  40a10a:	4605      	mov	r5, r0
  40a10c:	4611      	mov	r1, r2
  40a10e:	4618      	mov	r0, r3
  40a110:	2300      	movs	r3, #0
  40a112:	6023      	str	r3, [r4, #0]
  40a114:	f7f6 ffa5 	bl	401062 <_fstat>
  40a118:	1c43      	adds	r3, r0, #1
  40a11a:	d000      	beq.n	40a11e <_fstat_r+0x1a>
  40a11c:	bd38      	pop	{r3, r4, r5, pc}
  40a11e:	6823      	ldr	r3, [r4, #0]
  40a120:	2b00      	cmp	r3, #0
  40a122:	d0fb      	beq.n	40a11c <_fstat_r+0x18>
  40a124:	602b      	str	r3, [r5, #0]
  40a126:	bd38      	pop	{r3, r4, r5, pc}
  40a128:	20400fc4 	.word	0x20400fc4

0040a12c <_isatty_r>:
  40a12c:	b538      	push	{r3, r4, r5, lr}
  40a12e:	4c07      	ldr	r4, [pc, #28]	; (40a14c <_isatty_r+0x20>)
  40a130:	2300      	movs	r3, #0
  40a132:	4605      	mov	r5, r0
  40a134:	4608      	mov	r0, r1
  40a136:	6023      	str	r3, [r4, #0]
  40a138:	f7f6 ff98 	bl	40106c <_isatty>
  40a13c:	1c43      	adds	r3, r0, #1
  40a13e:	d000      	beq.n	40a142 <_isatty_r+0x16>
  40a140:	bd38      	pop	{r3, r4, r5, pc}
  40a142:	6823      	ldr	r3, [r4, #0]
  40a144:	2b00      	cmp	r3, #0
  40a146:	d0fb      	beq.n	40a140 <_isatty_r+0x14>
  40a148:	602b      	str	r3, [r5, #0]
  40a14a:	bd38      	pop	{r3, r4, r5, pc}
  40a14c:	20400fc4 	.word	0x20400fc4

0040a150 <_lseek_r>:
  40a150:	b570      	push	{r4, r5, r6, lr}
  40a152:	460d      	mov	r5, r1
  40a154:	4c08      	ldr	r4, [pc, #32]	; (40a178 <_lseek_r+0x28>)
  40a156:	4611      	mov	r1, r2
  40a158:	4606      	mov	r6, r0
  40a15a:	461a      	mov	r2, r3
  40a15c:	4628      	mov	r0, r5
  40a15e:	2300      	movs	r3, #0
  40a160:	6023      	str	r3, [r4, #0]
  40a162:	f7f6 ff85 	bl	401070 <_lseek>
  40a166:	1c43      	adds	r3, r0, #1
  40a168:	d000      	beq.n	40a16c <_lseek_r+0x1c>
  40a16a:	bd70      	pop	{r4, r5, r6, pc}
  40a16c:	6823      	ldr	r3, [r4, #0]
  40a16e:	2b00      	cmp	r3, #0
  40a170:	d0fb      	beq.n	40a16a <_lseek_r+0x1a>
  40a172:	6033      	str	r3, [r6, #0]
  40a174:	bd70      	pop	{r4, r5, r6, pc}
  40a176:	bf00      	nop
  40a178:	20400fc4 	.word	0x20400fc4

0040a17c <_read_r>:
  40a17c:	b570      	push	{r4, r5, r6, lr}
  40a17e:	460d      	mov	r5, r1
  40a180:	4c08      	ldr	r4, [pc, #32]	; (40a1a4 <_read_r+0x28>)
  40a182:	4611      	mov	r1, r2
  40a184:	4606      	mov	r6, r0
  40a186:	461a      	mov	r2, r3
  40a188:	4628      	mov	r0, r5
  40a18a:	2300      	movs	r3, #0
  40a18c:	6023      	str	r3, [r4, #0]
  40a18e:	f7f6 f8b1 	bl	4002f4 <_read>
  40a192:	1c43      	adds	r3, r0, #1
  40a194:	d000      	beq.n	40a198 <_read_r+0x1c>
  40a196:	bd70      	pop	{r4, r5, r6, pc}
  40a198:	6823      	ldr	r3, [r4, #0]
  40a19a:	2b00      	cmp	r3, #0
  40a19c:	d0fb      	beq.n	40a196 <_read_r+0x1a>
  40a19e:	6033      	str	r3, [r6, #0]
  40a1a0:	bd70      	pop	{r4, r5, r6, pc}
  40a1a2:	bf00      	nop
  40a1a4:	20400fc4 	.word	0x20400fc4

0040a1a8 <__aeabi_dcmpun>:
  40a1a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a1ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a1b0:	d102      	bne.n	40a1b8 <__aeabi_dcmpun+0x10>
  40a1b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a1b6:	d10a      	bne.n	40a1ce <__aeabi_dcmpun+0x26>
  40a1b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a1bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a1c0:	d102      	bne.n	40a1c8 <__aeabi_dcmpun+0x20>
  40a1c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a1c6:	d102      	bne.n	40a1ce <__aeabi_dcmpun+0x26>
  40a1c8:	f04f 0000 	mov.w	r0, #0
  40a1cc:	4770      	bx	lr
  40a1ce:	f04f 0001 	mov.w	r0, #1
  40a1d2:	4770      	bx	lr

0040a1d4 <__aeabi_d2iz>:
  40a1d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a1d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a1dc:	d215      	bcs.n	40a20a <__aeabi_d2iz+0x36>
  40a1de:	d511      	bpl.n	40a204 <__aeabi_d2iz+0x30>
  40a1e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a1e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a1e8:	d912      	bls.n	40a210 <__aeabi_d2iz+0x3c>
  40a1ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a1ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a1f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a1f6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a1fa:	fa23 f002 	lsr.w	r0, r3, r2
  40a1fe:	bf18      	it	ne
  40a200:	4240      	negne	r0, r0
  40a202:	4770      	bx	lr
  40a204:	f04f 0000 	mov.w	r0, #0
  40a208:	4770      	bx	lr
  40a20a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a20e:	d105      	bne.n	40a21c <__aeabi_d2iz+0x48>
  40a210:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a214:	bf08      	it	eq
  40a216:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a21a:	4770      	bx	lr
  40a21c:	f04f 0000 	mov.w	r0, #0
  40a220:	4770      	bx	lr
  40a222:	bf00      	nop

0040a224 <__aeabi_uldivmod>:
  40a224:	b953      	cbnz	r3, 40a23c <__aeabi_uldivmod+0x18>
  40a226:	b94a      	cbnz	r2, 40a23c <__aeabi_uldivmod+0x18>
  40a228:	2900      	cmp	r1, #0
  40a22a:	bf08      	it	eq
  40a22c:	2800      	cmpeq	r0, #0
  40a22e:	bf1c      	itt	ne
  40a230:	f04f 31ff 	movne.w	r1, #4294967295
  40a234:	f04f 30ff 	movne.w	r0, #4294967295
  40a238:	f000 b97a 	b.w	40a530 <__aeabi_idiv0>
  40a23c:	f1ad 0c08 	sub.w	ip, sp, #8
  40a240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40a244:	f000 f806 	bl	40a254 <__udivmoddi4>
  40a248:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a24c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a250:	b004      	add	sp, #16
  40a252:	4770      	bx	lr

0040a254 <__udivmoddi4>:
  40a254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a258:	468c      	mov	ip, r1
  40a25a:	460d      	mov	r5, r1
  40a25c:	4604      	mov	r4, r0
  40a25e:	9e08      	ldr	r6, [sp, #32]
  40a260:	2b00      	cmp	r3, #0
  40a262:	d151      	bne.n	40a308 <__udivmoddi4+0xb4>
  40a264:	428a      	cmp	r2, r1
  40a266:	4617      	mov	r7, r2
  40a268:	d96d      	bls.n	40a346 <__udivmoddi4+0xf2>
  40a26a:	fab2 fe82 	clz	lr, r2
  40a26e:	f1be 0f00 	cmp.w	lr, #0
  40a272:	d00b      	beq.n	40a28c <__udivmoddi4+0x38>
  40a274:	f1ce 0c20 	rsb	ip, lr, #32
  40a278:	fa01 f50e 	lsl.w	r5, r1, lr
  40a27c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a280:	fa02 f70e 	lsl.w	r7, r2, lr
  40a284:	ea4c 0c05 	orr.w	ip, ip, r5
  40a288:	fa00 f40e 	lsl.w	r4, r0, lr
  40a28c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40a290:	0c25      	lsrs	r5, r4, #16
  40a292:	fbbc f8fa 	udiv	r8, ip, sl
  40a296:	fa1f f987 	uxth.w	r9, r7
  40a29a:	fb0a cc18 	mls	ip, sl, r8, ip
  40a29e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40a2a2:	fb08 f309 	mul.w	r3, r8, r9
  40a2a6:	42ab      	cmp	r3, r5
  40a2a8:	d90a      	bls.n	40a2c0 <__udivmoddi4+0x6c>
  40a2aa:	19ed      	adds	r5, r5, r7
  40a2ac:	f108 32ff 	add.w	r2, r8, #4294967295
  40a2b0:	f080 8123 	bcs.w	40a4fa <__udivmoddi4+0x2a6>
  40a2b4:	42ab      	cmp	r3, r5
  40a2b6:	f240 8120 	bls.w	40a4fa <__udivmoddi4+0x2a6>
  40a2ba:	f1a8 0802 	sub.w	r8, r8, #2
  40a2be:	443d      	add	r5, r7
  40a2c0:	1aed      	subs	r5, r5, r3
  40a2c2:	b2a4      	uxth	r4, r4
  40a2c4:	fbb5 f0fa 	udiv	r0, r5, sl
  40a2c8:	fb0a 5510 	mls	r5, sl, r0, r5
  40a2cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40a2d0:	fb00 f909 	mul.w	r9, r0, r9
  40a2d4:	45a1      	cmp	r9, r4
  40a2d6:	d909      	bls.n	40a2ec <__udivmoddi4+0x98>
  40a2d8:	19e4      	adds	r4, r4, r7
  40a2da:	f100 33ff 	add.w	r3, r0, #4294967295
  40a2de:	f080 810a 	bcs.w	40a4f6 <__udivmoddi4+0x2a2>
  40a2e2:	45a1      	cmp	r9, r4
  40a2e4:	f240 8107 	bls.w	40a4f6 <__udivmoddi4+0x2a2>
  40a2e8:	3802      	subs	r0, #2
  40a2ea:	443c      	add	r4, r7
  40a2ec:	eba4 0409 	sub.w	r4, r4, r9
  40a2f0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a2f4:	2100      	movs	r1, #0
  40a2f6:	2e00      	cmp	r6, #0
  40a2f8:	d061      	beq.n	40a3be <__udivmoddi4+0x16a>
  40a2fa:	fa24 f40e 	lsr.w	r4, r4, lr
  40a2fe:	2300      	movs	r3, #0
  40a300:	6034      	str	r4, [r6, #0]
  40a302:	6073      	str	r3, [r6, #4]
  40a304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a308:	428b      	cmp	r3, r1
  40a30a:	d907      	bls.n	40a31c <__udivmoddi4+0xc8>
  40a30c:	2e00      	cmp	r6, #0
  40a30e:	d054      	beq.n	40a3ba <__udivmoddi4+0x166>
  40a310:	2100      	movs	r1, #0
  40a312:	e886 0021 	stmia.w	r6, {r0, r5}
  40a316:	4608      	mov	r0, r1
  40a318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a31c:	fab3 f183 	clz	r1, r3
  40a320:	2900      	cmp	r1, #0
  40a322:	f040 808e 	bne.w	40a442 <__udivmoddi4+0x1ee>
  40a326:	42ab      	cmp	r3, r5
  40a328:	d302      	bcc.n	40a330 <__udivmoddi4+0xdc>
  40a32a:	4282      	cmp	r2, r0
  40a32c:	f200 80fa 	bhi.w	40a524 <__udivmoddi4+0x2d0>
  40a330:	1a84      	subs	r4, r0, r2
  40a332:	eb65 0503 	sbc.w	r5, r5, r3
  40a336:	2001      	movs	r0, #1
  40a338:	46ac      	mov	ip, r5
  40a33a:	2e00      	cmp	r6, #0
  40a33c:	d03f      	beq.n	40a3be <__udivmoddi4+0x16a>
  40a33e:	e886 1010 	stmia.w	r6, {r4, ip}
  40a342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a346:	b912      	cbnz	r2, 40a34e <__udivmoddi4+0xfa>
  40a348:	2701      	movs	r7, #1
  40a34a:	fbb7 f7f2 	udiv	r7, r7, r2
  40a34e:	fab7 fe87 	clz	lr, r7
  40a352:	f1be 0f00 	cmp.w	lr, #0
  40a356:	d134      	bne.n	40a3c2 <__udivmoddi4+0x16e>
  40a358:	1beb      	subs	r3, r5, r7
  40a35a:	0c3a      	lsrs	r2, r7, #16
  40a35c:	fa1f fc87 	uxth.w	ip, r7
  40a360:	2101      	movs	r1, #1
  40a362:	fbb3 f8f2 	udiv	r8, r3, r2
  40a366:	0c25      	lsrs	r5, r4, #16
  40a368:	fb02 3318 	mls	r3, r2, r8, r3
  40a36c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a370:	fb0c f308 	mul.w	r3, ip, r8
  40a374:	42ab      	cmp	r3, r5
  40a376:	d907      	bls.n	40a388 <__udivmoddi4+0x134>
  40a378:	19ed      	adds	r5, r5, r7
  40a37a:	f108 30ff 	add.w	r0, r8, #4294967295
  40a37e:	d202      	bcs.n	40a386 <__udivmoddi4+0x132>
  40a380:	42ab      	cmp	r3, r5
  40a382:	f200 80d1 	bhi.w	40a528 <__udivmoddi4+0x2d4>
  40a386:	4680      	mov	r8, r0
  40a388:	1aed      	subs	r5, r5, r3
  40a38a:	b2a3      	uxth	r3, r4
  40a38c:	fbb5 f0f2 	udiv	r0, r5, r2
  40a390:	fb02 5510 	mls	r5, r2, r0, r5
  40a394:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40a398:	fb0c fc00 	mul.w	ip, ip, r0
  40a39c:	45a4      	cmp	ip, r4
  40a39e:	d907      	bls.n	40a3b0 <__udivmoddi4+0x15c>
  40a3a0:	19e4      	adds	r4, r4, r7
  40a3a2:	f100 33ff 	add.w	r3, r0, #4294967295
  40a3a6:	d202      	bcs.n	40a3ae <__udivmoddi4+0x15a>
  40a3a8:	45a4      	cmp	ip, r4
  40a3aa:	f200 80b8 	bhi.w	40a51e <__udivmoddi4+0x2ca>
  40a3ae:	4618      	mov	r0, r3
  40a3b0:	eba4 040c 	sub.w	r4, r4, ip
  40a3b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a3b8:	e79d      	b.n	40a2f6 <__udivmoddi4+0xa2>
  40a3ba:	4631      	mov	r1, r6
  40a3bc:	4630      	mov	r0, r6
  40a3be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3c2:	f1ce 0420 	rsb	r4, lr, #32
  40a3c6:	fa05 f30e 	lsl.w	r3, r5, lr
  40a3ca:	fa07 f70e 	lsl.w	r7, r7, lr
  40a3ce:	fa20 f804 	lsr.w	r8, r0, r4
  40a3d2:	0c3a      	lsrs	r2, r7, #16
  40a3d4:	fa25 f404 	lsr.w	r4, r5, r4
  40a3d8:	ea48 0803 	orr.w	r8, r8, r3
  40a3dc:	fbb4 f1f2 	udiv	r1, r4, r2
  40a3e0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40a3e4:	fb02 4411 	mls	r4, r2, r1, r4
  40a3e8:	fa1f fc87 	uxth.w	ip, r7
  40a3ec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40a3f0:	fb01 f30c 	mul.w	r3, r1, ip
  40a3f4:	42ab      	cmp	r3, r5
  40a3f6:	fa00 f40e 	lsl.w	r4, r0, lr
  40a3fa:	d909      	bls.n	40a410 <__udivmoddi4+0x1bc>
  40a3fc:	19ed      	adds	r5, r5, r7
  40a3fe:	f101 30ff 	add.w	r0, r1, #4294967295
  40a402:	f080 808a 	bcs.w	40a51a <__udivmoddi4+0x2c6>
  40a406:	42ab      	cmp	r3, r5
  40a408:	f240 8087 	bls.w	40a51a <__udivmoddi4+0x2c6>
  40a40c:	3902      	subs	r1, #2
  40a40e:	443d      	add	r5, r7
  40a410:	1aeb      	subs	r3, r5, r3
  40a412:	fa1f f588 	uxth.w	r5, r8
  40a416:	fbb3 f0f2 	udiv	r0, r3, r2
  40a41a:	fb02 3310 	mls	r3, r2, r0, r3
  40a41e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a422:	fb00 f30c 	mul.w	r3, r0, ip
  40a426:	42ab      	cmp	r3, r5
  40a428:	d907      	bls.n	40a43a <__udivmoddi4+0x1e6>
  40a42a:	19ed      	adds	r5, r5, r7
  40a42c:	f100 38ff 	add.w	r8, r0, #4294967295
  40a430:	d26f      	bcs.n	40a512 <__udivmoddi4+0x2be>
  40a432:	42ab      	cmp	r3, r5
  40a434:	d96d      	bls.n	40a512 <__udivmoddi4+0x2be>
  40a436:	3802      	subs	r0, #2
  40a438:	443d      	add	r5, r7
  40a43a:	1aeb      	subs	r3, r5, r3
  40a43c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40a440:	e78f      	b.n	40a362 <__udivmoddi4+0x10e>
  40a442:	f1c1 0720 	rsb	r7, r1, #32
  40a446:	fa22 f807 	lsr.w	r8, r2, r7
  40a44a:	408b      	lsls	r3, r1
  40a44c:	fa05 f401 	lsl.w	r4, r5, r1
  40a450:	ea48 0303 	orr.w	r3, r8, r3
  40a454:	fa20 fe07 	lsr.w	lr, r0, r7
  40a458:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40a45c:	40fd      	lsrs	r5, r7
  40a45e:	ea4e 0e04 	orr.w	lr, lr, r4
  40a462:	fbb5 f9fc 	udiv	r9, r5, ip
  40a466:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40a46a:	fb0c 5519 	mls	r5, ip, r9, r5
  40a46e:	fa1f f883 	uxth.w	r8, r3
  40a472:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40a476:	fb09 f408 	mul.w	r4, r9, r8
  40a47a:	42ac      	cmp	r4, r5
  40a47c:	fa02 f201 	lsl.w	r2, r2, r1
  40a480:	fa00 fa01 	lsl.w	sl, r0, r1
  40a484:	d908      	bls.n	40a498 <__udivmoddi4+0x244>
  40a486:	18ed      	adds	r5, r5, r3
  40a488:	f109 30ff 	add.w	r0, r9, #4294967295
  40a48c:	d243      	bcs.n	40a516 <__udivmoddi4+0x2c2>
  40a48e:	42ac      	cmp	r4, r5
  40a490:	d941      	bls.n	40a516 <__udivmoddi4+0x2c2>
  40a492:	f1a9 0902 	sub.w	r9, r9, #2
  40a496:	441d      	add	r5, r3
  40a498:	1b2d      	subs	r5, r5, r4
  40a49a:	fa1f fe8e 	uxth.w	lr, lr
  40a49e:	fbb5 f0fc 	udiv	r0, r5, ip
  40a4a2:	fb0c 5510 	mls	r5, ip, r0, r5
  40a4a6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40a4aa:	fb00 f808 	mul.w	r8, r0, r8
  40a4ae:	45a0      	cmp	r8, r4
  40a4b0:	d907      	bls.n	40a4c2 <__udivmoddi4+0x26e>
  40a4b2:	18e4      	adds	r4, r4, r3
  40a4b4:	f100 35ff 	add.w	r5, r0, #4294967295
  40a4b8:	d229      	bcs.n	40a50e <__udivmoddi4+0x2ba>
  40a4ba:	45a0      	cmp	r8, r4
  40a4bc:	d927      	bls.n	40a50e <__udivmoddi4+0x2ba>
  40a4be:	3802      	subs	r0, #2
  40a4c0:	441c      	add	r4, r3
  40a4c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40a4c6:	eba4 0408 	sub.w	r4, r4, r8
  40a4ca:	fba0 8902 	umull	r8, r9, r0, r2
  40a4ce:	454c      	cmp	r4, r9
  40a4d0:	46c6      	mov	lr, r8
  40a4d2:	464d      	mov	r5, r9
  40a4d4:	d315      	bcc.n	40a502 <__udivmoddi4+0x2ae>
  40a4d6:	d012      	beq.n	40a4fe <__udivmoddi4+0x2aa>
  40a4d8:	b156      	cbz	r6, 40a4f0 <__udivmoddi4+0x29c>
  40a4da:	ebba 030e 	subs.w	r3, sl, lr
  40a4de:	eb64 0405 	sbc.w	r4, r4, r5
  40a4e2:	fa04 f707 	lsl.w	r7, r4, r7
  40a4e6:	40cb      	lsrs	r3, r1
  40a4e8:	431f      	orrs	r7, r3
  40a4ea:	40cc      	lsrs	r4, r1
  40a4ec:	6037      	str	r7, [r6, #0]
  40a4ee:	6074      	str	r4, [r6, #4]
  40a4f0:	2100      	movs	r1, #0
  40a4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a4f6:	4618      	mov	r0, r3
  40a4f8:	e6f8      	b.n	40a2ec <__udivmoddi4+0x98>
  40a4fa:	4690      	mov	r8, r2
  40a4fc:	e6e0      	b.n	40a2c0 <__udivmoddi4+0x6c>
  40a4fe:	45c2      	cmp	sl, r8
  40a500:	d2ea      	bcs.n	40a4d8 <__udivmoddi4+0x284>
  40a502:	ebb8 0e02 	subs.w	lr, r8, r2
  40a506:	eb69 0503 	sbc.w	r5, r9, r3
  40a50a:	3801      	subs	r0, #1
  40a50c:	e7e4      	b.n	40a4d8 <__udivmoddi4+0x284>
  40a50e:	4628      	mov	r0, r5
  40a510:	e7d7      	b.n	40a4c2 <__udivmoddi4+0x26e>
  40a512:	4640      	mov	r0, r8
  40a514:	e791      	b.n	40a43a <__udivmoddi4+0x1e6>
  40a516:	4681      	mov	r9, r0
  40a518:	e7be      	b.n	40a498 <__udivmoddi4+0x244>
  40a51a:	4601      	mov	r1, r0
  40a51c:	e778      	b.n	40a410 <__udivmoddi4+0x1bc>
  40a51e:	3802      	subs	r0, #2
  40a520:	443c      	add	r4, r7
  40a522:	e745      	b.n	40a3b0 <__udivmoddi4+0x15c>
  40a524:	4608      	mov	r0, r1
  40a526:	e708      	b.n	40a33a <__udivmoddi4+0xe6>
  40a528:	f1a8 0802 	sub.w	r8, r8, #2
  40a52c:	443d      	add	r5, r7
  40a52e:	e72b      	b.n	40a388 <__udivmoddi4+0x134>

0040a530 <__aeabi_idiv0>:
  40a530:	4770      	bx	lr
  40a532:	bf00      	nop
  40a534:	454c4449 	.word	0x454c4449
  40a538:	00000000 	.word	0x00000000
  40a53c:	51726d54 	.word	0x51726d54
  40a540:	00000000 	.word	0x00000000
  40a544:	20726d54 	.word	0x20726d54
  40a548:	00637653 	.word	0x00637653
  40a54c:	00005441 	.word	0x00005441
  40a550:	000a5441 	.word	0x000a5441
  40a554:	4e2b5441 	.word	0x4e2b5441
  40a558:	48454d41 	.word	0x48454d41
  40a55c:	004f4755 	.word	0x004f4755
  40a560:	502b5441 	.word	0x502b5441
  40a564:	35344e49 	.word	0x35344e49
  40a568:	00003736 	.word	0x00003736
  40a56c:	00544c42 	.word	0x00544c42
  40a570:	64696c73 	.word	0x64696c73
  40a574:	00007265 	.word	0x00007265
  40a578:	6c696146 	.word	0x6c696146
  40a57c:	74206465 	.word	0x74206465
  40a580:	7263206f 	.word	0x7263206f
  40a584:	65746165 	.word	0x65746165
  40a588:	73657420 	.word	0x73657420
  40a58c:	6c732074 	.word	0x6c732074
  40a590:	72656469 	.word	0x72656469
  40a594:	73617420 	.word	0x73617420
  40a598:	000a0d6b 	.word	0x000a0d6b
  40a59c:	6f746f62 	.word	0x6f746f62
  40a5a0:	00007365 	.word	0x00007365
  40a5a4:	6c696146 	.word	0x6c696146
  40a5a8:	74206465 	.word	0x74206465
  40a5ac:	7263206f 	.word	0x7263206f
  40a5b0:	65746165 	.word	0x65746165
  40a5b4:	73657420 	.word	0x73657420
  40a5b8:	6f622074 	.word	0x6f622074
  40a5bc:	61742054 	.word	0x61742054
  40a5c0:	0a0d6b73 	.word	0x0a0d6b73
  40a5c4:	00000000 	.word	0x00000000
  40a5c8:	65756c42 	.word	0x65756c42
  40a5cc:	746f6f74 	.word	0x746f6f74
  40a5d0:	6e692068 	.word	0x6e692068
  40a5d4:	61697469 	.word	0x61697469
  40a5d8:	697a696c 	.word	0x697a696c
  40a5dc:	0a20676e 	.word	0x0a20676e
  40a5e0:	00000000 	.word	0x00000000
  40a5e4:	63696e49 	.word	0x63696e49
  40a5e8:	63206f69 	.word	0x63206f69
  40a5ec:	65766e6f 	.word	0x65766e6f
  40a5f0:	6fe37372 	.word	0x6fe37372
  40a5f4:	00000a20 	.word	0x00000a20
  40a5f8:	64343025 	.word	0x64343025
  40a5fc:	00000000 	.word	0x00000000
  40a600:	63617473 	.word	0x63617473
  40a604:	766f206b 	.word	0x766f206b
  40a608:	6c667265 	.word	0x6c667265
  40a60c:	2520776f 	.word	0x2520776f
  40a610:	73252078 	.word	0x73252078
  40a614:	00000a0d 	.word	0x00000a0d

0040a618 <_global_impure_ptr>:
  40a618:	20400168 00464e49 00666e69 004e414e     h.@ INF.inf.NAN.
  40a628:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40a638:	46454443 00000000 33323130 37363534     CDEF....01234567
  40a648:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40a658:	0000296c 00000030                       l)..0...

0040a660 <blanks.7223>:
  40a660:	20202020 20202020 20202020 20202020                     

0040a670 <zeroes.7224>:
  40a670:	30303030 30303030 30303030 30303030     0000000000000000

0040a680 <blanks.7217>:
  40a680:	20202020 20202020 20202020 20202020                     

0040a690 <zeroes.7218>:
  40a690:	30303030 30303030 30303030 30303030     0000000000000000
  40a6a0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40a6b0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040a6c0 <__mprec_bigtens>:
  40a6c0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40a6d0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40a6e0:	7f73bf3c 75154fdd                       <.s..O.u

0040a6e8 <__mprec_tens>:
  40a6e8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40a6f8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40a708:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40a718:	00000000 412e8480 00000000 416312d0     .......A......cA
  40a728:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40a738:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40a748:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40a758:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40a768:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40a778:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40a788:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40a798:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40a7a8:	79d99db4 44ea7843                       ...yCx.D

0040a7b0 <p05.6055>:
  40a7b0:	00000005 00000019 0000007d              ........}...

0040a7bc <_ctype_>:
  40a7bc:	20202000 20202020 28282020 20282828     .         ((((( 
  40a7cc:	20202020 20202020 20202020 20202020                     
  40a7dc:	10108820 10101010 10101010 10101010      ...............
  40a7ec:	04040410 04040404 10040404 10101010     ................
  40a7fc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40a80c:	01010101 01010101 01010101 10101010     ................
  40a81c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40a82c:	02020202 02020202 02020202 10101010     ................
  40a83c:	00000020 00000000 00000000 00000000      ...............
	...

0040a8c0 <_init>:
  40a8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a8c2:	bf00      	nop
  40a8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a8c6:	bc08      	pop	{r3}
  40a8c8:	469e      	mov	lr, r3
  40a8ca:	4770      	bx	lr

0040a8cc <__init_array_start>:
  40a8cc:	00407729 	.word	0x00407729

0040a8d0 <__frame_dummy_init_array_entry>:
  40a8d0:	00400165                                e.@.

0040a8d4 <_fini>:
  40a8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a8d6:	bf00      	nop
  40a8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a8da:	bc08      	pop	{r3}
  40a8dc:	469e      	mov	lr, r3
  40a8de:	4770      	bx	lr

0040a8e0 <__fini_array_start>:
  40a8e0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <BUT1>:
20400014:	0e00 400e 000a 0000 0000 0000 0001 0000     ...@............
	...
2040002c:	006a 0000                                   j...

20400030 <BUT10>:
20400030:	1200 400e 000c 0000 0011 0000 0000 0002     ...@............
	...
20400048:	006b 0000                                   k...

2040004c <BUT11>:
2040004c:	1400 400e 0010 0000 0015 0000 0000 0020     ...@.......... .
	...
20400064:	0065 0000                                   e...

20400068 <BUT12>:
20400068:	0e00 400e 000a 0000 0003 0000 0008 0000     ...@............
	...
20400080:	0067 0000                                   g...

20400084 <BUT2>:
20400084:	0e00 400e 000a 0000 0004 0000 0010 0000     ...@............
	...
2040009c:	0066 0000                                   f...

204000a0 <BUT3>:
204000a0:	1400 400e 0010 0000 001c 0000 0000 1000     ...@............
	...
204000b8:	0061 0000                                   a...

204000bc <BUT4>:
204000bc:	1400 400e 0010 0000 0014 0000 0000 0010     ...@............
	...
204000d4:	006c 0000                                   l...

204000d8 <BUT5>:
204000d8:	1400 400e 0010 0000 0019 0000 0000 0200     ...@............
	...
204000f0:	0069 0000                                   i...

204000f4 <BUT6>:
204000f4:	1000 400e 000b 0000 0003 0000 0008 0000     ...@............
	...
2040010c:	0068 0000                                   h...

20400110 <BUT7>:
20400110:	1000 400e 000b 0000 0002 0000 0004 0000     ...@............
	...
20400128:	0062 0000                                   b...

2040012c <BUT8>:
2040012c:	1400 400e 0010 0000 0016 0000 0000 0040     ...@..........@.
	...
20400144:	0064 0000                                   d...

20400148 <BUT9>:
20400148:	1200 400e 000c 0000 001e 0000 0000 4000     ...@...........@
	...
20400160:	0063 0000                                   c...

20400164 <_impure_ptr>:
20400164:	0168 2040                                   h.@ 

20400168 <impure_data>:
20400168:	0000 0000 0454 2040 04bc 2040 0524 2040     ....T.@ ..@ $.@ 
	...
20400210:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400220:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400590 <__malloc_av_>:
	...
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 

20400998 <__malloc_sbrk_base>:
20400998:	ffff ffff                                   ....

2040099c <__malloc_trim_threshold>:
2040099c:	0000 0002                                   ....

204009a0 <__atexit_recursive_mutex>:
204009a0:	0fa0 2040                                   ..@ 

204009a4 <__global_locale>:
204009a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400a04:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400a24:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400a44:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400a64:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400a84:	9eb1 0040 9151 0040 0000 0000 a7bc 0040     ..@.Q.@.......@.
20400a94:	a6bc 0040 a5c4 0040 a5c4 0040 a5c4 0040     ..@...@...@...@.
20400aa4:	a5c4 0040 a5c4 0040 a5c4 0040 a5c4 0040     ..@...@...@...@.
20400ab4:	a5c4 0040 a5c4 0040 ffff ffff ffff ffff     ..@...@.........
20400ac4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400aec:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
