// Seed: 2079080453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_3, id_6 = id_5, id_7 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd41
) (
    input wor   id_0,
    input tri0  _id_1,
    input uwire id_2
);
  if (1) logic id_4;
  else supply1 [1 : (  id_1  )] id_5;
  assign id_5 = -1;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_7 = 0;
endmodule
