///Register `RCC_LPTIM45CKSELR` reader
pub struct R(crate::R<RCC_LPTIM45CKSELR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RCC_LPTIM45CKSELR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RCC_LPTIM45CKSELR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RCC_LPTIM45CKSELR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `RCC_LPTIM45CKSELR` writer
pub struct W(crate::W<RCC_LPTIM45CKSELR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RCC_LPTIM45CKSELR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RCC_LPTIM45CKSELR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RCC_LPTIM45CKSELR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `LPTIM45SRC` reader - LPTIM45SRC
pub type LPTIM45SRC_R = crate::FieldReader<u8, u8>;
///Field `LPTIM45SRC` writer - LPTIM45SRC
pub type LPTIM45SRC_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, RCC_LPTIM45CKSELR_SPEC, u8, u8, 3, O>;
impl R {
    ///Bits 0:2 - LPTIM45SRC
    #[inline(always)]
    pub fn lptim45src(&self) -> LPTIM45SRC_R {
        LPTIM45SRC_R::new((self.bits & 7) as u8)
    }
}
impl W {
    ///Bits 0:2 - LPTIM45SRC
    #[inline(always)]
    #[must_use]
    pub fn lptim45src(&mut self) -> LPTIM45SRC_W<0> {
        LPTIM45SRC_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///This register is used to control the selection of the kernel clock for the LPTIM4 and LPTIM5 blocks.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [rcc_lptim45ckselr](index.html) module
pub struct RCC_LPTIM45CKSELR_SPEC;
impl crate::RegisterSpec for RCC_LPTIM45CKSELR_SPEC {
    type Ux = u32;
}
///`read()` method returns [rcc_lptim45ckselr::R](R) reader structure
impl crate::Readable for RCC_LPTIM45CKSELR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [rcc_lptim45ckselr::W](W) writer structure
impl crate::Writable for RCC_LPTIM45CKSELR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets RCC_LPTIM45CKSELR to value 0
impl crate::Resettable for RCC_LPTIM45CKSELR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
