# Copyright (C) 2019  Intel Corporation. All rights reserved.,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,
# and other software and tools, and any partner logic ,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,
# refer to the applicable agreement for further details, at,,,,,,,,,
# https://fpgasoftware.intel.com/eula.,,,,,,,,,,
,,,,,,,,,,
# Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition,,,,,,,,,,
# File: C:\Users\suyama84\Documents\fpga\de0_nano_ptmch\de0_nano_ptmch.csv,,,,,,,,,,
# Generated on: Sat Jul 20 16:23:04 2024,,,,,,,,,,
,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,
,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK50M,Input,PIN_R8,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[12],Output,PIN_L4,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[11],Output,PIN_N1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[10],Output,PIN_N2,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[9],Output,PIN_P1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[8],Output,PIN_R1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[7],Output,PIN_T6,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[6],Output,PIN_N8,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[5],Output,PIN_T7,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[4],Output,PIN_P8,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[3],Output,PIN_M8,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[2],Output,PIN_N6,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[1],Output,PIN_N5,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_ADDR[0],Output,PIN_P2,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_BA[1],Output,PIN_M6,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_BA[0],Output,PIN_M7,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_CAS_N,Output,PIN_L1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_CKE,Output,PIN_L7,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_CLK,Output,PIN_R4,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_CS_N,Output,PIN_P6,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[15],Bidir,PIN_K1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[14],Bidir,PIN_N3,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[13],Bidir,PIN_P3,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[12],Bidir,PIN_R5,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[11],Bidir,PIN_R3,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[10],Bidir,PIN_T3,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[9],Bidir,PIN_T2,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[8],Bidir,PIN_T4,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[7],Bidir,PIN_R7,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[6],Bidir,PIN_J1,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[5],Bidir,PIN_J2,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[4],Bidir,PIN_K2,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[3],Bidir,PIN_K5,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[2],Bidir,PIN_L8,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[1],Bidir,PIN_G1,1,B1_N0,3.3-V LVCMOS,,,,,
DRAM_DQ[0],Bidir,PIN_G2,1,B1_N0,3.3-V LVCMOS,,,,,
DRAM_DQM[1],Output,PIN_T5,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_DQM[0],Output,PIN_R6,3,B3_N0,3.3-V LVCMOS,,,,,
DRAM_RAS_N,Output,PIN_L2,2,B2_N0,3.3-V LVCMOS,,,,,
DRAM_WE_N,Output,PIN_C2,1,B1_N0,3.3-V LVCMOS,,,,,
KEY[1],Input,PIN_E1,1,B1_N0,3.3-V LVCMOS,,,,,
KEY[0],Input,PIN_J15,5,B5_N0,3.3-V LVCMOS,,,,,
LED[7],Output,PIN_L3,2,B2_N0,3.3-V LVCMOS,,,,,
LED[6],Output,PIN_B1,1,B1_N0,3.3-V LVCMOS,,,,,
LED[5],Output,PIN_F3,1,B1_N0,3.3-V LVCMOS,,,,,
LED[4],Output,PIN_D1,1,B1_N0,3.3-V LVCMOS,,,,,
LED[3],Output,PIN_A11,7,B7_N0,3.3-V LVCMOS,,,,,
LED[2],Output,PIN_B13,7,B7_N0,3.3-V LVCMOS,,,,,
LED[1],Output,PIN_A13,7,B7_N0,3.3-V LVCMOS,,,,,
LED[0],Output,PIN_A15,7,B7_N0,3.3-V LVCMOS,,,,,
SPI_CLK,Input,PIN_B8,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_CS,Input,PIN_A8,8,B8_N0,3.3-V LVCMOS,,,,,
SPI_MOSI,Input,PIN_A2,8,B8_N0,3.3-V LVCMOS,,,,,
SW[3],Input,PIN_M15,5,B5_N0,3.3-V LVCMOS,,,,,
SW[2],Input,PIN_B9,7,B7_N0,3.3-V LVCMOS,,,,,
SW[1],Input,PIN_T8,3,B3_N0,3.3-V LVCMOS,,,,,
SW[0],Input,PIN_M1,2,B2_N0,3.3-V LVCMOS,,,,,
TRG_PLS[4],Output,PIN_B5,8,B8_N0,3.3-V LVCMOS,,,,,
TRG_PLS[3],Output,PIN_B4,8,B8_N0,3.3-V LVCMOS,,,,,
TRG_PLS[2],Output,PIN_A3,8,B8_N0,3.3-V LVCMOS,,,,,
TRG_PLS[1],Output,PIN_C3,8,B8_N0,3.3-V LVCMOS,,,,,
TRG_PLS[0],Output,PIN_D3,8,B8_N0,3.3-V LVCMOS,,,,,
altera_reserved_tck,Input,,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,,
altera_reserved_tms,Input,,,,,,,,,
