##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyBUS_CLK(routed)
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
		5.12::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.13::Critical Path Report for (PPS(0)_PAD:R vs. CyBUS_CLK:R)
		5.14::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
		5.15::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
		5.16::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                     | Frequency: 37.78 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(routed)             | Frequency: 69.32 MHz  | Target: 72.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 72.00 MHz   | 
Clock: PPS(0)_PAD                    | N/A                   | Target: 100.00 MHz  | 
Clock: UART_IntClock                 | Frequency: 42.55 MHz  | Target: 0.08 MHz    | 
Clock: \Boundary32bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyBUS_CLK                     13888.9          -12577      6944.44          -1559       13888.9          -4987       6944.44          -2804       
CyBUS_CLK                     CyBUS_CLK(routed)             13888.9          13879       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     PPS(0)_PAD                    555.556          9381        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     UART_IntClock                 13888.9          -1254       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     \Boundary32bit:CounterHW\/tc  13888.9          18234       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)             CyBUS_CLK                     13888.9          -23632      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)             CyBUS_CLK(routed)             13888.9          6676        N/A              N/A         N/A              N/A         6944.44          -268        
PPS(0)_PAD                    CyBUS_CLK                     555.556          -31902      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock                 UART_IntClock                 1.30278e+007     13004273    N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK                     N/A              N/A         6944.44          -27151      N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK(routed)             13888.9          4122        N/A              N/A         N/A              N/A         13888.9          4122        

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase                
----------------------  ------------  ------------------------------  
ClockEnc(0)_PAD         24013         CyBUS_CLK:R                     
ClockEncDelay(0)_PAD    26693         CyBUS_CLK:R                     
Clock_tiktak(0)_PAD     34109         CyBUS_CLK(routed):R             
Compare(0)_PAD          26020         CyBUS_CLK:R                     
DOut1N(0)_PAD           24213         CyBUS_CLK:R                     
DOut1P(0)_PAD           24740         CyBUS_CLK:R                     
EN1(0)_PAD              27073         CyBUS_CLK:R                     
LED(0)_PAD              24104         CyBUS_CLK:R                     
LOAD(0)_PAD             40198         CyBUS_CLK:R                     
LOAD_1(0)_PAD           26254         CyBUS_CLK:R                     
Out_TikTak(0)_PAD       23958         CyBUS_CLK:R                     
Out_cap(0)_PAD          41072         PPS(0)_PAD:R                    
Out_cap_comp_tc(0)_PAD  32934         CyBUS_CLK:R                     
Sh_out(0)_PAD           29622         CyBUS_CLK:R                     
TC(0)_PAD               28560         CyBUS_CLK:R                     
TC_word(0)_PAD          25859         \Boundary32bit:CounterHW\/tc:R  
TC_word(0)_PAD          25859         \Boundary32bit:CounterHW\/tc:F  
Tx_1(0)_PAD             30004         UART_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.78 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22236
-------------------------------------   ----- 
End-of-path arrival time (ps)           22236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22236  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22236  -12577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 69.32 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8127
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19916

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           20184
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      7549  14494   -268  FALL       1
Net_11403/q         macrocell15      3350  17844   -268  FALL       1
Net_11406/clk_en    macrocell49      2340  20184   -268  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 42.55 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13004273p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18144
-------------------------------------   ----- 
End-of-path arrival time (ps)           18144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell20   9885  11135  13004273  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  14485  13004273  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3660  18144  13004273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 6676p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8127
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19916

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0      0   COMP  RISE       1
Net_11403/main_1    macrocell15      7549   7549   6676  RISE       1
Net_11403/q         macrocell15      3350  10899   6676  RISE       1
Net_11406/clk_en    macrocell49      2340  13240   6676  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8127
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19916

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           20184
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      7549  14494   -268  FALL       1
Net_11403/q         macrocell15      3350  17844   -268  FALL       1
Net_11406/clk_en    macrocell49      2340  20184   -268  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -23632p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       25164
-------------------------------------   ----- 
End-of-path arrival time (ps)           33291
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3090  24861  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  29991  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  29991  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  33291  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  33291  -23632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_11406/main_0
Capture Clock  : Net_11406/clock_0
Path slack     : 13879p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          8127
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18506

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell50   1250   1250  13879  RISE       1
Net_11406/main_0  macrocell49   3377   4627  13879  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22236
-------------------------------------   ----- 
End-of-path arrival time (ps)           22236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22236  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22236  -12577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -1559p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10946/q                                  macrocell51      1250   1250  -1559  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell12   3783   5033  -1559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1


5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -4987p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           19810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell52         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell52      1250   8194  -4987  RISE       1
\Period:bSR:status_0\/main_1                macrocell11      2293  10487  -4987  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  13837  -4987  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   5973  19810  -4987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1


5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : -2804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           13183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2804  RISE       1
Net_10946/main_0                          macrocell51      3829  13183  -2804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1254p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11673
-------------------------------------   ----- 
End-of-path arrival time (ps)           11673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         1020   1020  -1254  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell21      4983   6003  -1254  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21      3350   9353  -1254  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2320  11673  -1254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:R)
*************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 9381p

Capture Clock Arrival Time                              0
+ Clock path delay                                  13165
+ Cycle adjust (CyBUS_CLK:R#6 vs. PPS(0)_PAD:R#8)     556
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13720

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   9381  RISE       1
Net_11269/ar_0                             macrocell47    2289   4339   9381  RISE       1

Capture Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
*******************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 18234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                    12204
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        22583

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  18234  RISE       1
cydff_10/main_0                           macrocell48    2298   4348  18234  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1


5.12::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13004273p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18144
-------------------------------------   ----- 
End-of-path arrival time (ps)           18144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell20   9885  11135  13004273  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  14485  13004273  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3660  18144  13004273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.13::Critical Path Report for (PPS(0)_PAD:R vs. CyBUS_CLK:R)
*************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -31902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       16163
-------------------------------------   ----- 
End-of-path arrival time (ps)           29327
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell47     1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  22996  -31902  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell7   6331  29327  -31902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1


5.14::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 4122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             8127
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                19916

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15794
-------------------------------------   ----- 
End-of-path arrival time (ps)           15794
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0   1000   COMP  RISE       1
Net_11403/main_0              macrocell15   9104  10104   4122  RISE       1
Net_11403/q                   macrocell15   3350  13454   4122  RISE       1
Net_11406/clk_en              macrocell49   2340  15794   4122  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


5.15::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : 4122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             8127
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                33805

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       15794
-------------------------------------   ----- 
End-of-path arrival time (ps)           29683
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0  14889   COMP  FALL       1
Net_11403/main_0              macrocell15   9104  23993   4122  FALL       1
Net_11403/q                   macrocell15   3350  27343   4122  FALL       1
Net_11406/clk_en              macrocell49   2340  29683   4122  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1


5.16::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
*******************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -27151p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28085
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell48      1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  22112  -27151  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   5973  28085  -27151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -31902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       16163
-------------------------------------   ----- 
End-of-path arrival time (ps)           29327
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell47     1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  22996  -31902  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell7   6331  29327  -31902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -31877p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       16138
-------------------------------------   ----- 
End-of-path arrival time (ps)           29302
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell47     1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  22996  -31902  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell6   6306  29302  -31877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -30983p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       15244
-------------------------------------   ----- 
End-of-path arrival time (ps)           28408
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell47     1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell7      5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell7      3350  22996  -31902  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell8   5412  28408  -30983  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -30207p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       14468
-------------------------------------   ----- 
End-of-path arrival time (ps)           27633
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell47      1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  22996  -31902  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell17   4637  27633  -30207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -30064p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       14325
-------------------------------------   ----- 
End-of-path arrival time (ps)           27489
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell47      1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  22996  -31902  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell18   4493  27489  -30064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -29145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           26570
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell47      1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  22996  -31902  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell19   3574  26570  -29145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -29119p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       13380
-------------------------------------   ----- 
End-of-path arrival time (ps)           26544
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                         macrocell47      1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1          macrocell7       5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q               macrocell7       3350  22996  -31902  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell20   3548  26544  -29119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -28014p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                          -500
---------------------------------------------------   ---- 
End-of-path required time (ps)                          56

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           28069
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                        macrocell47    1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1         macrocell7     5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q              macrocell7     3350  22996  -31902  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell3   5073  28069  -28014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -27587p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                          -500
---------------------------------------------------   ---- 
End-of-path required time (ps)                          56

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                       14478
-------------------------------------   ----- 
End-of-path arrival time (ps)           27643
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                       macrocell47    1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1        macrocell7     5231  19646  -31902  RISE       1
\usec_counter:CounterUDB:hwCapture\/q             macrocell7     3350  22996  -31902  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell6   4647  27643  -27587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -27151p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28085
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell48      1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  22112  -27151  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   5973  28085  -27151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -26201p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       14931
-------------------------------------   ----- 
End-of-path arrival time (ps)           27135
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell48      1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  22112  -27151  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell16   5023  27135  -26201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -25581p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       14312
-------------------------------------   ----- 
End-of-path arrival time (ps)           26516
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell48      1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  22112  -27151  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4403  26516  -25581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -25036p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           25970
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell48      1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0                macrocell11      5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q                     macrocell11      3350  22112  -27151  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   3858  25970  -25036  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -23632p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       25164
-------------------------------------   ----- 
End-of-path arrival time (ps)           33291
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3090  24861  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  29991  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  29991  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  33291  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  33291  -23632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : -22591p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PPS(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        -2954

Launch Clock Arrival Time                       0
+ Clock path delay                      13165
+ Data path delay                        6472
-------------------------------------   ----- 
End-of-path arrival time (ps)           19637
 
Launch Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11269/q                                   macrocell47   1250  14415  -31902  RISE       1
\usec_counter:CounterUDB:prevCapture\/main_0  macrocell43   5222  19637  -22591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCapture\/clock_0               macrocell43         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -20995p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                          -500
-------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                        6444

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                       15236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27439
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell48    1250  13454  -27151  RISE       1
\Period:bSR:status_0\/main_0  macrocell11    5308  18762  -27151  RISE       1
\Period:bSR:status_0\/q       macrocell11    3350  22112  -27151  RISE       1
\Period:bSR:StsReg\/status_0  statusicell5   5327  27439  -20995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell5        0   6944  FALL       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -20332p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       21864
-------------------------------------   ----- 
End-of-path arrival time (ps)           29991
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3090  24861  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  29991  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  29991  -20332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -19071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7699

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       18643
-------------------------------------   ----- 
End-of-path arrival time (ps)           26770
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell8   4999  26770  -19071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -17745p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7699

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       17317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25444
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell7   3673  25444  -17745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -17162p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7699

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       16734
-------------------------------------   ----- 
End-of-path arrival time (ps)           24861
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_11406/q                                            macrocell49     1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/main_2          macrocell10     9044  18421  -23632  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell10     3350  21771  -23632  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   3090  24861  -17162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -15899p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         3434

Launch Clock Arrival Time                       0
+ Clock path delay                      12204
+ Data path delay                        7130
-------------------------------------   ----- 
End-of-path arrival time (ps)           19333
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell48   1250  13454  -27151  RISE       1
\Period:bSR:load_reg\/main_0  macrocell52   5880  19333  -15899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell52         0   6944  FALL       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22236
-------------------------------------   ----- 
End-of-path arrival time (ps)           22236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22236  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22236  -12577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -9277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18936
-------------------------------------   ----- 
End-of-path arrival time (ps)           18936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  18936  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  18936   -9277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11406/q
Path End       : \usec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -8605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                       0
+ Clock path delay                       8127
+ Data path delay                       10857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18984
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11406/q                                      macrocell49   1250   9377  -23632  RISE       1
\usec_counter:CounterUDB:count_stored_i\/main_0  macrocell46   9607  18984   -8605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:count_stored_i\/clock_0            macrocell46         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -8096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15975
-------------------------------------   ----- 
End-of-path arrival time (ps)           15975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell36     1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell1      3792   5042  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8392  -8096  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell2   7583  15975  -8096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -7584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell36     1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell1      3792   5042  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8392  -8096  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell3   7071  15462  -7584  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -7390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10511/q                                            macrocell38     1250   1250  -7390  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell6      3599   4849  -7390  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350   8199  -7390  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   6889  15089  -7390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -7014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14893
-------------------------------------   ----- 
End-of-path arrival time (ps)           14893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell36     1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell1      3792   5042  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8392  -8096  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6501  14893  -7014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -6525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14404
-------------------------------------   ----- 
End-of-path arrival time (ps)           14404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q              macrocell36     1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2                macrocell1      3792   5042  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8392  -8096  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell1   6012  14404  -6525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -5977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15636
-------------------------------------   ----- 
End-of-path arrival time (ps)           15636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15636  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15636   -5977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -4572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell19   5480  12401   -4572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -4080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17469
-------------------------------------   ----- 
End-of-path arrival time (ps)           17469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell36    1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/main_2    macrocell1     3792   5042  -8096  RISE       1
\TransmitShiftReg:bSR:status_0\/q         macrocell1     3350   8392  -8096  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0    statusicell1   9077  17469  -4080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -3707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17096
-------------------------------------   ----- 
End-of-path arrival time (ps)           17096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell6   1370   1370  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell7      0   1370  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell7   1200   2570  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell8      0   2570  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell8   2260   4830  -3707  RISE       1
\usec_counter:CounterUDB:status_0\/main_0             macrocell8      3055   7885  -3707  RISE       1
\usec_counter:CounterUDB:status_0\/q                  macrocell8      3350  11235  -3707  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5861  17096  -3707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -3663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell18   4571  11492   -3663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -3603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11432
-------------------------------------   ----- 
End-of-path arrival time (ps)           11432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell20   4511  11432   -3603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : -2804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           13183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2804  RISE       1
Net_10946/main_0                          macrocell51      3829  13183  -2804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -2785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell9   2410   9354  -2785  RISE       1
Net_686/main_2                              macrocell50     3810  13164  -2785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -2677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell14      2321   3571  -12577  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell14      3350   6921  -12577  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3585  10506   -2677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -1886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2804  RISE       1
Net_686/main_0                            macrocell50      2911  12265  -1886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : -1880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           12259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2804  RISE       1
cydff_1/main_0                            macrocell34      2904  12259  -1880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_2
Capture Clock  : Net_10946/clock_0
Path slack     : -1871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           12250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell9   2410   9354  -2785  RISE       1
Net_10946/main_2                            macrocell51     2896  12250  -1871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -1559p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10946/q                                  macrocell51      1250   1250  -1559  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell12   3783   5033  -1559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -1368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14757
-------------------------------------   ----- 
End-of-path arrival time (ps)           14757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell17   1370   1370  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell18      0   1370  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell18   1200   2570  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell19      0   2570  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell19   1200   3770  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell20      0   3770  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell20   2260   6030  -1368  RISE       1
\sec_counter:CounterUDB:status_0\/main_0             macrocell12      3051   9081  -1368  RISE       1
\sec_counter:CounterUDB:status_0\/q                  macrocell12      3350  12431  -1368  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2326  14757  -1368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1254p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11673
-------------------------------------   ----- 
End-of-path arrival time (ps)           11673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         1020   1020  -1254  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell21      4983   6003  -1254  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21      3350   9353  -1254  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2320  11673  -1254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -1252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14641
-------------------------------------   ----- 
End-of-path arrival time (ps)           14641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -1252  RISE       1
\sec_counter:CounterUDB:status_2\/main_0             macrocell13      3047   8977  -1252  RISE       1
\sec_counter:CounterUDB:status_2\/q                  macrocell13      3350  12327  -1252  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell6     2314  14641  -1252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell7   3690   8410   -712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell6   3688   8408   -709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -541p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_1/q                                  macrocell34      1250   1250   -541  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   2765   4015   -541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : Net_11406/clk_en
Capture Clock  : Net_11406/clock_0
Path slack     : -268p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8127
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19916

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           20184
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell15      7549  14494   -268  FALL       1
Net_11403/q         macrocell15      3350  17844   -268  FALL       1
Net_11406/clk_en    macrocell49      2340  20184   -268  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13489
-------------------------------------   ----- 
End-of-path arrival time (ps)           13489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell36    1250   1250  -8096  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell4     6566   7816   -100  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell4     3350  11166   -100  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2323  13489   -100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : -96p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    -96  RISE       1
My_wire_1/main_0                                    macrocell29     5315  10475    -96  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell8   2611   7331    368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13012
-------------------------------------   ----- 
End-of-path arrival time (ps)           13012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720  -7179  RISE       1
\usec_counter:CounterUDB:status_2\/main_0             macrocell9      2627   7347    377  RISE       1
\usec_counter:CounterUDB:status_2\/q                  macrocell9      3350  10697    377  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2315  13012    377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    -96  RISE       1
My_wire_0/main_0                                    macrocell27     4714   9874    505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 683p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell33   1250   1250    683  RISE       1
My_wire_1/main_3  macrocell29   8446   9696    683  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9294
-------------------------------------   ---- 
End-of-path arrival time (ps)           9294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    -96  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell26     4134   9294   1085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \sec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \sec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 1285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell17   1370   1370  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell18      0   1370  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell18   1200   2570  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell19      0   2570  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell19   1200   3770  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell20      0   3770  -1368  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell20   2260   6030  -1368  RISE       1
\sec_counter:CounterUDB:prevCompare\/main_0          macrocell54      3064   9094   1285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCompare\/clock_0                macrocell54         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -1252  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -1252  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell53      3066   8996   1383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/clock_0             macrocell53         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 1882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell35   1250   1250   1882  RISE       1
Net_10511/clk_en                             macrocell38   8657   9907   1882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 2270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell33   1250   1250    683  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell30   6859   8109   2270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell33   1250   1250    683  RISE       1
My_wire_2/main_0  macrocell31   6849   8099   2280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2928   5228   2471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 2472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell6   1370   1370  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell7      0   1370  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell7   1200   2570  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell8      0   2570  -3707  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell8   2260   4830  -3707  RISE       1
\usec_counter:CounterUDB:prevCompare\/main_0          macrocell45     3077   7907   2472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCompare\/clock_0               macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell5      2948   5248   2478  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell5      3350   8598   2478  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2313  10911   2478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 2592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell33   1250   1250    683  RISE       1
My_wire_0/main_2  macrocell27   6537   7787   2592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2786p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2786  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell14   3883  12037   2786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2789p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           12035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2786  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell13   3880  12035   2789  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 2916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160    -96  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell28     2303   7463   2916  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell17    760    760   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell18      0    760   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell18   1210   1970   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell19      0   1970   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell19   1210   3180   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell20      0   3180   2962  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell20   2740   5920   2962  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     4507  10427   2962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 2978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell42   1250   1250  -6849  RISE       1
My_wire_1/main_1  macrocell29   6151   7401   2978  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2980  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell2   3689   4899   2980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2980  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3687   4897   2982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \usec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 3032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450  -7179  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720  -7179  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell44     2627   7347   3032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell44         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3038p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   3038  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell10   3630  11785   3038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3040p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1210   8154   3038  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell9   3628  11783   3040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 3060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell33   1250   1250    683  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell28   6069   7319   3060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 3386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell42   1250   1250  -6849  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell26   5743   6993   3386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 3438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell42   1250   1250  -6849  RISE       1
preouts_2/clk_en  macrocell33   7101   8351   3438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 3492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell40   1250   1250   3492  RISE       1
cydff_5/main_0  macrocell39   5637   6887   3492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : 3689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell42   1250   1250  -6849  RISE       1
My_wire_0/main_1  macrocell27   5440   6690   3689  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3875p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2786  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell16   2794  10948   3875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3899p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   2786  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell15   2770  10925   3899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 3979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell33   1250   1250    683  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell26   5150   6400   3979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2980  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell3   2603   3813   4066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2980  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell4   2600   3810   4069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4107p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   3038  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell11   2562  10716   4107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4110p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   3038  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell12   2559  10713   4110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 4337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell40   1250   1250   3492  RISE       1
cydff_8/clk_en  macrocell41   6202   7452   4337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC24:counterdp:u0\/z0       datapathcell6    760    760   4502  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell7      0    760   4502  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u1\/z0       datapathcell7   1210   1970   4502  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell8      0   1970   4502  RISE       1
\usec_counter:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell8   2740   4710   4502  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4177   8887   4502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 4727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell39   1250   1250   4727  RISE       1
Net_1037/main_0  macrocell40   4401   5651   4727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 4764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell28   1250   1250   4764  RISE       1
My_wire_1/main_4                      macrocell29   4365   5615   4764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 5093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell42   1250   1250  -6849  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell28   4036   5286   5093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell35     2936   5236   5142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 5302p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -1254  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell62   4057   5077   5302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 5313p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -1254  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell69   4046   5066   5313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 5316p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -1254  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell68   4043   5063   5316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 5316p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -1254  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell70   4043   5063   5316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell36   1250   1250  -8096  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell32   3792   5042   5337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell31   1250   1250   5341  RISE       1
My_wire_2/main_2  macrocell31   3788   5038   5341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  -7942  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0   macrocell32    2837   4887   5492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_10946/main_1
Capture Clock  : Net_10946/clock_0
Path slack     : 5756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell50   1250   1250   5756  RISE       1
Net_10946/main_1  macrocell51   3373   4623   5756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 5987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell29   1250   1250   5987  RISE       1
My_wire_1/main_2  macrocell29   3141   4391   5987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 6003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6003  RISE       1
preouts_2/main_0                      macrocell33    2326   4376   6003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 6071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell42   1250   1250  -6849  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell37   3058   4308   6071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 6084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell42   1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell32   4455   5705   6084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 6484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell42     1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell3   4055   5305   6484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 6529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell42    1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   4010   5260   6529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 6529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell42     1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell4   4010   5260   6529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 6562p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3817
-------------------------------------   ---- 
End-of-path arrival time (ps)           3817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020  -1254  RISE       1
\UART:BUART:rx_last\/main_0  macrocell71   2797   3817   6562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 6576p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1020   1020  -1254  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell65   2783   3803   6576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 6680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  -7942  RISE       1
Net_10511/ap_0                           macrocell38    5159   7209   6680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 6811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell27   1250   1250   6811  RISE       1
My_wire_0/main_4  macrocell27   2318   3568   6811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:overflow_reg_i\/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 6827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:overflow_reg_i\/clock_0            macrocell44         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\usec_counter:CounterUDB:overflow_reg_i\/q      macrocell44   1250   1250  -12558  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_0  macrocell55   2302   3552    6827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell55         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell40   1250   1250   3492  RISE       1
Net_1037/main_1  macrocell40   2295   3545   6834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell30   1250   1250   6838  RISE       1
My_wire_2/main_1                      macrocell31   2290   3540   6838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell26   1250   1250   6841  RISE       1
My_wire_0/main_3                      macrocell27   2288   3538   6841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell50   1250   1250   5756  RISE       1
Net_686/main_1  macrocell50   2287   3537   6842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290   6917  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    4182   6472   6917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 7179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell38   1250   1250  -7390  RISE       1
cydff_5/ap_0  macrocell39   5460   6710   7179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 7179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell38   1250   1250  -7390  RISE       1
cydff_8/ap_0  macrocell41   5460   6710   7179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 7457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell42    1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell1   3082   4332   7457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 7457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell42     1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell1   3082   4332   7457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 7580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell42     1250   1250  -6849  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell2   2959   4209   7580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 7610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell41   1250   1250   7610  RISE       1
Net_10749/clk_en  macrocell42   2929   4179   7610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 8054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell38   1250   1250  -7390  RISE       1
Net_10749/ap_0  macrocell42   4585   5835   8054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell12      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell12   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell11      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell16   2480   9424   8209  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 8782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell38   1250   1250  -7390  RISE       1
preouts_2/ar_0  macrocell33   3857   5107   8782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 9381p

Capture Clock Arrival Time                              0
+ Clock path delay                                  13165
+ Cycle adjust (CyBUS_CLK:R#6 vs. PPS(0)_PAD:R#8)     556
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13720

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   9381  RISE       1
Net_11269/ar_0                             macrocell47    2289   4339   9381  RISE       1

Capture Clock Path
pin name                                        model name                    delay     AT  edge  Fanout
----------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
PPS(0)/pad_in                                   iocell13                          0      0  RISE       1
PPS(0)/fb                                       iocell13                       7563   7563  RISE       1
Net_11269/clock_0                               macrocell47                    5602  13165  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 9709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell38   1250   1250  -7390  RISE       1
Net_1037/ap_0  macrocell40   2929   4179   9709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell10    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell9       0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell11      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell11    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell10      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell10      0   6944  FALL       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell14    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell13      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell15    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell14      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell2      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell2    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell3      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell3    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_11406/main_0
Capture Clock  : Net_11406/clock_0
Path slack     : 13879p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          8127
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18506

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell50   1250   1250  13879  RISE       1
Net_11406/main_0  macrocell49   3377   4627  13879  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11406/clock_0                                       macrocell49      8127   8127  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 18234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                    12204
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        22583

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  18234  RISE       1
cydff_10/main_0                           macrocell48    2298   4348  18234  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell48     11204  12204  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13004273p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18144
-------------------------------------   ----- 
End-of-path arrival time (ps)           18144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell20   9885  11135  13004273  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  14485  13004273  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3660  18144  13004273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell62      1250   1250  13004273  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell23  12277  13527  13008241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13009312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14956
-------------------------------------   ----- 
End-of-path arrival time (ps)           14956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell65  13706  14956  13009312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13009865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14403
-------------------------------------   ----- 
End-of-path arrival time (ps)           14403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell63  13153  14403  13009865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13010256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell58      1250   1250  13010256  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell17      4473   5723  13010256  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17      3350   9073  13010256  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell22   2259  11332  13010256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12770
-------------------------------------   ----- 
End-of-path arrival time (ps)           12770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell67  11520  12770  13011498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13011498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12770
-------------------------------------   ----- 
End-of-path arrival time (ps)           12770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell70  11520  12770  13011498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13012558p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell64  10460  11710  13012558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013636p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8132
-------------------------------------   ---- 
End-of-path arrival time (ps)           8132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell61      1250   1250  13011253  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell23   6882   8132  13013636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13013832p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell23   3580   3580  13013832  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell22      2288   5868  13013832  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell22      3350   9218  13013832  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell8     4228  13446  13013832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13014201p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell21   3580   3580  13014201  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18      3899   7479  13014201  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18      3350  10829  13014201  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell7     2248  13077  13014201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13014836p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell62   1250   1250  13004273  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell62   8182   9432  13014836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13015368p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell58      1250   1250  13010256  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell21   5150   6400  13015368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13015521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell67   7497   8747  13015521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13015521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell70   7497   8747  13015521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13016102p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell66      1250   1250  13016102  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell23   4416   5666  13016102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13016293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell67   6725   7975  13016293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13016293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell70   6725   7975  13016293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13016881p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell67   6137   7387  13016881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13016881p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell70   6137   7387  13016881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13016901p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell57      1250   1250  13011119  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell21   3616   4866  13016901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13017054p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell62   5964   7214  13017054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017350p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  13016102  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell63   5668   6918  13017350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13017422  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell63   4906   6846  13017422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13017457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell62   5561   6811  13017457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017459p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13017459  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell63   4869   6809  13017459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13017422  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell64   4837   6777  13017491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017515p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13017459  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell64   4813   6753  13017515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017527p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell21   3580   3580  13014201  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell58      3161   6741  13017527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017648p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13016102  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell64   5370   6620  13017648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13017660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell21   4370   4370  13017660  RISE       1
\UART:BUART:txn\/main_3                macrocell56      2238   6608  13017660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13017827p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell62   5190   6440  13017827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017849p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell64   5169   6419  13017849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13010256  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell58   5132   6382  13017885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13017979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13017422  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell65   4349   6289  13017979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018012p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13017459  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell65   4316   6256  13018012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018039p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018039  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell64   4289   6229  13018039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018231p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13016102  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell62   4786   6036  13018231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018240p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024648

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell63      1250   1250  13013837  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell23   5158   6408  13018240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell23      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13018240p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13016102  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell70   4777   6027  13018240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13018272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell22    190    190  13012466  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell21   3306   3496  13018272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell21      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018545p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13010256  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell59   4473   5723  13018545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13018545p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell58   1250   1250  13010256  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell60   4473   5723  13018545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018565p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13016102  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell65   4453   5703  13018565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018953p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018039  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell65   3375   5315  13018953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018039  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell63   3362   5302  13018966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019075p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13010256  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell57   3943   5193  13019075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell58   1250   1250  13010256  RISE       1
\UART:BUART:txn\/main_2    macrocell56   3937   5187  13019080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell65   3821   5071  13019197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell63   3686   4936  13019332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell65   3673   4923  13019345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019407p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell57   1250   1250  13011119  RISE       1
\UART:BUART:txn\/main_1    macrocell56   3611   4861  13019407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13011119  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell59   3610   4860  13019408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13019408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell57   1250   1250  13011119  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell60   3610   4860  13019408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13011119  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell58   3606   4856  13019411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019437p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell63   3581   4831  13019437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13019669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13017422  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell62   2659   4599  13019669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13019693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13017459  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell62   2635   4575  13019693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019700  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell66   2628   4568  13019700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13019700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019700  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell68   2628   4568  13019700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13019701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019700  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell69   2627   4567  13019701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019703  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell66   2625   4565  13019703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13019703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019703  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell68   2625   4565  13019703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13019704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019703  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell69   2624   4564  13019704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019709p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13019709  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell57   3309   4559  13019709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019712p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13019709  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell59   3306   4556  13019712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell60   1250   1250  13019709  RISE       1
\UART:BUART:txn\/main_6   macrocell56   3305   4555  13019713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13019770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell69   1250   1250  13013659  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell69   3248   4498  13019770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13019774p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell69   1250   1250  13013659  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell68   3244   4494  13019774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13019774p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell69   1250   1250  13013659  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell70   3244   4494  13019774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13019776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q      macrocell69   1250   1250  13013659  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell62   3241   4491  13019776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13011119  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell57   3180   4430  13019838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019866p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell59   1250   1250  13011585  RISE       1
\UART:BUART:txn\/main_4    macrocell56   3152   4402  13019866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13011585  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell59   3143   4393  13019875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13019875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13011585  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell60   3143   4393  13019875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13011585  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell57   3130   4380  13019887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019891p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13011585  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell58   3127   4377  13019891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13019986p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018039  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell62   2342   4282  13019986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020020p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13020020  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell66   2308   4248  13020020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13019709  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell58   2989   4239  13020029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13011253  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell64   2908   4158  13020110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020213p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell63   2804   4054  13020213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell65   1250   1250  13009550  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell65   2777   4027  13020241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell64   1250   1250  13011573  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell64   2590   3840  13020428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell68   1250   1250  13013877  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell62   2586   3836  13020432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell68   1250   1250  13013877  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell68   2585   3835  13020433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13020433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell68   1250   1250  13013877  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell70   2585   3835  13020433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020480p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell56   1250   1250  13020480  RISE       1
\UART:BUART:txn\/main_0  macrocell56   2538   3788  13020480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell22    190    190  13012466  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell58      3451   3641  13020627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3627
-------------------------------------   ---- 
End-of-path arrival time (ps)           3627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell22    190    190  13012466  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell57      3437   3627  13020641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020726p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell71   1250   1250  13020726  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell65   2292   3542  13020726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell22    190    190  13012466  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell59      3322   3512  13020756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13020756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell22    190    190  13012466  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell60      3322   3512  13020756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13021083p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell22    190    190  13021083  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell59      2995   3185  13021083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13021090p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell22    190    190  13021083  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell57      2987   3177  13021090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13021216p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3052
-------------------------------------   ---- 
End-of-path arrival time (ps)           3052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell22      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell22    190    190  13021083  RISE       1
\UART:BUART:txn\/main_5                      macrocell56      2862   3052  13021216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13021466p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell70    1250   1250  13021466  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell8   4561   5811  13021466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

