VMALLOC_SYNC_ALL_FFFFFF8008101DC8[(IMPORTING arm_state) p: s ]:THEORY 

    BEGIN 


    p0: s = init %  p

    ret_0               : Theory =    ret               [ p0                       ]  {{Diag:= bv( 0b11010110010111110000001111000000 ) , addr:= 18446738260974290538}}

    B_post: s = ret_0.post

    %|- *_TCC*: PROOF (eval-formula) QED

END VMALLOC_SYNC_ALL_FFFFFF8008101DC8