// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/16/2018 13:55:05"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PC[9]~DUPLICATE_q ;
wire \PC[4]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~33_sumout ;
wire \PC[2]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~46 ;
wire \Add0~97_sumout ;
wire \imem~46_combout ;
wire \imem~61_combout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \imem~68_combout ;
wire \imem~31_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \imem~65_combout ;
wire \imem~107_combout ;
wire \Add0~45_sumout ;
wire \imem~85_combout ;
wire \imem~84_combout ;
wire \imem~104_combout ;
wire \imem~91_combout ;
wire \imem~90_combout ;
wire \imem~92_combout ;
wire \Add0~37_sumout ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~94 ;
wire \Add3~97_sumout ;
wire \selpcplus_M~q ;
wire \imem~38_combout ;
wire \imem~37_combout ;
wire \imem~39_combout ;
wire \imem~32_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \imem~116_combout ;
wire \imem~115_combout ;
wire \imem~117_combout ;
wire \imem~69_combout ;
wire \Selector33~0_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \imem~42_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \imem~36_combout ;
wire \Selector37~1_combout ;
wire \imem~93_combout ;
wire \Selector37~0_combout ;
wire \Selector37~2_combout ;
wire \imem~10_combout ;
wire \imem~7_combout ;
wire \imem~9_combout ;
wire \imem~8_combout ;
wire \imem~11_combout ;
wire \imem~33_combout ;
wire \imem~81_combout ;
wire \imem~83_combout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \imem~87_combout ;
wire \imem~89_combout ;
wire \aluin2_A[0]~3_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \Selector38~0_combout ;
wire \Selector30~0_combout ;
wire \imem~86_combout ;
wire \Selector35~0_combout ;
wire \WideOr2~2_combout ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \imem~2_combout ;
wire \imem~1_combout ;
wire \imem~3_combout ;
wire \WideOr8~0_combout ;
wire \WideOr8~2_combout ;
wire \WideOr8~1_combout ;
wire \Decoder1~1_combout ;
wire \imem~56_combout ;
wire \imem~55_combout ;
wire \imem~80_combout ;
wire \Selector44~0_combout ;
wire \imem~4_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \imem~76_combout ;
wire \imem~75_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \imem~79_combout ;
wire \Selector43~0_combout ;
wire \imem~73_combout ;
wire \Selector42~0_combout ;
wire \imem~24_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \Selector46~0_combout ;
wire \imem~21_combout ;
wire \imem~20_combout ;
wire \imem~19_combout ;
wire \imem~22_combout ;
wire \imem~15_combout ;
wire \imem~16_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \Selector45~0_combout ;
wire \wregno_M[2]~DUPLICATE_q ;
wire \flush_D~0_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~96_combout ;
wire \Selector42~1_combout ;
wire \imem~109_combout ;
wire \imem~110_combout ;
wire \imem~111_combout ;
wire \imem~13_combout ;
wire \imem~114_combout ;
wire \imem~51_combout ;
wire \imem~50_combout ;
wire \imem~52_combout ;
wire \imem~27_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \imem~30_combout ;
wire \Selector47~0_combout ;
wire \flush_D~1_combout ;
wire \isjump_M~q ;
wire \flush_D~3_combout ;
wire \flush_D~2_combout ;
wire \flush_D~4_combout ;
wire \flush_D~5_combout ;
wire \always9~0_combout ;
wire \wrreg_M~0_combout ;
wire \wrreg_M~q ;
wire \regs~3314_combout ;
wire \regs~3315_combout ;
wire \regs~743_q ;
wire \regs~711feeder_combout ;
wire \regs~3318_combout ;
wire \regs~3319_combout ;
wire \regs~711_q ;
wire \regs~2794_combout ;
wire \regs~2795_combout ;
wire \regs~615_q ;
wire \regs~2778_combout ;
wire \regs~2779_combout ;
wire \regs~551DUPLICATE_q ;
wire \regs~583feeder_combout ;
wire \regs~2786_combout ;
wire \regs~2787_combout ;
wire \regs~583_q ;
wire \regs~2770_combout ;
wire \regs~2771_combout ;
wire \regs~519DUPLICATE_q ;
wire \regs~2984_combout ;
wire \regs~679feeder_combout ;
wire \regs~3312_combout ;
wire \regs~3313_combout ;
wire \regs~679_q ;
wire \regs~647feeder_combout ;
wire \regs~3316_combout ;
wire \regs~3317_combout ;
wire \regs~647_q ;
wire \regs~2315_combout ;
wire \regs~3304_combout ;
wire \regs~3305_combout ;
wire \regs~1191_q ;
wire \regs~3310_combout ;
wire \regs~3311_combout ;
wire \regs~1223_q ;
wire \regs~3306_combout ;
wire \regs~3307_combout ;
wire \regs~1255_q ;
wire \regs~2780_combout ;
wire \regs~2781_combout ;
wire \regs~1063_q ;
wire \regs~2788_combout ;
wire \regs~2789_combout ;
wire \regs~1095_q ;
wire \regs~2796_combout ;
wire \regs~2797_combout ;
wire \regs~1127_q ;
wire \regs~1031feeder_combout ;
wire \regs~2772_combout ;
wire \regs~2773_combout ;
wire \regs~1031_q ;
wire \regs~2980_combout ;
wire \regs~3308_combout ;
wire \regs~3309_combout ;
wire \regs~1159_q ;
wire \regs~2311_combout ;
wire \regs~3298_combout ;
wire \regs~3299_combout ;
wire \regs~231_q ;
wire \regs~3296_combout ;
wire \regs~3297_combout ;
wire \regs~167_q ;
wire \regs~199feeder_combout ;
wire \regs~3302_combout ;
wire \regs~3303_combout ;
wire \regs~199_q ;
wire \regs~2792_combout ;
wire \regs~2793_combout ;
wire \regs~103_q ;
wire \regs~2784_combout ;
wire \regs~2785_combout ;
wire \regs~71_q ;
wire \regs~7feeder_combout ;
wire \regs~2768_combout ;
wire \regs~2769_combout ;
wire \regs~7_q ;
wire \regs~2976_combout ;
wire \regs~3300_combout ;
wire \regs~3301_combout ;
wire \regs~135_q ;
wire \regs~2307_combout ;
wire \regs~3322_combout ;
wire \regs~3323_combout ;
wire \regs~1767_q ;
wire \regs~3326_combout ;
wire \regs~3327_combout ;
wire \regs~1735_q ;
wire \regs~1703feeder_combout ;
wire \regs~3320_combout ;
wire \regs~3321_combout ;
wire \regs~1703_q ;
wire \regs~2782_combout ;
wire \regs~2783_combout ;
wire \regs~1575_q ;
wire \regs~2798_combout ;
wire \regs~2799_combout ;
wire \regs~1639_q ;
wire \regs~2790_combout ;
wire \regs~2791_combout ;
wire \regs~1607_q ;
wire \regs~2774_combout ;
wire \regs~2775_combout ;
wire \regs~1543_q ;
wire \regs~2988_combout ;
wire \regs~1671feeder_combout ;
wire \regs~3324_combout ;
wire \regs~3325_combout ;
wire \regs~1671_q ;
wire \regs~2319_combout ;
wire \regs~2323_combout ;
wire \imem~57_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~58_combout ;
wire \imem~59_combout ;
wire \imem~60_combout ;
wire \selmemout_M~q ;
wire \selaluout_D~0_combout ;
wire \selaluout_M~q ;
wire \imem~70_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \aluin2_A[6]~17_combout ;
wire \regs~614_q ;
wire \regs~102_q ;
wire \regs~1638_q ;
wire \regs~1126_q ;
wire \regs~2393_combout ;
wire \regs~582_q ;
wire \regs~70_q ;
wire \regs~1606_q ;
wire \regs~1094_q ;
wire \regs~2392_combout ;
wire \regs~1030_q ;
wire \regs~518feeder_combout ;
wire \regs~518_q ;
wire \regs~1542feeder_combout ;
wire \regs~1542_q ;
wire \regs~6feeder_combout ;
wire \regs~6_q ;
wire \regs~2390_combout ;
wire \regs~1062_q ;
wire \regs~38feeder_combout ;
wire \regs~2776_combout ;
wire \regs~2777_combout ;
wire \regs~38_q ;
wire \regs~550feeder_combout ;
wire \regs~550_q ;
wire \regs~1574feeder_combout ;
wire \regs~1574_q ;
wire \regs~2391_combout ;
wire \regs~2394_combout ;
wire \Selector25~0_combout ;
wire \regs~517feeder_combout ;
wire \regs~517_q ;
wire \regs~581feeder_combout ;
wire \regs~581_q ;
wire \regs~549_q ;
wire \regs~613_q ;
wire \regs~2369_combout ;
wire \regs~1541feeder_combout ;
wire \regs~1541_q ;
wire \regs~1605feeder_combout ;
wire \regs~1605_q ;
wire \regs~1573feeder_combout ;
wire \regs~1573_q ;
wire \regs~1637feeder_combout ;
wire \regs~1637DUPLICATE_q ;
wire \regs~2371_combout ;
wire \regs~1029_q ;
wire \regs~1061feeder_combout ;
wire \regs~1061_q ;
wire \regs~1125feeder_combout ;
wire \regs~1125_q ;
wire \regs~1093feeder_combout ;
wire \regs~1093_q ;
wire \regs~2370_combout ;
wire \regs~5feeder_combout ;
wire \regs~5_q ;
wire \regs~69feeder_combout ;
wire \regs~69_q ;
wire \regs~37_q ;
wire \regs~101feeder_combout ;
wire \regs~101_q ;
wire \regs~2368_combout ;
wire \regs~2372_combout ;
wire \regs~1572feeder_combout ;
wire \regs~1572_q ;
wire \regs~548_q ;
wire \regs~1060_q ;
wire \regs~36feeder_combout ;
wire \regs~36DUPLICATE_q ;
wire \regs~2347_combout ;
wire \regs~1604_q ;
wire \regs~580_q ;
wire \regs~68_q ;
wire \regs~1092_q ;
wire \regs~2348_combout ;
wire \regs~1124_q ;
wire \regs~612_q ;
wire \regs~100feeder_combout ;
wire \regs~100_q ;
wire \regs~1636_q ;
wire \regs~2349_combout ;
wire \regs~4feeder_combout ;
wire \regs~4_q ;
wire \regs~1028_q ;
wire \regs~516feeder_combout ;
wire \regs~516_q ;
wire \regs~1540feeder_combout ;
wire \regs~1540_q ;
wire \regs~2346_combout ;
wire \regs~2350_combout ;
wire \imem~64_combout ;
wire \aluin2_A[4]~18_combout ;
wire \Selector27~0_combout ;
wire \wregval_M[29]~2_combout ;
wire \aluin2_A[3]~11_combout ;
wire \Selector28~0_combout ;
wire \regs~1122feeder_combout ;
wire \regs~1122_q ;
wire \regs~98feeder_combout ;
wire \regs~98_q ;
wire \regs~1634_q ;
wire \regs~610_q ;
wire \regs~2701_combout ;
wire \regs~546_q ;
wire \regs~1058feeder_combout ;
wire \regs~1058_q ;
wire \regs~34feeder_combout ;
wire \regs~34_q ;
wire \regs~1570DUPLICATE_q ;
wire \regs~2699_combout ;
wire \regs~66_q ;
wire \regs~1602_q ;
wire \regs~1090_q ;
wire \regs~578_q ;
wire \regs~2700_combout ;
wire \regs~1026feeder_combout ;
wire \regs~1026_q ;
wire \regs~514feeder_combout ;
wire \regs~514_q ;
wire \regs~2feeder_combout ;
wire \regs~2_q ;
wire \regs~1538feeder_combout ;
wire \regs~1538DUPLICATE_q ;
wire \regs~2698_combout ;
wire \regs~2702_combout ;
wire \Add0~94 ;
wire \Add0~5_sumout ;
wire \regs~168_q ;
wire \regs~232_q ;
wire \regs~200_q ;
wire \regs~104feeder_combout ;
wire \regs~104_q ;
wire \regs~72DUPLICATE_q ;
wire \regs~40_q ;
wire \regs~8feeder_combout ;
wire \regs~8_q ;
wire \regs~2960_combout ;
wire \regs~136_q ;
wire \regs~2285_combout ;
wire \regs~744_q ;
wire \regs~680_q ;
wire \regs~712_q ;
wire \regs~552_q ;
wire \regs~584_q ;
wire \regs~616_q ;
wire \regs~520feeder_combout ;
wire \regs~520_q ;
wire \regs~2968_combout ;
wire \regs~648_q ;
wire \regs~2293_combout ;
wire \regs~1256feeder_combout ;
wire \regs~1256_q ;
wire \regs~1192feeder_combout ;
wire \regs~1192_q ;
wire \regs~1224feeder_combout ;
wire \regs~1224_q ;
wire \regs~1064_q ;
wire \regs~1096_q ;
wire \regs~1128DUPLICATE_q ;
wire \regs~1032feeder_combout ;
wire \regs~1032_q ;
wire \regs~2964_combout ;
wire \regs~1160feeder_combout ;
wire \regs~1160_q ;
wire \regs~2289_combout ;
wire \regs~1768_q ;
wire \regs~1704_q ;
wire \regs~1736_q ;
wire \regs~1640_q ;
wire \regs~1576feeder_combout ;
wire \regs~1576_q ;
wire \regs~1608_q ;
wire \regs~1544feeder_combout ;
wire \regs~1544_q ;
wire \regs~2972_combout ;
wire \regs~1672_q ;
wire \regs~2297_combout ;
wire \regs~2301_combout ;
wire \aluin2_A[8]~14_combout ;
wire \Selector23~0_combout ;
wire \Add2~114 ;
wire \Add2~105_sumout ;
wire \Add1~10 ;
wire \Add1~114 ;
wire \Add1~105_sumout ;
wire \Selector23~1_combout ;
wire \aluout_M[8]~DUPLICATE_q ;
wire \Equal5~0_combout ;
wire \Equal4~6_combout ;
wire \dbus[1]~0_combout ;
wire \memout_M[0]~0_combout ;
wire \wregval_M[10]~3_combout ;
wire \wrmem_M~0_combout ;
wire \wrmem_M~q ;
wire \imem~49_combout ;
wire \aluin2_A[13]~0_combout ;
wire \aluout_M[15]~feeder_combout ;
wire \always4~0_combout ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ;
wire \aluout_M[15]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ;
wire \imem~74_combout ;
wire \wregval_M[8]~0_combout ;
wire \always5~0_combout ;
wire \wregval_M[9]~38_combout ;
wire \dbus[2]~3_combout ;
wire \timer|DBUS[31]~0_combout ;
wire \timer|DBUS[31]~1_combout ;
wire \dbus[2]~4_combout ;
wire \HexOut[10]~4_combout ;
wire \timer|lim[0]~0_combout ;
wire \timer|lim[0]~1_combout ;
wire \dbus~1_combout ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ;
wire \aluin2_A[10]~2_combout ;
wire \wregval_M[11]~63_combout ;
wire \regs~1708feeder_combout ;
wire \regs~1708_q ;
wire \regs~1772_q ;
wire \regs~1740_q ;
wire \regs~1580_q ;
wire \regs~1644DUPLICATE_q ;
wire \regs~1612_q ;
wire \regs~1548DUPLICATE_q ;
wire \regs~3068_combout ;
wire \regs~1676_q ;
wire \regs~2434_combout ;
wire \regs~236_q ;
wire \regs~204feeder_combout ;
wire \regs~204_q ;
wire \regs~172feeder_combout ;
wire \regs~172_q ;
wire \regs~108DUPLICATE_q ;
wire \regs~76DUPLICATE_q ;
wire \regs~44_q ;
wire \regs~12_q ;
wire \regs~3056_combout ;
wire \regs~140feeder_combout ;
wire \regs~140_q ;
wire \regs~2422_combout ;
wire \regs~1196feeder_combout ;
wire \regs~1196_q ;
wire \regs~1260_q ;
wire \regs~1228feeder_combout ;
wire \regs~1228_q ;
wire \regs~1068feeder_combout ;
wire \regs~1068_q ;
wire \regs~1100_q ;
wire \regs~1036_q ;
wire \regs~3060_combout ;
wire \regs~1164feeder_combout ;
wire \regs~1164_q ;
wire \regs~2426_combout ;
wire \regs~684_q ;
wire \regs~748_q ;
wire \regs~716_q ;
wire \regs~620_q ;
wire \regs~588_q ;
wire \regs~556feeder_combout ;
wire \regs~556_q ;
wire \regs~524_q ;
wire \regs~3064_combout ;
wire \regs~652_q ;
wire \regs~2430_combout ;
wire \regs~2438_combout ;
wire \HexOut[12]~5_combout ;
wire \HexOut[12]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \timer|cnt[10]~DUPLICATE_q ;
wire \timer|wrCnt~0_combout ;
wire \dbus[8]~5_combout ;
wire \switches|wrSctrl~combout ;
wire \dbus[3]~100_combout ;
wire \wmemval_M[14]~feeder_combout ;
wire \timer|lim[14]~feeder_combout ;
wire \timer|Add1~70 ;
wire \timer|Add1~97_sumout ;
wire \timer|Add2~73_sumout ;
wire \timer|wrCtl~combout ;
wire \timer|clkTimer_div[31]~0_combout ;
wire \timer|Add2~74 ;
wire \timer|Add2~69_sumout ;
wire \timer|Add2~70 ;
wire \timer|Add2~89_sumout ;
wire \timer|Add2~90 ;
wire \timer|Add2~85_sumout ;
wire \timer|clkTimer_div[3]~DUPLICATE_q ;
wire \timer|Add2~86 ;
wire \timer|Add2~81_sumout ;
wire \timer|Add2~82 ;
wire \timer|Add2~77_sumout ;
wire \timer|clkTimer_div[5]~DUPLICATE_q ;
wire \timer|Add2~78 ;
wire \timer|Add2~65_sumout ;
wire \timer|Add2~66 ;
wire \timer|Add2~61_sumout ;
wire \timer|Add2~62 ;
wire \timer|Add2~57_sumout ;
wire \timer|Add2~58 ;
wire \timer|Add2~97_sumout ;
wire \timer|Add2~98 ;
wire \timer|Add2~93_sumout ;
wire \timer|Add2~94 ;
wire \timer|Add2~113_sumout ;
wire \timer|Add2~114 ;
wire \timer|Add2~109_sumout ;
wire \timer|Add2~110 ;
wire \timer|Add2~105_sumout ;
wire \timer|Add2~106 ;
wire \timer|Add2~101_sumout ;
wire \timer|Add2~102 ;
wire \timer|Add2~125_sumout ;
wire \timer|Add2~126 ;
wire \timer|Add2~121_sumout ;
wire \timer|Add2~122 ;
wire \timer|Add2~117_sumout ;
wire \timer|Add2~118 ;
wire \timer|Add2~53_sumout ;
wire \timer|Add2~54 ;
wire \timer|Add2~49_sumout ;
wire \timer|Add2~50 ;
wire \timer|Add2~45_sumout ;
wire \timer|Add2~46 ;
wire \timer|Add2~41_sumout ;
wire \timer|Add2~42 ;
wire \timer|Add2~37_sumout ;
wire \timer|Add2~38 ;
wire \timer|Add2~33_sumout ;
wire \timer|clkTimer_div[23]~DUPLICATE_q ;
wire \timer|Add2~34 ;
wire \timer|Add2~29_sumout ;
wire \timer|Add2~30 ;
wire \timer|Add2~25_sumout ;
wire \timer|clkTimer_div[25]~DUPLICATE_q ;
wire \timer|Add2~26 ;
wire \timer|Add2~21_sumout ;
wire \timer|Add2~22 ;
wire \timer|Add2~17_sumout ;
wire \timer|Add2~18 ;
wire \timer|Add2~13_sumout ;
wire \timer|Add2~14 ;
wire \timer|Add2~9_sumout ;
wire \timer|Add2~10 ;
wire \timer|Add2~5_sumout ;
wire \timer|Add2~6 ;
wire \timer|Add2~1_sumout ;
wire \timer|LessThan0~0_combout ;
wire \timer|LessThan0~2_combout ;
wire \timer|clkTimer_div[15]~DUPLICATE_q ;
wire \timer|clkTimer_div[16]~DUPLICATE_q ;
wire \timer|LessThan0~7_combout ;
wire \timer|clkTimer_div[7]~DUPLICATE_q ;
wire \timer|clkTimer_div[4]~DUPLICATE_q ;
wire \timer|LessThan0~3_combout ;
wire \timer|LessThan0~4_combout ;
wire \timer|clkTimer_div[12]~DUPLICATE_q ;
wire \timer|clkTimer_div[11]~DUPLICATE_q ;
wire \timer|LessThan0~5_combout ;
wire \timer|LessThan0~6_combout ;
wire \timer|LessThan0~1_combout ;
wire \timer|LessThan0~8_combout ;
wire \timer|cnt~0_combout ;
wire \timer|cnt~32_combout ;
wire \timer|cnt[14]~DUPLICATE_q ;
wire \dbus[14]~79_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dbus[14]~78_combout ;
wire \dbus[14]~80_combout ;
wire \wregval_M[14]~57_combout ;
wire \wregval_M[14]~58_combout ;
wire \regs~1710feeder_combout ;
wire \regs~1710_q ;
wire \regs~1774_q ;
wire \regs~1742_q ;
wire \regs~1646_q ;
wire \regs~1582feeder_combout ;
wire \regs~1582_q ;
wire \regs~1614feeder_combout ;
wire \regs~1614DUPLICATE_q ;
wire \regs~1550DUPLICATE_q ;
wire \regs~3196_combout ;
wire \regs~1678feeder_combout ;
wire \regs~1678_q ;
wire \regs~2610_combout ;
wire \regs~238_q ;
wire \regs~174feeder_combout ;
wire \regs~174_q ;
wire \regs~206feeder_combout ;
wire \regs~206_q ;
wire \regs~46_q ;
wire \regs~110_q ;
wire \regs~78feeder_combout ;
wire \regs~78_q ;
wire \regs~14_q ;
wire \regs~3184_combout ;
wire \regs~142feeder_combout ;
wire \regs~142_q ;
wire \regs~2598_combout ;
wire \regs~750_q ;
wire \regs~686feeder_combout ;
wire \regs~686_q ;
wire \regs~718feeder_combout ;
wire \regs~718_q ;
wire \regs~622_q ;
wire \regs~590_q ;
wire \regs~558feeder_combout ;
wire \regs~558DUPLICATE_q ;
wire \regs~526_q ;
wire \regs~3192_combout ;
wire \regs~654feeder_combout ;
wire \regs~654_q ;
wire \regs~2606_combout ;
wire \regs~1262_q ;
wire \regs~1198feeder_combout ;
wire \regs~1198_q ;
wire \regs~1230feeder_combout ;
wire \regs~1230_q ;
wire \regs~1070feeder_combout ;
wire \regs~1070DUPLICATE_q ;
wire \regs~1102feeder_combout ;
wire \regs~1102DUPLICATE_q ;
wire \regs~1134_q ;
wire \regs~1038_q ;
wire \regs~3188_combout ;
wire \regs~1166feeder_combout ;
wire \regs~1166_q ;
wire \regs~2602_combout ;
wire \regs~2614_combout ;
wire \regs~2596_combout ;
wire \regs~1550_q ;
wire \regs~2593_combout ;
wire \regs~558_q ;
wire \regs~1070_q ;
wire \regs~2594_combout ;
wire \regs~1102_q ;
wire \regs~1614_q ;
wire \regs~2595_combout ;
wire \regs~2597_combout ;
wire \regs~237_q ;
wire \regs~205feeder_combout ;
wire \regs~205_q ;
wire \regs~173_q ;
wire \regs~109_q ;
wire \regs~77_q ;
wire \regs~45_q ;
wire \regs~13feeder_combout ;
wire \regs~13_q ;
wire \regs~3072_combout ;
wire \regs~141feeder_combout ;
wire \regs~141_q ;
wire \regs~2444_combout ;
wire \regs~1197_q ;
wire \regs~1261_q ;
wire \regs~1229_q ;
wire \regs~1069_q ;
wire \regs~1101_q ;
wire \regs~1133_q ;
wire \regs~1037_q ;
wire \regs~3076_combout ;
wire \regs~1165_q ;
wire \regs~2448_combout ;
wire \regs~685_q ;
wire \regs~749_q ;
wire \regs~717feeder_combout ;
wire \regs~717_q ;
wire \regs~621_q ;
wire \regs~589_q ;
wire \regs~557feeder_combout ;
wire \regs~557DUPLICATE_q ;
wire \regs~525_q ;
wire \regs~3080_combout ;
wire \regs~653_q ;
wire \regs~2452_combout ;
wire \regs~1773_q ;
wire \regs~1709feeder_combout ;
wire \regs~1709_q ;
wire \regs~1741_q ;
wire \regs~1645_q ;
wire \regs~1581_q ;
wire \regs~1549feeder_combout ;
wire \regs~1549_q ;
wire \regs~3084_combout ;
wire \regs~1677_q ;
wire \regs~2456_combout ;
wire \regs~2460_combout ;
wire \regs~11_q ;
wire \regs~43_q ;
wire \regs~107_q ;
wire \regs~75_q ;
wire \regs~2659_combout ;
wire \regs~555_q ;
wire \regs~619_q ;
wire \regs~523feeder_combout ;
wire \regs~523_q ;
wire \regs~587_q ;
wire \regs~2660_combout ;
wire \regs~1099_q ;
wire \regs~1035_q ;
wire \regs~1067_q ;
wire \regs~1131_q ;
wire \regs~2661_combout ;
wire \regs~1643_q ;
wire \regs~1611feeder_combout ;
wire \regs~1611_q ;
wire \regs~1579feeder_combout ;
wire \regs~1579_q ;
wire \regs~1547_q ;
wire \regs~2662_combout ;
wire \regs~2663_combout ;
wire \regs~554_q ;
wire \regs~1578_q ;
wire \regs~1066_q ;
wire \regs~42feeder_combout ;
wire \regs~42_q ;
wire \regs~2638_combout ;
wire \regs~1642feeder_combout ;
wire \regs~1642DUPLICATE_q ;
wire \regs~106_q ;
wire \regs~618_q ;
wire \regs~1130_q ;
wire \regs~2640_combout ;
wire \regs~1610_q ;
wire \regs~586DUPLICATE_q ;
wire \regs~74feeder_combout ;
wire \regs~74DUPLICATE_q ;
wire \regs~1098feeder_combout ;
wire \regs~1098DUPLICATE_q ;
wire \regs~2639_combout ;
wire \regs~1546_q ;
wire \regs~10feeder_combout ;
wire \regs~10_q ;
wire \regs~522_q ;
wire \regs~1034feeder_combout ;
wire \regs~1034_q ;
wire \regs~2637_combout ;
wire \regs~2641_combout ;
wire \regs~1609_q ;
wire \regs~1545_q ;
wire \regs~1641_q ;
wire \regs~1577_q ;
wire \regs~2398_combout ;
wire \regs~1033_q ;
wire \regs~1129feeder_combout ;
wire \regs~1129DUPLICATE_q ;
wire \regs~1097_q ;
wire \regs~1065_q ;
wire \regs~2397_combout ;
wire \regs~41_q ;
wire \regs~9_q ;
wire \regs~105_q ;
wire \regs~73_q ;
wire \regs~2395_combout ;
wire \regs~617_q ;
wire \regs~521feeder_combout ;
wire \regs~521_q ;
wire \regs~553_q ;
wire \regs~585DUPLICATE_q ;
wire \regs~2396_combout ;
wire \regs~2399_combout ;
wire \Add2~106 ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~66 ;
wire \Add2~70 ;
wire \Add2~81_sumout ;
wire \aluin2_A[14]~31_combout ;
wire \Selector17~0_combout ;
wire \Add1~106 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~66 ;
wire \Add1~70 ;
wire \Add1~81_sumout ;
wire \Selector17~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dbus[3]~98_combout ;
wire \KEY[3]~input_o ;
wire \keys|wrKctrl~combout ;
wire \keys|ie~0_combout ;
wire \keys|ie~q ;
wire \keys|DBUS[31]~0_combout ;
wire \keys|DBUS[31]~1_combout ;
wire \dbus[3]~101_combout ;
wire \switches|ie~0_combout ;
wire \switches|ie~q ;
wire \switches|DBUS[31]~0_combout ;
wire \SW[3]~input_o ;
wire \switches|Add0~125_sumout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \switches|Equal2~0_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \switches|bounceTimer[31]~0_combout ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \switches|Equal2~1_combout ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \switches|Equal2~2_combout ;
wire \switches|ready~0_combout ;
wire \switches|bounceTimer[31]~1_combout ;
wire \switches|Add0~126 ;
wire \switches|Add0~121_sumout ;
wire \switches|Add0~122 ;
wire \switches|Add0~117_sumout ;
wire \switches|Add0~118 ;
wire \switches|Add0~113_sumout ;
wire \switches|Add0~114 ;
wire \switches|Add0~109_sumout ;
wire \switches|Add0~110 ;
wire \switches|Add0~105_sumout ;
wire \switches|Add0~106 ;
wire \switches|Add0~77_sumout ;
wire \switches|Add0~78 ;
wire \switches|Add0~73_sumout ;
wire \switches|Add0~74 ;
wire \switches|Add0~69_sumout ;
wire \switches|Add0~70 ;
wire \switches|Add0~65_sumout ;
wire \switches|Add0~66 ;
wire \switches|Add0~61_sumout ;
wire \switches|Add0~62 ;
wire \switches|Add0~57_sumout ;
wire \switches|Add0~58 ;
wire \switches|Add0~53_sumout ;
wire \switches|bounceTimer[6]~DUPLICATE_q ;
wire \switches|LessThan0~3_combout ;
wire \switches|Add0~54 ;
wire \switches|Add0~49_sumout ;
wire \switches|Add0~50 ;
wire \switches|Add0~101_sumout ;
wire \switches|Add0~102 ;
wire \switches|Add0~97_sumout ;
wire \switches|Add0~98 ;
wire \switches|Add0~93_sumout ;
wire \switches|Add0~94 ;
wire \switches|Add0~89_sumout ;
wire \switches|bounceTimer[16]~DUPLICATE_q ;
wire \switches|Add0~90 ;
wire \switches|Add0~85_sumout ;
wire \switches|Add0~86 ;
wire \switches|Add0~81_sumout ;
wire \switches|LessThan0~4_combout ;
wire \switches|bounceTimer[13]~DUPLICATE_q ;
wire \switches|bounceTimer[15]~DUPLICATE_q ;
wire \switches|LessThan0~5_combout ;
wire \switches|LessThan0~6_combout ;
wire \switches|Add0~82 ;
wire \switches|Add0~45_sumout ;
wire \switches|Add0~46 ;
wire \switches|Add0~41_sumout ;
wire \switches|Add0~42 ;
wire \switches|Add0~13_sumout ;
wire \switches|Add0~14 ;
wire \switches|Add0~9_sumout ;
wire \switches|Add0~10 ;
wire \switches|Add0~37_sumout ;
wire \switches|Add0~38 ;
wire \switches|Add0~33_sumout ;
wire \switches|Add0~34 ;
wire \switches|Add0~29_sumout ;
wire \switches|bounceTimer[26]~DUPLICATE_q ;
wire \switches|Add0~30 ;
wire \switches|Add0~25_sumout ;
wire \switches|Add0~26 ;
wire \switches|Add0~21_sumout ;
wire \switches|Add0~22 ;
wire \switches|Add0~17_sumout ;
wire \switches|Add0~18 ;
wire \switches|Add0~5_sumout ;
wire \switches|LessThan0~1_combout ;
wire \switches|LessThan0~0_combout ;
wire \switches|Add0~6 ;
wire \switches|Add0~1_sumout ;
wire \switches|LessThan0~2_combout ;
wire \switches|bouncing~0_combout ;
wire \switches|bouncing~q ;
wire \switches|sdata[0]~0_combout ;
wire \dbus[3]~99_combout ;
wire \dbus[3]~114_combout ;
wire \dbus[3]~115_combout ;
wire \dbus[3]~96_combout ;
wire \dbus[3]~97_combout ;
wire \timer|cnt~2_combout ;
wire \dbus[2]~92_combout ;
wire \dbus[2]~93_combout ;
wire \KEY[2]~input_o ;
wire \dbus[2]~90_combout ;
wire \dbus[2]~94_combout ;
wire \dbus[2]~113_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dbus[2]~111_combout ;
wire \dbus[2]~112_combout ;
wire \dbus[2]~91_combout ;
wire \timer|cnt~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \keys|prev[2]~5_combout ;
wire \keys|prev[3]~1_combout ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \keys|prev[0]~3_combout ;
wire \keys|prev[1]~4_combout ;
wire \keys|Equal2~0_combout ;
wire \keys|prev[3]~2_combout ;
wire \keys|prev[3]~6_combout ;
wire \keys|Equal2~1_combout ;
wire \keys|prev[3]~0_combout ;
wire \keys|ready~0_combout ;
wire \keys|ready~q ;
wire \timer|ready~0_combout ;
wire \timer|ready~q ;
wire \timer|ready~1_combout ;
wire \timer|ready~2_combout ;
wire \timer|ready~DUPLICATE_q ;
wire \dbus[0]~123_combout ;
wire \dbus[2]~35_combout ;
wire \switches|prev[9]~0_combout ;
wire \switches|Equal3~1_combout ;
wire \switches|prev[0]~feeder_combout ;
wire \switches|Equal3~0_combout ;
wire \switches|Equal3~3_combout ;
wire \switches|Equal3~2_combout ;
wire \switches|Equal3~4_combout ;
wire \switches|ready~1_combout ;
wire \switches|ready~2_combout ;
wire \switches|ready~q ;
wire \dbus[0]~104_combout ;
wire \dbus[0]~105_combout ;
wire \wregval_M[0]~71_combout ;
wire \regs~1056_q ;
wire \regs~544_q ;
wire \regs~1568DUPLICATE_q ;
wire \regs~32DUPLICATE_q ;
wire \regs~2726_combout ;
wire \regs~64_q ;
wire \regs~1600feeder_combout ;
wire \regs~1600_q ;
wire \regs~1088_q ;
wire \regs~576feeder_combout ;
wire \regs~576_q ;
wire \regs~2727_combout ;
wire \regs~1536_q ;
wire \regs~0feeder_combout ;
wire \regs~0_q ;
wire \regs~1024feeder_combout ;
wire \regs~1024_q ;
wire \regs~512feeder_combout ;
wire \regs~512_q ;
wire \regs~2725_combout ;
wire \regs~1632_q ;
wire \regs~1120DUPLICATE_q ;
wire \regs~96_q ;
wire \regs~608feeder_combout ;
wire \regs~608DUPLICATE_q ;
wire \regs~2728_combout ;
wire \regs~2729_combout ;
wire \Selector31~5_combout ;
wire \Add2~130_cout ;
wire \Add2~1_sumout ;
wire \Add1~1_sumout ;
wire \Selector31~6_combout ;
wire \Selector31~13_combout ;
wire \Selector31~14_combout ;
wire \regs~1209_q ;
wire \regs~1273_q ;
wire \regs~1241feeder_combout ;
wire \regs~1241_q ;
wire \regs~1145_q ;
wire \regs~1081feeder_combout ;
wire \regs~1081_q ;
wire \regs~1113_q ;
wire \regs~1049_q ;
wire \regs~2852_combout ;
wire \regs~1177_q ;
wire \regs~2140_combout ;
wire \regs~761_q ;
wire \regs~697_q ;
wire \regs~729_q ;
wire \regs~569_q ;
wire \regs~601_q ;
wire \regs~537_q ;
wire \regs~2856_combout ;
wire \regs~665_q ;
wire \regs~2144_combout ;
wire \regs~249_q ;
wire \regs~185_q ;
wire \regs~217feeder_combout ;
wire \regs~217_q ;
wire \regs~57_q ;
wire \regs~121_q ;
wire \regs~89_q ;
wire \regs~25feeder_combout ;
wire \regs~25_q ;
wire \regs~2848_combout ;
wire \regs~153feeder_combout ;
wire \regs~153_q ;
wire \regs~2136_combout ;
wire \regs~1593feeder_combout ;
wire \regs~1593_q ;
wire \regs~1625_q ;
wire \regs~1657_q ;
wire \regs~1561feeder_combout ;
wire \regs~1561_q ;
wire \regs~2860_combout ;
wire \regs~1721_q ;
wire \regs~1753_q ;
wire \regs~1785_q ;
wire \regs~1689_q ;
wire \regs~2148_combout ;
wire \regs~2152_combout ;
wire \imem~101_combout ;
wire \regs~1780_q ;
wire \regs~1748_q ;
wire \regs~1716_q ;
wire \regs~1588_q ;
wire \regs~1620DUPLICATE_q ;
wire \regs~1652_q ;
wire \regs~1556_q ;
wire \regs~3100_combout ;
wire \regs~1684_q ;
wire \regs~2478_combout ;
wire \regs~244_q ;
wire \regs~180feeder_combout ;
wire \regs~180_q ;
wire \regs~212feeder_combout ;
wire \regs~212_q ;
wire \regs~52DUPLICATE_q ;
wire \regs~84feeder_combout ;
wire \regs~84_q ;
wire \regs~116_q ;
wire \regs~20DUPLICATE_q ;
wire \regs~3088_combout ;
wire \regs~148feeder_combout ;
wire \regs~148_q ;
wire \regs~2466_combout ;
wire \regs~1268_q ;
wire \regs~1236_q ;
wire \regs~1204_q ;
wire \regs~1076_q ;
wire \regs~1140_q ;
wire \regs~1108feeder_combout ;
wire \regs~1108_q ;
wire \regs~1044feeder_combout ;
wire \regs~1044_q ;
wire \regs~3092_combout ;
wire \regs~1172feeder_combout ;
wire \regs~1172_q ;
wire \regs~2470_combout ;
wire \regs~756_q ;
wire \regs~724_q ;
wire \regs~692_q ;
wire \regs~564_q ;
wire \regs~628_q ;
wire \regs~532_q ;
wire \regs~3096_combout ;
wire \regs~660_q ;
wire \regs~2474_combout ;
wire \regs~2482_combout ;
wire \HexOut[20]~8_combout ;
wire \aluin2_A[20]~26_combout ;
wire \Selector11~1_combout ;
wire \aluin2_A[19]~23_combout ;
wire \Selector12~1_combout ;
wire \regs~178_q ;
wire \regs~242_q ;
wire \regs~210feeder_combout ;
wire \regs~210_q ;
wire \regs~114_q ;
wire \regs~82_q ;
wire \regs~50_q ;
wire \regs~18feeder_combout ;
wire \regs~18_q ;
wire \regs~3120_combout ;
wire \regs~146feeder_combout ;
wire \regs~146_q ;
wire \regs~2510_combout ;
wire \regs~1138_q ;
wire \regs~1074feeder_combout ;
wire \regs~1074_q ;
wire \regs~1106_q ;
wire \regs~1042feeder_combout ;
wire \regs~1042_q ;
wire \regs~3124_combout ;
wire \regs~1266_q ;
wire \regs~1234feeder_combout ;
wire \regs~1234_q ;
wire \regs~1202feeder_combout ;
wire \regs~1202_q ;
wire \regs~1170feeder_combout ;
wire \regs~1170_q ;
wire \regs~2514_combout ;
wire \regs~754_q ;
wire \regs~690feeder_combout ;
wire \regs~690_q ;
wire \regs~722feeder_combout ;
wire \regs~722_q ;
wire \regs~562_q ;
wire \regs~594_q ;
wire \regs~626_q ;
wire \regs~530feeder_combout ;
wire \regs~530_q ;
wire \regs~3128_combout ;
wire \regs~658_q ;
wire \regs~2518_combout ;
wire \regs~1778_q ;
wire \regs~1714_q ;
wire \regs~1746_q ;
wire \regs~1586_q ;
wire \regs~1618feeder_combout ;
wire \regs~1618_q ;
wire \regs~1554feeder_combout ;
wire \regs~1554_q ;
wire \regs~3132_combout ;
wire \regs~1682feeder_combout ;
wire \regs~1682_q ;
wire \regs~2522_combout ;
wire \regs~2526_combout ;
wire \aluin2_A[18]~22_combout ;
wire \Selector13~1_combout ;
wire \HexOut[17]~7_combout ;
wire \imem~105_combout ;
wire \imem~100_combout ;
wire \imem~99_combout ;
wire \imem~97_combout ;
wire \imem~98_combout ;
wire \Add3~98 ;
wire \Add3~6 ;
wire \Add3~2 ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \regs~1264_q ;
wire \regs~1232feeder_combout ;
wire \regs~1232_q ;
wire \regs~1200feeder_combout ;
wire \regs~1200_q ;
wire \regs~1136feeder_combout ;
wire \regs~1136_q ;
wire \regs~1072feeder_combout ;
wire \regs~1072_q ;
wire \regs~1104DUPLICATE_q ;
wire \regs~1040_q ;
wire \regs~3156_combout ;
wire \regs~1168feeder_combout ;
wire \regs~1168_q ;
wire \regs~2558_combout ;
wire \regs~1712feeder_combout ;
wire \regs~1712_q ;
wire \regs~1776_q ;
wire \regs~1744_q ;
wire \regs~1648_q ;
wire \regs~1616_q ;
wire \regs~1584_q ;
wire \regs~1552_q ;
wire \regs~3164_combout ;
wire \regs~1680feeder_combout ;
wire \regs~1680_q ;
wire \regs~2566_combout ;
wire \regs~752_q ;
wire \regs~720feeder_combout ;
wire \regs~720_q ;
wire \regs~688feeder_combout ;
wire \regs~688_q ;
wire \regs~624_q ;
wire \regs~560_q ;
wire \regs~592feeder_combout ;
wire \regs~592_q ;
wire \regs~528DUPLICATE_q ;
wire \regs~3160_combout ;
wire \regs~656feeder_combout ;
wire \regs~656_q ;
wire \regs~2562_combout ;
wire \regs~240feeder_combout ;
wire \regs~240_q ;
wire \regs~208feeder_combout ;
wire \regs~208_q ;
wire \regs~176feeder_combout ;
wire \regs~176_q ;
wire \regs~48_q ;
wire \regs~112_q ;
wire \regs~80_q ;
wire \regs~16feeder_combout ;
wire \regs~16_q ;
wire \regs~3152_combout ;
wire \regs~144feeder_combout ;
wire \regs~144_q ;
wire \regs~2554_combout ;
wire \regs~2570_combout ;
wire \regs~47_q ;
wire \regs~111_q ;
wire \regs~79_q ;
wire \regs~15_q ;
wire \regs~2615_combout ;
wire \regs~527_q ;
wire \regs~559_q ;
wire \regs~623_q ;
wire \regs~591feeder_combout ;
wire \regs~591DUPLICATE_q ;
wire \regs~2616_combout ;
wire \regs~1135_q ;
wire \regs~1071_q ;
wire \regs~1103_q ;
wire \regs~1039feeder_combout ;
wire \regs~1039_q ;
wire \regs~2617_combout ;
wire \regs~1615_q ;
wire \regs~1583feeder_combout ;
wire \regs~1583_q ;
wire \regs~1647_q ;
wire \regs~1551feeder_combout ;
wire \regs~1551_q ;
wire \regs~2618_combout ;
wire \regs~2619_combout ;
wire \Add1~82 ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \Add2~82 ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \Selector15~0_combout ;
wire \aluin2_A[16]~33_combout ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \aluout_M[16]~DUPLICATE_q ;
wire \timer|Add1~98 ;
wire \timer|Add1~101_sumout ;
wire \timer|cnt~28_combout ;
wire \timer|Add1~102 ;
wire \timer|Add1~89_sumout ;
wire \timer|cnt~40_combout ;
wire \dbus[16]~73_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dbus[16]~72_combout ;
wire \dbus[16]~74_combout ;
wire \wregval_M[16]~53_combout ;
wire \wregval_M[16]~54_combout ;
wire \regs~1104_q ;
wire \regs~2551_combout ;
wire \regs~1072DUPLICATE_q ;
wire \regs~2550_combout ;
wire \regs~528_q ;
wire \regs~16DUPLICATE_q ;
wire \regs~2549_combout ;
wire \regs~1136DUPLICATE_q ;
wire \regs~2552_combout ;
wire \regs~2553_combout ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~42 ;
wire \Add4~46 ;
wire \Add4~94 ;
wire \Add4~98 ;
wire \Add4~6 ;
wire \Add4~2 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~50 ;
wire \Add4~54 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \pcgood_B[16]~6_combout ;
wire \PC~63_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \regs~1073_q ;
wire \regs~1137_q ;
wire \regs~1105_q ;
wire \regs~1041_q ;
wire \regs~2573_combout ;
wire \regs~1649DUPLICATE_q ;
wire \regs~1553feeder_combout ;
wire \regs~1553_q ;
wire \regs~1585feeder_combout ;
wire \regs~1585_q ;
wire \regs~1617_q ;
wire \regs~2574_combout ;
wire \regs~561feeder_combout ;
wire \regs~561_q ;
wire \regs~529_q ;
wire \regs~593feeder_combout ;
wire \regs~593_q ;
wire \regs~625_q ;
wire \regs~2572_combout ;
wire \regs~81_q ;
wire \regs~49feeder_combout ;
wire \regs~49_q ;
wire \regs~17_q ;
wire \regs~113_q ;
wire \regs~2571_combout ;
wire \regs~2575_combout ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \pcgood_B[17]~7_combout ;
wire \PC~59_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \Selector14~0_combout ;
wire \aluin2_A[17]~34_combout ;
wire \Selector14~1_combout ;
wire \Selector14~2_combout ;
wire \wregval_M[17]~55_combout ;
wire \timer|Add1~90 ;
wire \timer|Add1~93_sumout ;
wire \timer|cnt~36_combout ;
wire \timer|cnt[17]~DUPLICATE_q ;
wire \dbus[17]~76_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dbus[17]~75_combout ;
wire \dbus[17]~77_combout ;
wire \wregval_M[17]~56_combout ;
wire \regs~1713feeder_combout ;
wire \regs~1713_q ;
wire \regs~1745_q ;
wire \regs~1777_q ;
wire \regs~1649_q ;
wire \regs~3180_combout ;
wire \regs~1681_q ;
wire \regs~2588_combout ;
wire \regs~241_q ;
wire \regs~177feeder_combout ;
wire \regs~177_q ;
wire \regs~209feeder_combout ;
wire \regs~209_q ;
wire \regs~3168_combout ;
wire \regs~145feeder_combout ;
wire \regs~145_q ;
wire \regs~2576_combout ;
wire \regs~1265_q ;
wire \regs~1233feeder_combout ;
wire \regs~1233_q ;
wire \regs~1201feeder_combout ;
wire \regs~1201_q ;
wire \regs~3172_combout ;
wire \regs~1169feeder_combout ;
wire \regs~1169_q ;
wire \regs~2580_combout ;
wire \regs~689feeder_combout ;
wire \regs~689_q ;
wire \regs~593DUPLICATE_q ;
wire \regs~3176_combout ;
wire \regs~721feeder_combout ;
wire \regs~721_q ;
wire \regs~753_q ;
wire \regs~657feeder_combout ;
wire \regs~657_q ;
wire \regs~2584_combout ;
wire \regs~2592_combout ;
wire \Add2~94 ;
wire \Add2~25_sumout ;
wire \Add1~94 ;
wire \Add1~25_sumout ;
wire \Selector13~0_combout ;
wire \Selector13~2_combout ;
wire \Add3~30 ;
wire \Add3~57_sumout ;
wire \Add4~30 ;
wire \Add4~57_sumout ;
wire \pcgood_B[18]~10_combout ;
wire \PC~55_combout ;
wire \Add0~30 ;
wire \Add0~57_sumout ;
wire \wregval_M[18]~49_combout ;
wire \timer|Add1~94 ;
wire \timer|Add1~81_sumout ;
wire \timer|cnt~48_combout ;
wire \dbus[18]~67_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dbus[18]~66_combout ;
wire \dbus[18]~68_combout ;
wire \wregval_M[18]~50_combout ;
wire \regs~1650_q ;
wire \regs~2508_combout ;
wire \regs~2507_combout ;
wire \regs~2505_combout ;
wire \regs~1586DUPLICATE_q ;
wire \regs~2506_combout ;
wire \regs~2509_combout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Selector12~0_combout ;
wire \Selector12~2_combout ;
wire \wregval_M[19]~51_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dbus[19]~69_combout ;
wire \timer|Add1~82 ;
wire \timer|Add1~85_sumout ;
wire \timer|cnt~44_combout ;
wire \timer|cnt[19]~DUPLICATE_q ;
wire \dbus[19]~70_combout ;
wire \dbus[19]~71_combout ;
wire \wregval_M[19]~52_combout ;
wire \regs~755_q ;
wire \regs~723feeder_combout ;
wire \regs~723_q ;
wire \regs~691feeder_combout ;
wire \regs~691_q ;
wire \regs~627_q ;
wire \regs~563_q ;
wire \regs~595feeder_combout ;
wire \regs~595_q ;
wire \regs~531_q ;
wire \regs~3144_combout ;
wire \regs~659feeder_combout ;
wire \regs~659_q ;
wire \regs~2540_combout ;
wire \regs~243_q ;
wire \regs~179feeder_combout ;
wire \regs~179_q ;
wire \regs~211feeder_combout ;
wire \regs~211_q ;
wire \regs~115_q ;
wire \regs~51_q ;
wire \regs~83feeder_combout ;
wire \regs~83_q ;
wire \regs~19feeder_combout ;
wire \regs~19_q ;
wire \regs~3136_combout ;
wire \regs~147feeder_combout ;
wire \regs~147_q ;
wire \regs~2532_combout ;
wire \regs~1779_q ;
wire \regs~1747_q ;
wire \regs~1587_q ;
wire \regs~1651_q ;
wire \regs~1619_q ;
wire \regs~1555feeder_combout ;
wire \regs~1555_q ;
wire \regs~3148_combout ;
wire \regs~1715_q ;
wire \regs~1683feeder_combout ;
wire \regs~1683_q ;
wire \regs~2544_combout ;
wire \regs~1267_q ;
wire \regs~1235feeder_combout ;
wire \regs~1235_q ;
wire \regs~1075feeder_combout ;
wire \regs~1075_q ;
wire \regs~1139_q ;
wire \regs~1107_q ;
wire \regs~1043feeder_combout ;
wire \regs~1043_q ;
wire \regs~3140_combout ;
wire \regs~1203feeder_combout ;
wire \regs~1203_q ;
wire \regs~1171feeder_combout ;
wire \regs~1171_q ;
wire \regs~2536_combout ;
wire \regs~2548_combout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Selector11~0_combout ;
wire \Selector11~2_combout ;
wire \wregval_M[20]~45_combout ;
wire \timer|Add1~86 ;
wire \timer|Add1~73_sumout ;
wire \timer|cnt~56_combout ;
wire \dbus[20]~61_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dbus[20]~60_combout ;
wire \dbus[20]~62_combout ;
wire \wregval_M[20]~46_combout ;
wire \regs~596feeder_combout ;
wire \regs~596_q ;
wire \regs~1620_q ;
wire \regs~2463_combout ;
wire \regs~20_q ;
wire \regs~2461_combout ;
wire \regs~116DUPLICATE_q ;
wire \regs~2464_combout ;
wire \regs~52_q ;
wire \regs~2462_combout ;
wire \regs~2465_combout ;
wire \Add4~58 ;
wire \Add4~102 ;
wire \Add4~61_sumout ;
wire \Add3~58 ;
wire \Add3~102 ;
wire \Add3~61_sumout ;
wire \pcgood_B[20]~30_combout ;
wire \PC~43_combout ;
wire \PC[20]~DUPLICATE_q ;
wire \Add0~58 ;
wire \Add0~102 ;
wire \Add0~61_sumout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \regs~1269_q ;
wire \regs~1205feeder_combout ;
wire \regs~1205_q ;
wire \regs~1237feeder_combout ;
wire \regs~1237_q ;
wire \regs~1077_q ;
wire \regs~1109_q ;
wire \regs~1141feeder_combout ;
wire \regs~1141_q ;
wire \regs~3108_combout ;
wire \regs~1173feeder_combout ;
wire \regs~1173_q ;
wire \regs~2492_combout ;
wire \regs~181feeder_combout ;
wire \regs~181_q ;
wire \regs~245_q ;
wire \regs~213feeder_combout ;
wire \regs~213_q ;
wire \regs~117_q ;
wire \regs~53_q ;
wire \regs~85_q ;
wire \regs~21_q ;
wire \regs~3104_combout ;
wire \regs~149feeder_combout ;
wire \regs~149_q ;
wire \regs~2488_combout ;
wire \regs~757_q ;
wire \regs~693feeder_combout ;
wire \regs~693_q ;
wire \regs~725feeder_combout ;
wire \regs~725_q ;
wire \regs~629feeder_combout ;
wire \regs~629_q ;
wire \regs~597_q ;
wire \regs~565_q ;
wire \regs~533_q ;
wire \regs~3112_combout ;
wire \regs~661feeder_combout ;
wire \regs~661_q ;
wire \regs~2496_combout ;
wire \regs~1781_q ;
wire \regs~1749_q ;
wire \regs~1717feeder_combout ;
wire \regs~1717_q ;
wire \regs~1653_q ;
wire \regs~1589feeder_combout ;
wire \regs~1589_q ;
wire \regs~1621_q ;
wire \regs~1557feeder_combout ;
wire \regs~1557_q ;
wire \regs~3116_combout ;
wire \regs~1685feeder_combout ;
wire \regs~1685_q ;
wire \regs~2500_combout ;
wire \regs~2504_combout ;
wire \aluin2_A[21]~27_combout ;
wire \Selector10~1_combout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Selector10~0_combout ;
wire \Selector10~2_combout ;
wire \timer|cnt[21]~DUPLICATE_q ;
wire \timer|Add1~74 ;
wire \timer|Add1~77_sumout ;
wire \timer|cnt~52_combout ;
wire \dbus[21]~64_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dbus[21]~63_combout ;
wire \dbus[21]~65_combout ;
wire \wregval_M[21]~47_combout ;
wire \wregval_M[21]~48_combout ;
wire \regs~1045feeder_combout ;
wire \regs~1045_q ;
wire \regs~2485_combout ;
wire \regs~2484_combout ;
wire \regs~2486_combout ;
wire \regs~2483_combout ;
wire \regs~2487_combout ;
wire \Add4~62 ;
wire \Add4~65_sumout ;
wire \pcgood_B[21]~31_combout ;
wire \PC~39_combout ;
wire \PC[21]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add4~66 ;
wire \Add4~69_sumout ;
wire \pcgood_B[22]~11_combout ;
wire \PC~51_combout ;
wire \PC[22]~DUPLICATE_q ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \regs~1271_q ;
wire \regs~1239feeder_combout ;
wire \regs~1239_q ;
wire \regs~1207feeder_combout ;
wire \regs~1207_q ;
wire \regs~1079_q ;
wire \regs~1143_q ;
wire \regs~1047_q ;
wire \regs~2884_combout ;
wire \regs~1175_q ;
wire \regs~2184_combout ;
wire \regs~1719feeder_combout ;
wire \regs~1719_q ;
wire \regs~1751_q ;
wire \regs~1783_q ;
wire \regs~1655feeder_combout ;
wire \regs~1655_q ;
wire \regs~1591feeder_combout ;
wire \regs~1591_q ;
wire \regs~1623_q ;
wire \regs~1559_q ;
wire \regs~2892_combout ;
wire \regs~1687feeder_combout ;
wire \regs~1687_q ;
wire \regs~2192_combout ;
wire \regs~183_q ;
wire \regs~247_q ;
wire \regs~215feeder_combout ;
wire \regs~215_q ;
wire \regs~119_q ;
wire \regs~55_q ;
wire \regs~87_q ;
wire \regs~23_q ;
wire \regs~2880_combout ;
wire \regs~151feeder_combout ;
wire \regs~151_q ;
wire \regs~2180_combout ;
wire \regs~631_q ;
wire \regs~567_q ;
wire \regs~599_q ;
wire \regs~535feeder_combout ;
wire \regs~535_q ;
wire \regs~2888_combout ;
wire \regs~695feeder_combout ;
wire \regs~695_q ;
wire \regs~727feeder_combout ;
wire \regs~727_q ;
wire \regs~759_q ;
wire \regs~663feeder_combout ;
wire \regs~663_q ;
wire \regs~2188_combout ;
wire \regs~2196_combout ;
wire \aluin2_A[23]~28_combout ;
wire \Selector8~1_combout ;
wire \regs~694feeder_combout ;
wire \regs~694_q ;
wire \regs~758_q ;
wire \regs~726feeder_combout ;
wire \regs~726_q ;
wire \regs~630feeder_combout ;
wire \regs~630_q ;
wire \regs~566_q ;
wire \regs~598feeder_combout ;
wire \regs~598_q ;
wire \regs~2808_combout ;
wire \regs~662feeder_combout ;
wire \regs~662_q ;
wire \regs~2078_combout ;
wire \regs~1270_q ;
wire \regs~1206feeder_combout ;
wire \regs~1206_q ;
wire \regs~1238feeder_combout ;
wire \regs~1238_q ;
wire \regs~1142_q ;
wire \regs~1110feeder_combout ;
wire \regs~1110_q ;
wire \regs~1078feeder_combout ;
wire \regs~1078_q ;
wire \regs~1046_q ;
wire \regs~2804_combout ;
wire \regs~1174_q ;
wire \regs~2074_combout ;
wire \regs~246_q ;
wire \regs~182_q ;
wire \regs~214_q ;
wire \regs~118_q ;
wire \regs~54_q ;
wire \regs~86feeder_combout ;
wire \regs~86_q ;
wire \regs~22_q ;
wire \regs~2800_combout ;
wire \regs~150_q ;
wire \regs~2070_combout ;
wire \regs~1718_q ;
wire \regs~1750_q ;
wire \regs~1782_q ;
wire \regs~1590feeder_combout ;
wire \regs~1590_q ;
wire \regs~1622feeder_combout ;
wire \regs~1622DUPLICATE_q ;
wire \regs~1654feeder_combout ;
wire \regs~1654_q ;
wire \regs~1558feeder_combout ;
wire \regs~1558_q ;
wire \regs~2812_combout ;
wire \regs~1686_q ;
wire \regs~2082_combout ;
wire \regs~2086_combout ;
wire \Add2~38 ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Selector8~0_combout ;
wire \Selector8~2_combout ;
wire \aluout_M[23]~DUPLICATE_q ;
wire \wregval_M[23]~13_combout ;
wire \timer|Add1~78 ;
wire \timer|Add1~1_sumout ;
wire \timer|cnt~128_combout ;
wire \timer|cnt[22]~DUPLICATE_q ;
wire \timer|Add1~2 ;
wire \timer|Add1~21_sumout ;
wire \timer|cnt~108_combout ;
wire \dbus[23]~21_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dbus[23]~20_combout ;
wire \dbus[23]~22_combout ;
wire \wregval_M[23]~14_combout ;
wire \regs~1111_q ;
wire \regs~1143DUPLICATE_q ;
wire \regs~2177_combout ;
wire \regs~2178_combout ;
wire \regs~2176_combout ;
wire \regs~2175_combout ;
wire \regs~2179_combout ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \pcgood_B[23]~12_combout ;
wire \PC~47_combout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add3~74 ;
wire \Add3~113_sumout ;
wire \Add4~74 ;
wire \Add4~113_sumout ;
wire \pcgood_B[24]~22_combout ;
wire \PC~7_combout ;
wire \PC[24]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~113_sumout ;
wire \pcplus_M[24]~feeder_combout ;
wire \regs~696_q ;
wire \regs~728_q ;
wire \regs~760_q ;
wire \regs~632_q ;
wire \regs~568feeder_combout ;
wire \regs~568_q ;
wire \regs~600feeder_combout ;
wire \regs~600_q ;
wire \regs~536_q ;
wire \regs~2904_combout ;
wire \regs~664_q ;
wire \regs~2210_combout ;
wire \regs~1208feeder_combout ;
wire \regs~1208_q ;
wire \regs~1272_q ;
wire \regs~1240feeder_combout ;
wire \regs~1240_q ;
wire \regs~1144_q ;
wire \regs~1112feeder_combout ;
wire \regs~1112_q ;
wire \regs~1080_q ;
wire \regs~1048DUPLICATE_q ;
wire \regs~2900_combout ;
wire \regs~1176_q ;
wire \regs~2206_combout ;
wire \regs~248_q ;
wire \regs~216feeder_combout ;
wire \regs~216_q ;
wire \regs~184_q ;
wire \regs~56feeder_combout ;
wire \regs~56_q ;
wire \regs~120_q ;
wire \regs~88_q ;
wire \regs~24DUPLICATE_q ;
wire \regs~2896_combout ;
wire \regs~152feeder_combout ;
wire \regs~152_q ;
wire \regs~2202_combout ;
wire \regs~1720feeder_combout ;
wire \regs~1720_q ;
wire \regs~1784_q ;
wire \regs~1752_q ;
wire \regs~1656_q ;
wire \regs~1624feeder_combout ;
wire \regs~1624DUPLICATE_q ;
wire \regs~1592feeder_combout ;
wire \regs~1592_q ;
wire \regs~1560feeder_combout ;
wire \regs~1560_q ;
wire \regs~2908_combout ;
wire \regs~1688feeder_combout ;
wire \regs~1688_q ;
wire \regs~2214_combout ;
wire \regs~2218_combout ;
wire \aluin2_A[24]~30_combout ;
wire \Selector7~1_combout ;
wire \Add1~46 ;
wire \Add1~73_sumout ;
wire \Add2~46 ;
wire \Add2~73_sumout ;
wire \Selector7~0_combout ;
wire \Selector7~2_combout ;
wire \wregval_M[2]~6_combout ;
wire \wregval_M[24]~15_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dbus[24]~23_combout ;
wire \timer|Add1~22 ;
wire \timer|Add1~25_sumout ;
wire \timer|cnt~104_combout ;
wire \dbus[24]~24_combout ;
wire \dbus[24]~25_combout ;
wire \wregval_M[24]~16_combout ;
wire \regs~120feeder_combout ;
wire \regs~120DUPLICATE_q ;
wire \regs~2200_combout ;
wire \regs~1624_q ;
wire \regs~600DUPLICATE_q ;
wire \regs~1112DUPLICATE_q ;
wire \regs~2199_combout ;
wire \regs~1560DUPLICATE_q ;
wire \regs~24_q ;
wire \regs~1048_q ;
wire \regs~2197_combout ;
wire \regs~56DUPLICATE_q ;
wire \regs~2198_combout ;
wire \regs~2201_combout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Selector6~0_combout ;
wire \aluin2_A[25]~9_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \Add4~114 ;
wire \Add4~105_sumout ;
wire \Add3~114 ;
wire \Add3~105_sumout ;
wire \pcgood_B[25]~20_combout ;
wire \PC~15_combout ;
wire \Add0~114 ;
wire \Add0~105_sumout ;
wire \pcplus_M[25]~feeder_combout ;
wire \wregval_M[25]~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dbus[25]~14_combout ;
wire \timer|cnt[25]~DUPLICATE_q ;
wire \timer|Add1~26 ;
wire \timer|Add1~13_sumout ;
wire \timer|cnt~116_combout ;
wire \dbus[25]~15_combout ;
wire \dbus[25]~16_combout ;
wire \wregval_M[25]~10_combout ;
wire \regs~633_q ;
wire \regs~2132_combout ;
wire \regs~89DUPLICATE_q ;
wire \regs~2131_combout ;
wire \regs~2133_combout ;
wire \regs~2134_combout ;
wire \regs~2135_combout ;
wire \regs~1210feeder_combout ;
wire \regs~1210_q ;
wire \regs~1242feeder_combout ;
wire \regs~1242_q ;
wire \regs~1274_q ;
wire \regs~1082feeder_combout ;
wire \regs~1082_q ;
wire \regs~1146_q ;
wire \regs~1114DUPLICATE_q ;
wire \regs~1050_q ;
wire \regs~2868_combout ;
wire \regs~1178feeder_combout ;
wire \regs~1178_q ;
wire \regs~2162_combout ;
wire \regs~698_q ;
wire \regs~762_q ;
wire \regs~730feeder_combout ;
wire \regs~730_q ;
wire \regs~634_q ;
wire \regs~570_q ;
wire \regs~602feeder_combout ;
wire \regs~602_q ;
wire \regs~538_q ;
wire \regs~2872_combout ;
wire \regs~666feeder_combout ;
wire \regs~666_q ;
wire \regs~2166_combout ;
wire \regs~250_q ;
wire \regs~218feeder_combout ;
wire \regs~218_q ;
wire \regs~58feeder_combout ;
wire \regs~58_q ;
wire \regs~90feeder_combout ;
wire \regs~90DUPLICATE_q ;
wire \regs~26_q ;
wire \regs~2864_combout ;
wire \regs~186_q ;
wire \regs~154_q ;
wire \regs~2158_combout ;
wire \regs~1722feeder_combout ;
wire \regs~1722_q ;
wire \regs~1754_q ;
wire \regs~1786_q ;
wire \regs~1594feeder_combout ;
wire \regs~1594_q ;
wire \regs~1626DUPLICATE_q ;
wire \regs~1658_q ;
wire \regs~1562_q ;
wire \regs~2876_combout ;
wire \regs~1690feeder_combout ;
wire \regs~1690_q ;
wire \regs~2170_combout ;
wire \regs~2174_combout ;
wire \aluin2_A[26]~6_combout ;
wire \Selector5~1_combout ;
wire \Add2~78 ;
wire \Add2~49_sumout ;
wire \Add1~78 ;
wire \Add1~49_sumout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \Add4~106 ;
wire \Add4~77_sumout ;
wire \Add3~106 ;
wire \Add3~77_sumout ;
wire \pcgood_B[26]~13_combout ;
wire \PC~31_combout ;
wire \PC[26]~DUPLICATE_q ;
wire \Add0~106 ;
wire \Add0~77_sumout ;
wire \pcplus_M[26]~feeder_combout ;
wire \wregval_M[26]~11_combout ;
wire \wregval_M[26]~12_combout ;
wire \regs~122_q ;
wire \regs~2156_combout ;
wire \regs~2154_combout ;
wire \regs~1626_q ;
wire \regs~90_q ;
wire \regs~1114_q ;
wire \regs~2155_combout ;
wire \regs~2153_combout ;
wire \regs~2157_combout ;
wire \regs~1596feeder_combout ;
wire \regs~1596_q ;
wire \regs~60feeder_combout ;
wire \regs~60_q ;
wire \regs~1084_q ;
wire \regs~572_q ;
wire \regs~2110_combout ;
wire \regs~28_q ;
wire \regs~1052feeder_combout ;
wire \regs~1052_q ;
wire \regs~1564_q ;
wire \regs~540_q ;
wire \regs~2109_combout ;
wire \regs~92feeder_combout ;
wire \regs~92_q ;
wire \regs~1116feeder_combout ;
wire \regs~1116_q ;
wire \regs~1628_q ;
wire \regs~604feeder_combout ;
wire \regs~604_q ;
wire \regs~2111_combout ;
wire \regs~124_q ;
wire \regs~1660DUPLICATE_q ;
wire \regs~636_q ;
wire \regs~1148_q ;
wire \regs~2112_combout ;
wire \regs~2113_combout ;
wire \aluin2_A[28]~8_combout ;
wire \Selector3~1_combout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \regs~603_q ;
wire \regs~635_q ;
wire \regs~539_q ;
wire \regs~2088_combout ;
wire \regs~1595feeder_combout ;
wire \regs~1595_q ;
wire \regs~1627feeder_combout ;
wire \regs~1627_q ;
wire \regs~1563feeder_combout ;
wire \regs~1563_q ;
wire \regs~1659feeder_combout ;
wire \regs~1659_q ;
wire \regs~2090_combout ;
wire \regs~1147_q ;
wire \regs~1115_q ;
wire \regs~1051_q ;
wire \regs~1083feeder_combout ;
wire \regs~1083_q ;
wire \regs~2089_combout ;
wire \regs~59_q ;
wire \regs~123DUPLICATE_q ;
wire \regs~91feeder_combout ;
wire \regs~91_q ;
wire \regs~27feeder_combout ;
wire \regs~27_q ;
wire \regs~2087_combout ;
wire \regs~2091_combout ;
wire \Add4~78 ;
wire \Add4~81_sumout ;
wire \pcgood_B[27]~14_combout ;
wire \PC~35_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \pcplus_M[27]~feeder_combout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Selector4~0_combout ;
wire \aluin2_A[27]~7_combout ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \wregval_M[27]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dbus[27]~8_combout ;
wire \timer|cnt[27]~DUPLICATE_q ;
wire \timer|Add1~14 ;
wire \timer|Add1~18 ;
wire \timer|Add1~5_sumout ;
wire \timer|cnt~124_combout ;
wire \dbus[27]~9_combout ;
wire \dbus[27]~10_combout ;
wire \wregval_M[27]~8_combout ;
wire \regs~571_q ;
wire \regs~2824_combout ;
wire \regs~699feeder_combout ;
wire \regs~699_q ;
wire \regs~731_q ;
wire \regs~763_q ;
wire \regs~667_q ;
wire \regs~2100_combout ;
wire \regs~1787_q ;
wire \regs~1723_q ;
wire \regs~1755feeder_combout ;
wire \regs~1755_q ;
wire \regs~2828_combout ;
wire \regs~1691_q ;
wire \regs~2104_combout ;
wire \regs~1211feeder_combout ;
wire \regs~1211_q ;
wire \regs~1275_q ;
wire \regs~1243feeder_combout ;
wire \regs~1243_q ;
wire \regs~1115DUPLICATE_q ;
wire \regs~2820_combout ;
wire \regs~1179feeder_combout ;
wire \regs~1179_q ;
wire \regs~2096_combout ;
wire \regs~251_q ;
wire \regs~187feeder_combout ;
wire \regs~187_q ;
wire \regs~219_q ;
wire \regs~123_q ;
wire \regs~2816_combout ;
wire \regs~155feeder_combout ;
wire \regs~155_q ;
wire \regs~2092_combout ;
wire \regs~2108_combout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dbus[28]~11_combout ;
wire \timer|Add1~6 ;
wire \timer|Add1~9_sumout ;
wire \timer|cnt[28]~DUPLICATE_q ;
wire \timer|cnt~120_combout ;
wire \dbus[28]~12_combout ;
wire \dbus[28]~13_combout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \Add4~82 ;
wire \Add4~85_sumout ;
wire \pcgood_B[28]~15_combout ;
wire \PC~23_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \pcplus_M[28]~feeder_combout ;
wire \wregval_M[28]~77_combout ;
wire \regs~1724feeder_combout ;
wire \regs~1724_q ;
wire \regs~1756_q ;
wire \regs~1788_q ;
wire \regs~1660_q ;
wire \regs~2844_combout ;
wire \regs~1692feeder_combout ;
wire \regs~1692_q ;
wire \regs~2126_combout ;
wire \regs~252_q ;
wire \regs~188feeder_combout ;
wire \regs~188_q ;
wire \regs~220_q ;
wire \regs~2832_combout ;
wire \regs~156feeder_combout ;
wire \regs~156_q ;
wire \regs~2114_combout ;
wire \regs~700feeder_combout ;
wire \regs~700_q ;
wire \regs~764_q ;
wire \regs~732feeder_combout ;
wire \regs~732_q ;
wire \regs~604DUPLICATE_q ;
wire \regs~2840_combout ;
wire \regs~668feeder_combout ;
wire \regs~668_q ;
wire \regs~2122_combout ;
wire \regs~1212feeder_combout ;
wire \regs~1212_q ;
wire \regs~1276_q ;
wire \regs~1244_q ;
wire \regs~2836_combout ;
wire \regs~1180feeder_combout ;
wire \regs~1180_q ;
wire \regs~2118_combout ;
wire \regs~2130_combout ;
wire \LessThan1~0_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~21_combout ;
wire \LessThan1~1_combout ;
wire \Equal0~0_combout ;
wire \LessThan1~3_combout ;
wire \aluin2_A[22]~1_combout ;
wire \LessThan0~22_combout ;
wire \Selector31~7_combout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \regs~1085feeder_combout ;
wire \regs~1085_q ;
wire \regs~1149_q ;
wire \regs~1117_q ;
wire \regs~1053_q ;
wire \regs~2221_combout ;
wire \regs~1565feeder_combout ;
wire \regs~1565_q ;
wire \regs~1661_q ;
wire \regs~1597feeder_combout ;
wire \regs~1597_q ;
wire \regs~1629_q ;
wire \regs~2222_combout ;
wire \regs~29feeder_combout ;
wire \regs~29_q ;
wire \regs~61feeder_combout ;
wire \regs~61_q ;
wire \regs~125_q ;
wire \regs~93feeder_combout ;
wire \regs~93_q ;
wire \regs~2219_combout ;
wire \regs~605feeder_combout ;
wire \regs~605_q ;
wire \regs~637_q ;
wire \regs~541feeder_combout ;
wire \regs~541_q ;
wire \regs~573_q ;
wire \regs~2220_combout ;
wire \regs~2223_combout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \pcgood_B[29]~16_combout ;
wire \PC~27_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \aluin2_A[29]~29_combout ;
wire \Selector2~1_combout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \wregval_M[29]~17_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dbus[29]~26_combout ;
wire \timer|Add1~10 ;
wire \timer|Add1~29_sumout ;
wire \timer|cnt~100_combout ;
wire \dbus[29]~27_combout ;
wire \dbus[29]~28_combout ;
wire \wregval_M[29]~18_combout ;
wire \regs~765_q ;
wire \regs~733feeder_combout ;
wire \regs~733_q ;
wire \regs~2920_combout ;
wire \regs~701feeder_combout ;
wire \regs~701_q ;
wire \regs~669feeder_combout ;
wire \regs~669_q ;
wire \regs~2232_combout ;
wire \regs~253_q ;
wire \regs~221_q ;
wire \regs~189feeder_combout ;
wire \regs~189_q ;
wire \regs~2912_combout ;
wire \regs~157feeder_combout ;
wire \regs~157_q ;
wire \regs~2224_combout ;
wire \regs~1277_q ;
wire \regs~1213_q ;
wire \regs~1245_q ;
wire \regs~2916_combout ;
wire \regs~1181_q ;
wire \regs~2228_combout ;
wire \regs~1789_q ;
wire \regs~1757_q ;
wire \regs~1725feeder_combout ;
wire \regs~1725_q ;
wire \regs~2924_combout ;
wire \regs~1693feeder_combout ;
wire \regs~1693_q ;
wire \regs~2236_combout ;
wire \regs~2240_combout ;
wire \Selector31~9_combout ;
wire \regs~1215feeder_combout ;
wire \regs~1215_q ;
wire \regs~1247feeder_combout ;
wire \regs~1247_q ;
wire \regs~1279_q ;
wire \regs~1151_q ;
wire \regs~1087_q ;
wire \regs~1119_q ;
wire \regs~1055_q ;
wire \regs~2948_combout ;
wire \regs~1183feeder_combout ;
wire \regs~1183_q ;
wire \regs~2272_combout ;
wire \regs~1727feeder_combout ;
wire \regs~1727_q ;
wire \regs~1791_q ;
wire \regs~1759_q ;
wire \regs~1631_q ;
wire \regs~1599feeder_combout ;
wire \regs~1599_q ;
wire \regs~1567feeder_combout ;
wire \regs~1567_q ;
wire \regs~2956_combout ;
wire \regs~1695feeder_combout ;
wire \regs~1695_q ;
wire \regs~2280_combout ;
wire \regs~191feeder_combout ;
wire \regs~191_q ;
wire \regs~223_q ;
wire \regs~255_q ;
wire \regs~127_q ;
wire \regs~95_q ;
wire \regs~63_q ;
wire \regs~31_q ;
wire \regs~2944_combout ;
wire \regs~159feeder_combout ;
wire \regs~159_q ;
wire \regs~2268_combout ;
wire \regs~703feeder_combout ;
wire \regs~703_q ;
wire \regs~735feeder_combout ;
wire \regs~735_q ;
wire \regs~639_q ;
wire \regs~607feeder_combout ;
wire \regs~607_q ;
wire \regs~575feeder_combout ;
wire \regs~575_q ;
wire \regs~543_q ;
wire \regs~2952_combout ;
wire \regs~767_q ;
wire \regs~671feeder_combout ;
wire \regs~671_q ;
wire \regs~2276_combout ;
wire \regs~2284_combout ;
wire \aluin2_A[31]~5_combout ;
wire \Selector0~1_combout ;
wire \regs~1790_q ;
wire \regs~1758_q ;
wire \regs~1726feeder_combout ;
wire \regs~1726_q ;
wire \regs~1598_q ;
wire \regs~1630_q ;
wire \regs~1662_q ;
wire \regs~1566_q ;
wire \regs~2940_combout ;
wire \regs~1694feeder_combout ;
wire \regs~1694_q ;
wire \regs~2258_combout ;
wire \regs~190feeder_combout ;
wire \regs~190_q ;
wire \regs~254_q ;
wire \regs~222_q ;
wire \regs~126feeder_combout ;
wire \regs~126_q ;
wire \regs~62_q ;
wire \regs~94feeder_combout ;
wire \regs~94_q ;
wire \regs~30feeder_combout ;
wire \regs~30_q ;
wire \regs~2928_combout ;
wire \regs~158_q ;
wire \regs~2246_combout ;
wire \regs~1278_q ;
wire \regs~1214feeder_combout ;
wire \regs~1214_q ;
wire \regs~1246_q ;
wire \regs~1118_q ;
wire \regs~1086feeder_combout ;
wire \regs~1086_q ;
wire \regs~1054feeder_combout ;
wire \regs~1054_q ;
wire \regs~2932_combout ;
wire \regs~1182_q ;
wire \regs~2250_combout ;
wire \regs~766_q ;
wire \regs~702feeder_combout ;
wire \regs~702_q ;
wire \regs~734feeder_combout ;
wire \regs~734_q ;
wire \regs~574_q ;
wire \regs~606feeder_combout ;
wire \regs~606DUPLICATE_q ;
wire \regs~638_q ;
wire \regs~542_q ;
wire \regs~2936_combout ;
wire \regs~670feeder_combout ;
wire \regs~670_q ;
wire \regs~2254_combout ;
wire \regs~2262_combout ;
wire \Add2~62 ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Add1~62 ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \Selector0~0_combout ;
wire \Selector0~2_combout ;
wire \Add4~90 ;
wire \Add4~118 ;
wire \Add4~109_sumout ;
wire \Add3~90 ;
wire \Add3~117_sumout ;
wire \Add4~117_sumout ;
wire \pcgood_B[30]~23_combout ;
wire \PC~3_combout ;
wire \Add0~90 ;
wire \Add0~117_sumout ;
wire \Add3~118 ;
wire \Add3~109_sumout ;
wire \pcgood_B[31]~21_combout ;
wire \PC~11_combout ;
wire \Add0~118 ;
wire \Add0~109_sumout ;
wire \wregval_M[31]~21_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dbus[31]~32_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dbus[30]~29_combout ;
wire \timer|lim[30]~feeder_combout ;
wire \dbus[30]~30_combout ;
wire \dbus[30]~31_combout ;
wire \timer|Add1~30 ;
wire \timer|Add1~33_sumout ;
wire \timer|cnt~96_combout ;
wire \timer|Add1~34 ;
wire \timer|Add1~37_sumout ;
wire \timer|cnt~92_combout ;
wire \timer|lim[31]~feeder_combout ;
wire \dbus[31]~33_combout ;
wire \dbus[31]~34_combout ;
wire \wregval_M[31]~22_combout ;
wire \regs~1663_q ;
wire \regs~2266_combout ;
wire \regs~2265_combout ;
wire \regs~2263_combout ;
wire \regs~2264_combout ;
wire \regs~2267_combout ;
wire \aluin2_A[30]~4_combout ;
wire \Selector31~10_combout ;
wire \aluout_A~0_combout ;
wire \Equal0~2_combout ;
wire \Selector31~11_combout ;
wire \aluin2_A[10]~24_combout ;
wire \aluout_A~8_combout ;
wire \aluout_A~7_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \Equal0~5_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~5_combout ;
wire \Equal0~1_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \aluin2_A[13]~21_combout ;
wire \aluin2_A[12]~20_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~17_combout ;
wire \Equal0~6_combout ;
wire \Equal0~10_combout ;
wire \LessThan0~6_combout ;
wire \aluout_A~1_combout ;
wire \aluin2_A[7]~16_combout ;
wire \aluout_A~6_combout ;
wire \LessThan0~7_combout ;
wire \aluout_A~5_combout ;
wire \aluout_A~2_combout ;
wire \Equal0~11_combout ;
wire \LessThan0~24_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~8_combout ;
wire \aluout_A~3_combout ;
wire \aluout_A~4_combout ;
wire \Equal0~4_combout ;
wire \aluout_A~9_combout ;
wire \regs~1537_q ;
wire \regs~1601_q ;
wire \regs~1569_q ;
wire \regs~1633_q ;
wire \regs~2750_combout ;
wire \regs~545_q ;
wire \regs~577_q ;
wire \regs~513_q ;
wire \regs~609feeder_combout ;
wire \regs~609_q ;
wire \regs~2748_combout ;
wire \regs~65_q ;
wire \regs~33feeder_combout ;
wire \regs~33DUPLICATE_q ;
wire \regs~1_q ;
wire \regs~97feeder_combout ;
wire \regs~97DUPLICATE_q ;
wire \regs~2747_combout ;
wire \regs~1057_q ;
wire \regs~1089_q ;
wire \regs~1121_q ;
wire \regs~1025_q ;
wire \regs~2749_combout ;
wire \regs~2751_combout ;
wire \aluin2_A[1]~13_combout ;
wire \aluout_A~10_combout ;
wire \aluin2_A[0]~12_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~18_combout ;
wire \Equal0~8_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Selector31~8_combout ;
wire \Selector31~12_combout ;
wire \LessThan1~2_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \Equal0~3_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \aluout_A~11_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~23_combout ;
wire \aluin2_A[5]~19_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~19_combout ;
wire \aluin2_A[2]~10_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~20_combout ;
wire \Selector31~4_combout ;
wire \Selector31~15_combout ;
wire \pcgood_B[0]~28_combout ;
wire \PC[0]~1_combout ;
wire \wregval_M[0]~72_combout ;
wire \wregval_M[0]~73_combout ;
wire \regs~1760feeder_combout ;
wire \regs~1760_q ;
wire \regs~1728_q ;
wire \regs~1696feeder_combout ;
wire \regs~1696_q ;
wire \regs~1568_q ;
wire \regs~1536DUPLICATE_q ;
wire \regs~2764_combout ;
wire \regs~1664feeder_combout ;
wire \regs~1664_q ;
wire \regs~2060_combout ;
wire \regs~224_q ;
wire \regs~160feeder_combout ;
wire \regs~160_q ;
wire \regs~192feeder_combout ;
wire \regs~192_q ;
wire \regs~32_q ;
wire \regs~2752_combout ;
wire \regs~128_q ;
wire \regs~2048_combout ;
wire \regs~1248feeder_combout ;
wire \regs~1248_q ;
wire \regs~1216feeder_combout ;
wire \regs~1216_q ;
wire \regs~1184_q ;
wire \regs~1120_q ;
wire \regs~1056DUPLICATE_q ;
wire \regs~2756_combout ;
wire \regs~1152feeder_combout ;
wire \regs~1152_q ;
wire \regs~2052_combout ;
wire \regs~736feeder_combout ;
wire \regs~736_q ;
wire \regs~672feeder_combout ;
wire \regs~672_q ;
wire \regs~704feeder_combout ;
wire \regs~704_q ;
wire \regs~608_q ;
wire \regs~2760_combout ;
wire \regs~640feeder_combout ;
wire \regs~640_q ;
wire \regs~2056_combout ;
wire \regs~2064_combout ;
wire \dbus[0]~102_combout ;
wire \dbus[0]~116_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dbus[0]~103_combout ;
wire \timer|Add1~121_sumout ;
wire \timer|cnt~6_combout ;
wire \timer|cnt~12_combout ;
wire \timer|Add1~122 ;
wire \timer|Add1~125_sumout ;
wire \timer|cnt~7_combout ;
wire \timer|overrun~0_combout ;
wire \dbus[1]~106_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dbus[1]~117_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dbus[1]~107_combout ;
wire \timer|overrun~1_combout ;
wire \timer|overrun~q ;
wire \dbus[1]~119_combout ;
wire \switches|overrun~0_combout ;
wire \switches|overrun~q ;
wire \dbus[1]~108_combout ;
wire \dbus[1]~109_combout ;
wire \keys|overrun~0_combout ;
wire \dbus[1]~118_combout ;
wire \keys|overrun~1_combout ;
wire \keys|overrun~q ;
wire \dbus[1]~110_combout ;
wire \timer|cnt~8_combout ;
wire \timer|Add1~126 ;
wire \timer|Add1~113_sumout ;
wire \timer|cnt~3_combout ;
wire \timer|cnt~4_combout ;
wire \timer|Add1~114 ;
wire \timer|Add1~117_sumout ;
wire \timer|cnt~5_combout ;
wire \timer|cnt~16_combout ;
wire \timer|Add1~118 ;
wire \timer|Add1~49_sumout ;
wire \switches|sdata[4]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dbus[4]~42_combout ;
wire \dbus[4]~43_combout ;
wire \dbus[4]~44_combout ;
wire \timer|cnt~80_combout ;
wire \timer|cnt[4]~DUPLICATE_q ;
wire \timer|Add1~50 ;
wire \timer|Add1~53_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dbus[5]~45_combout ;
wire \switches|sdata[5]~DUPLICATE_q ;
wire \dbus[5]~46_combout ;
wire \dbus[5]~47_combout ;
wire \timer|cnt~76_combout ;
wire \timer|Add1~54 ;
wire \timer|Add1~57_sumout ;
wire \timer|cnt[6]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dbus[6]~48_combout ;
wire \dbus[6]~49_combout ;
wire \dbus[6]~50_combout ;
wire \timer|cnt~72_combout ;
wire \timer|Add1~58 ;
wire \timer|Add1~45_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dbus[7]~39_combout ;
wire \dbus[7]~40_combout ;
wire \dbus[7]~41_combout ;
wire \timer|cnt~84_combout ;
wire \timer|cnt[7]~DUPLICATE_q ;
wire \timer|Add1~46 ;
wire \timer|Add1~41_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dbus[8]~36_combout ;
wire \dbus[8]~37_combout ;
wire \dbus[8]~38_combout ;
wire \timer|cnt~88_combout ;
wire \timer|Add1~42 ;
wire \timer|Add1~61_sumout ;
wire \timer|cnt~68_combout ;
wire \timer|Add1~62 ;
wire \timer|Add1~106 ;
wire \timer|Add1~109_sumout ;
wire \timer|cnt~20_combout ;
wire \timer|Add1~110 ;
wire \timer|Add1~65_sumout ;
wire \timer|cnt~64_combout ;
wire \timer|cnt[12]~DUPLICATE_q ;
wire \timer|Add1~66 ;
wire \timer|Add1~69_sumout ;
wire \timer|cnt~60_combout ;
wire \timer|cnt[13]~DUPLICATE_q ;
wire \timer|lim[13]~DUPLICATE_q ;
wire \dbus[13]~58_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dbus[13]~57_combout ;
wire \dbus[13]~59_combout ;
wire \HexOut[13]~6_combout ;
wire \wregval_M[13]~43_combout ;
wire \wregval_M[13]~44_combout ;
wire \regs~1613_q ;
wire \regs~2442_combout ;
wire \regs~2441_combout ;
wire \regs~557_q ;
wire \regs~2440_combout ;
wire \regs~2439_combout ;
wire \regs~2443_combout ;
wire \Add2~69_sumout ;
wire \Selector18~0_combout ;
wire \Add1~69_sumout ;
wire \Selector18~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dbus[12]~54_combout ;
wire \dbus[12]~55_combout ;
wire \dbus[12]~56_combout ;
wire \wregval_M[12]~41_combout ;
wire \wregval_M[12]~42_combout ;
wire \regs~1132_q ;
wire \regs~1644_q ;
wire \regs~108_q ;
wire \regs~2420_combout ;
wire \regs~76_q ;
wire \regs~2419_combout ;
wire \regs~1580DUPLICATE_q ;
wire \regs~2418_combout ;
wire \regs~1548_q ;
wire \regs~2417_combout ;
wire \regs~2421_combout ;
wire \Selector19~0_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector19~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dbus[11]~87_combout ;
wire \dbus[11]~88_combout ;
wire \dbus[11]~89_combout ;
wire \wregval_M[11]~64_combout ;
wire \regs~171_q ;
wire \regs~235_q ;
wire \regs~203_q ;
wire \regs~3232_combout ;
wire \regs~139_q ;
wire \regs~2664_combout ;
wire \regs~1259_q ;
wire \regs~1195feeder_combout ;
wire \regs~1195_q ;
wire \regs~1227feeder_combout ;
wire \regs~1227_q ;
wire \regs~3236_combout ;
wire \regs~1163feeder_combout ;
wire \regs~1163_q ;
wire \regs~2668_combout ;
wire \regs~683_q ;
wire \regs~747_q ;
wire \regs~715feeder_combout ;
wire \regs~715_q ;
wire \regs~555DUPLICATE_q ;
wire \regs~3240_combout ;
wire \regs~651feeder_combout ;
wire \regs~651_q ;
wire \regs~2672_combout ;
wire \regs~1771_q ;
wire \regs~1707_q ;
wire \regs~1739_q ;
wire \regs~1611DUPLICATE_q ;
wire \regs~3244_combout ;
wire \regs~1675_q ;
wire \regs~2676_combout ;
wire \regs~2680_combout ;
wire \aluin2_A[11]~25_combout ;
wire \Selector20~0_combout ;
wire \Add2~21_sumout ;
wire \Add1~21_sumout ;
wire \Selector20~1_combout ;
wire \aluout_M[11]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dbus[26]~17_combout ;
wire \dbus[26]~18_combout ;
wire \dbus[26]~19_combout ;
wire \timer|Add1~17_sumout ;
wire \timer|cnt~112_combout ;
wire \timer|cnt[26]~DUPLICATE_q ;
wire \timer|lim[24]~DUPLICATE_q ;
wire \timer|lim[14]~DUPLICATE_q ;
wire \timer|lim[7]~DUPLICATE_q ;
wire \timer|lim[6]~DUPLICATE_q ;
wire \timer|Add0~122 ;
wire \timer|Add0~126 ;
wire \timer|Add0~114 ;
wire \timer|Add0~30 ;
wire \timer|Add0~34 ;
wire \timer|Add0~38 ;
wire \timer|Add0~78 ;
wire \timer|Add0~82 ;
wire \timer|Add0~70 ;
wire \timer|Add0~42 ;
wire \timer|Add0~46 ;
wire \timer|Add0~118 ;
wire \timer|Add0~106 ;
wire \timer|Add0~18 ;
wire \timer|Add0~22 ;
wire \timer|Add0~26 ;
wire \timer|Add0~110 ;
wire \timer|Add0~98 ;
wire \timer|Add0~74 ;
wire \timer|Add0~62 ;
wire \timer|Add0~14 ;
wire \timer|Add0~90 ;
wire \timer|Add0~102 ;
wire \timer|Add0~94 ;
wire \timer|Add0~6 ;
wire \timer|Add0~50 ;
wire \timer|Add0~53_sumout ;
wire \timer|Add0~49_sumout ;
wire \timer|atLim~7_combout ;
wire \timer|lim[28]~DUPLICATE_q ;
wire \timer|Add0~54 ;
wire \timer|Add0~86 ;
wire \timer|Add0~66 ;
wire \timer|Add0~58 ;
wire \timer|Add0~10 ;
wire \timer|Add0~1_sumout ;
wire \timer|Add0~21_sumout ;
wire \timer|Add0~17_sumout ;
wire \timer|atLim~0_combout ;
wire \timer|Add0~13_sumout ;
wire \timer|Add0~41_sumout ;
wire \timer|Add0~45_sumout ;
wire \timer|atLim~3_combout ;
wire \timer|Add0~25_sumout ;
wire \timer|Add0~33_sumout ;
wire \timer|Add0~29_sumout ;
wire \timer|atLim~1_combout ;
wire \timer|Equal4~6_combout ;
wire \timer|Equal4~7_combout ;
wire \timer|Equal4~1_combout ;
wire \timer|Equal4~0_combout ;
wire \timer|Equal4~2_combout ;
wire \timer|Add0~37_sumout ;
wire \timer|Equal4~3_combout ;
wire \timer|Equal4~4_combout ;
wire \timer|Equal4~5_combout ;
wire \timer|atLim~2_combout ;
wire \timer|atLim~4_combout ;
wire \timer|atLim~5_combout ;
wire \timer|Add0~5_sumout ;
wire \timer|Add0~9_sumout ;
wire \timer|atLim~6_combout ;
wire \timer|Add0~57_sumout ;
wire \timer|Add0~61_sumout ;
wire \timer|Add0~65_sumout ;
wire \timer|Add0~69_sumout ;
wire \timer|Add0~73_sumout ;
wire \timer|Add0~81_sumout ;
wire \timer|Add0~77_sumout ;
wire \timer|atLim~8_combout ;
wire \timer|atLim~9_combout ;
wire \timer|atLim~10_combout ;
wire \timer|Add0~89_sumout ;
wire \timer|Add0~93_sumout ;
wire \timer|atLim~11_combout ;
wire \timer|Add0~101_sumout ;
wire \timer|Add0~97_sumout ;
wire \timer|Add0~105_sumout ;
wire \timer|Add0~109_sumout ;
wire \timer|Add0~117_sumout ;
wire \timer|Add0~113_sumout ;
wire \timer|Add0~125_sumout ;
wire \timer|Add0~121_sumout ;
wire \timer|atLim~12_combout ;
wire \timer|atLim~13_combout ;
wire \timer|atLim~14_combout ;
wire \timer|atLim~15_combout ;
wire \timer|Add0~85_sumout ;
wire \timer|atLim~16_combout ;
wire \timer|atLim~17_combout ;
wire \timer|atLim~combout ;
wire \timer|Add1~105_sumout ;
wire \timer|cnt~24_combout ;
wire \dbus[10]~85_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dbus[10]~84_combout ;
wire \dbus[10]~86_combout ;
wire \wregval_M[10]~61_combout ;
wire \wregval_M[10]~62_combout ;
wire \regs~1258_q ;
wire \regs~1226feeder_combout ;
wire \regs~1226_q ;
wire \regs~1194_q ;
wire \regs~1098_q ;
wire \regs~3220_combout ;
wire \regs~1162feeder_combout ;
wire \regs~1162_q ;
wire \regs~2646_combout ;
wire \regs~1770feeder_combout ;
wire \regs~1770_q ;
wire \regs~1706_q ;
wire \regs~1738_q ;
wire \regs~1610DUPLICATE_q ;
wire \regs~1642_q ;
wire \regs~3228_combout ;
wire \regs~1674feeder_combout ;
wire \regs~1674_q ;
wire \regs~2654_combout ;
wire \regs~170feeder_combout ;
wire \regs~170_q ;
wire \regs~234_q ;
wire \regs~202feeder_combout ;
wire \regs~202_q ;
wire \regs~74_q ;
wire \regs~3216_combout ;
wire \regs~138feeder_combout ;
wire \regs~138_q ;
wire \regs~2642_combout ;
wire \regs~746_q ;
wire \regs~586_q ;
wire \regs~3224_combout ;
wire \regs~714feeder_combout ;
wire \regs~714_q ;
wire \regs~682feeder_combout ;
wire \regs~682_q ;
wire \regs~650feeder_combout ;
wire \regs~650_q ;
wire \regs~2650_combout ;
wire \regs~2658_combout ;
wire \Add2~17_sumout ;
wire \Selector21~0_combout ;
wire \Add1~17_sumout ;
wire \Selector21~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dbus[9]~51_combout ;
wire \dbus[9]~52_combout ;
wire \dbus[9]~53_combout ;
wire \wregval_M[9]~39_combout ;
wire \wregval_M[9]~40_combout ;
wire \regs~1193feeder_combout ;
wire \regs~1193_q ;
wire \regs~1257_q ;
wire \regs~1225feeder_combout ;
wire \regs~1225_q ;
wire \regs~1129_q ;
wire \regs~1097DUPLICATE_q ;
wire \regs~3044_combout ;
wire \regs~1161feeder_combout ;
wire \regs~1161_q ;
wire \regs~2404_combout ;
wire \regs~233feeder_combout ;
wire \regs~233_q ;
wire \regs~169feeder_combout ;
wire \regs~169_q ;
wire \regs~201feeder_combout ;
wire \regs~201_q ;
wire \regs~3040_combout ;
wire \regs~137feeder_combout ;
wire \regs~137_q ;
wire \regs~2400_combout ;
wire \regs~1769_q ;
wire \regs~1705feeder_combout ;
wire \regs~1705_q ;
wire \regs~1737_q ;
wire \regs~3052_combout ;
wire \regs~1673feeder_combout ;
wire \regs~1673_q ;
wire \regs~2412_combout ;
wire \regs~681feeder_combout ;
wire \regs~681_q ;
wire \regs~745_q ;
wire \regs~713feeder_combout ;
wire \regs~713_q ;
wire \regs~585_q ;
wire \regs~3048_combout ;
wire \regs~649feeder_combout ;
wire \regs~649_q ;
wire \regs~2408_combout ;
wire \regs~2416_combout ;
wire \aluin2_A[9]~15_combout ;
wire \Selector22~0_combout ;
wire \Add2~13_sumout ;
wire \Add1~13_sumout ;
wire \Selector22~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dbus[15]~81_combout ;
wire \dbus[15]~82_combout ;
wire \dbus[15]~83_combout ;
wire \wregval_M[15]~59_combout ;
wire \wregval_M[15]~60_combout ;
wire \regs~1775_q ;
wire \regs~1743_q ;
wire \regs~1711feeder_combout ;
wire \regs~1711_q ;
wire \regs~3212_combout ;
wire \regs~1679feeder_combout ;
wire \regs~1679_q ;
wire \regs~2632_combout ;
wire \regs~1263_q ;
wire \regs~1231feeder_combout ;
wire \regs~1231_q ;
wire \regs~1199feeder_combout ;
wire \regs~1199_q ;
wire \regs~3204_combout ;
wire \regs~1167_q ;
wire \regs~2624_combout ;
wire \regs~751_q ;
wire \regs~687feeder_combout ;
wire \regs~687_q ;
wire \regs~719feeder_combout ;
wire \regs~719_q ;
wire \regs~559DUPLICATE_q ;
wire \regs~591_q ;
wire \regs~3208_combout ;
wire \regs~655feeder_combout ;
wire \regs~655_q ;
wire \regs~2628_combout ;
wire \regs~175feeder_combout ;
wire \regs~175_q ;
wire \regs~239feeder_combout ;
wire \regs~239_q ;
wire \regs~207feeder_combout ;
wire \regs~207_q ;
wire \regs~47DUPLICATE_q ;
wire \regs~3200_combout ;
wire \regs~143feeder_combout ;
wire \regs~143_q ;
wire \regs~2620_combout ;
wire \regs~2636_combout ;
wire \aluin2_A[15]~32_combout ;
wire \Selector16~1_combout ;
wire \Add2~85_sumout ;
wire \Add1~85_sumout ;
wire \Selector16~0_combout ;
wire \Selector16~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dbus[22]~2_combout ;
wire \wmemval_M[22]~DUPLICATE_q ;
wire \dbus[22]~6_combout ;
wire \dbus[22]~7_combout ;
wire \wregval_M[22]~4_combout ;
wire \wregval_M[22]~5_combout ;
wire \regs~534feeder_combout ;
wire \regs~534_q ;
wire \regs~22DUPLICATE_q ;
wire \regs~2065_combout ;
wire \regs~1622_q ;
wire \regs~2067_combout ;
wire \regs~2068_combout ;
wire \regs~2066_combout ;
wire \regs~2069_combout ;
wire \Selector9~1_combout ;
wire \Add1~41_sumout ;
wire \Add2~41_sumout ;
wire \Selector9~0_combout ;
wire \Selector9~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~combout ;
wire \wregval_M[25]~1_combout ;
wire \pcplus_M[30]~feeder_combout ;
wire \wregval_M[30]~19_combout ;
wire \wregval_M[30]~20_combout ;
wire \regs~1150feeder_combout ;
wire \regs~1150_q ;
wire \regs~2244_combout ;
wire \regs~2242_combout ;
wire \regs~2241_combout ;
wire \regs~606_q ;
wire \regs~2243_combout ;
wire \regs~2245_combout ;
wire \Selector1~1_combout ;
wire \Add2~97_sumout ;
wire \Add1~97_sumout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Equal4~4_combout ;
wire \aluout_M[24]~DUPLICATE_q ;
wire \Equal4~3_combout ;
wire \Equal4~2_combout ;
wire \Equal4~1_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Selector30~1_combout ;
wire \Selector30~2_combout ;
wire \Selector30~3_combout ;
wire \Equal4~0_combout ;
wire \Equal4~5_combout ;
wire \wregval_M[8]~23_combout ;
wire \wregval_M[8]~24_combout ;
wire \wregval_M[8]~25_combout ;
wire \regs~1128_q ;
wire \regs~1640DUPLICATE_q ;
wire \regs~104DUPLICATE_q ;
wire \regs~2305_combout ;
wire \regs~2302_combout ;
wire \regs~1064DUPLICATE_q ;
wire \regs~2303_combout ;
wire \regs~72_q ;
wire \regs~2304_combout ;
wire \regs~2306_combout ;
wire \Add4~5_sumout ;
wire \Add3~5_sumout ;
wire \pcgood_B[8]~1_combout ;
wire \Add3~17_sumout ;
wire \Add4~17_sumout ;
wire \pcgood_B[14]~4_combout ;
wire \Add4~21_sumout ;
wire \Add3~21_sumout ;
wire \pcgood_B[15]~5_combout ;
wire \Equal1~25_combout ;
wire \Equal1~0_combout ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \pcgood_B[10]~2_combout ;
wire \Add3~53_sumout ;
wire \Add3~49_sumout ;
wire \Equal1~18_combout ;
wire \Add3~45_sumout ;
wire \Add4~45_sumout ;
wire \Add4~49_sumout ;
wire \Add4~53_sumout ;
wire \Equal1~17_combout ;
wire \Equal1~19_combout ;
wire \Equal1~1_combout ;
wire \Add4~37_sumout ;
wire \Add4~41_sumout ;
wire \Add4~33_sumout ;
wire \Equal1~12_combout ;
wire \Add3~37_sumout ;
wire \Equal1~11_combout ;
wire \Equal1~13_combout ;
wire \Equal1~10_combout ;
wire \Equal1~30_combout ;
wire \Equal1~24_combout ;
wire \Equal1~2_combout ;
wire \pcgood_B[1]~29_combout ;
wire \PC[1]~2_combout ;
wire \wregval_M[1]~75_combout ;
wire \HexOut[1]~0_combout ;
wire \wregval_M[1]~74_combout ;
wire \wregval_M[1]~76_combout ;
wire \regs~1249_q ;
wire \regs~1217feeder_combout ;
wire \regs~1217_q ;
wire \regs~1185feeder_combout ;
wire \regs~1185_q ;
wire \regs~1089DUPLICATE_q ;
wire \regs~3284_combout ;
wire \regs~1153feeder_combout ;
wire \regs~1153_q ;
wire \regs~2734_combout ;
wire \regs~1761_q ;
wire \regs~1697feeder_combout ;
wire \regs~1697_q ;
wire \regs~1729_q ;
wire \regs~1601DUPLICATE_q ;
wire \regs~3292_combout ;
wire \regs~1665feeder_combout ;
wire \regs~1665_q ;
wire \regs~2742_combout ;
wire \regs~673feeder_combout ;
wire \regs~673_q ;
wire \regs~705feeder_combout ;
wire \regs~705_q ;
wire \regs~737_q ;
wire \regs~3288_combout ;
wire \regs~641feeder_combout ;
wire \regs~641_q ;
wire \regs~2738_combout ;
wire \regs~225_q ;
wire \regs~193feeder_combout ;
wire \regs~193_q ;
wire \regs~161feeder_combout ;
wire \regs~161_q ;
wire \regs~33_q ;
wire \regs~65DUPLICATE_q ;
wire \regs~97_q ;
wire \regs~1DUPLICATE_q ;
wire \regs~3280_combout ;
wire \regs~129feeder_combout ;
wire \regs~129_q ;
wire \regs~2730_combout ;
wire \regs~2746_combout ;
wire \Add2~6 ;
wire \Add2~109_sumout ;
wire \Selector29~0_combout ;
wire \Add1~6 ;
wire \Add1~109_sumout ;
wire \Selector29~1_combout ;
wire \wregval_M[2]~66_combout ;
wire \HexOut[2]~1_combout ;
wire \wregval_M[2]~65_combout ;
wire \dbus[2]~95_combout ;
wire \wregval_M[2]~67_combout ;
wire \regs~226_q ;
wire \regs~162_q ;
wire \regs~194_q ;
wire \regs~3248_combout ;
wire \regs~130_q ;
wire \regs~2681_combout ;
wire \regs~1570_q ;
wire \regs~1538_q ;
wire \regs~3260_combout ;
wire \regs~1762_q ;
wire \regs~1730feeder_combout ;
wire \regs~1730_q ;
wire \regs~1698feeder_combout ;
wire \regs~1698_q ;
wire \regs~1666feeder_combout ;
wire \regs~1666_q ;
wire \regs~2693_combout ;
wire \regs~1186feeder_combout ;
wire \regs~1186_q ;
wire \regs~1250feeder_combout ;
wire \regs~1250_q ;
wire \regs~1218feeder_combout ;
wire \regs~1218_q ;
wire \regs~3252_combout ;
wire \regs~1154feeder_combout ;
wire \regs~1154_q ;
wire \regs~2685_combout ;
wire \regs~738_q ;
wire \regs~674feeder_combout ;
wire \regs~674_q ;
wire \regs~706_q ;
wire \regs~3256_combout ;
wire \regs~642_q ;
wire \regs~2689_combout ;
wire \regs~2697_combout ;
wire \Add2~110 ;
wire \Add2~121_sumout ;
wire \Add1~110 ;
wire \Add1~121_sumout ;
wire \Selector28~1_combout ;
wire \aluout_M[3]~DUPLICATE_q ;
wire \wregval_M[3]~69_combout ;
wire \wregval_M[3]~68_combout ;
wire \wregval_M[3]~70_combout ;
wire \regs~1603_q ;
wire \regs~1571feeder_combout ;
wire \regs~1571_q ;
wire \regs~1635feeder_combout ;
wire \regs~1635_q ;
wire \regs~1539feeder_combout ;
wire \regs~1539_q ;
wire \regs~2723_combout ;
wire \regs~579feeder_combout ;
wire \regs~579_q ;
wire \regs~547_q ;
wire \regs~515feeder_combout ;
wire \regs~515_q ;
wire \regs~611_q ;
wire \regs~2721_combout ;
wire \regs~35feeder_combout ;
wire \regs~35_q ;
wire \regs~3feeder_combout ;
wire \regs~3_q ;
wire \regs~67feeder_combout ;
wire \regs~67_q ;
wire \regs~99_q ;
wire \regs~2720_combout ;
wire \regs~1059_q ;
wire \regs~1123feeder_combout ;
wire \regs~1123_q ;
wire \regs~1091feeder_combout ;
wire \regs~1091_q ;
wire \regs~1027feeder_combout ;
wire \regs~1027_q ;
wire \regs~2722_combout ;
wire \regs~2724_combout ;
wire \Add1~122 ;
wire \Add1~117_sumout ;
wire \Add2~122 ;
wire \Add2~117_sumout ;
wire \Selector27~1_combout ;
wire \aluout_M[4]~DUPLICATE_q ;
wire \HexOut[4]~2_combout ;
wire \wregval_M[4]~29_combout ;
wire \wregval_M[4]~30_combout ;
wire \wregval_M[4]~31_combout ;
wire \regs~1252feeder_combout ;
wire \regs~1252_q ;
wire \regs~1188feeder_combout ;
wire \regs~1188_q ;
wire \regs~1220feeder_combout ;
wire \regs~1220_q ;
wire \regs~2996_combout ;
wire \regs~1156feeder_combout ;
wire \regs~1156_q ;
wire \regs~2333_combout ;
wire \regs~740_q ;
wire \regs~676feeder_combout ;
wire \regs~676_q ;
wire \regs~708feeder_combout ;
wire \regs~708_q ;
wire \regs~580DUPLICATE_q ;
wire \regs~3000_combout ;
wire \regs~644feeder_combout ;
wire \regs~644_q ;
wire \regs~2337_combout ;
wire \regs~228_q ;
wire \regs~196_q ;
wire \regs~164_q ;
wire \regs~36_q ;
wire \regs~2992_combout ;
wire \regs~132feeder_combout ;
wire \regs~132_q ;
wire \regs~2329_combout ;
wire \regs~1764_q ;
wire \regs~1700feeder_combout ;
wire \regs~1700_q ;
wire \regs~1732_q ;
wire \regs~3004_combout ;
wire \regs~1668feeder_combout ;
wire \regs~1668_q ;
wire \regs~2341_combout ;
wire \regs~2345_combout ;
wire \Add1~118 ;
wire \Add1~125_sumout ;
wire \Selector26~0_combout ;
wire \Add2~118 ;
wire \Add2~125_sumout ;
wire \Selector26~1_combout ;
wire \aluout_M[5]~DUPLICATE_q ;
wire \wregval_M[5]~32_combout ;
wire \wregval_M[5]~33_combout ;
wire \wregval_M[5]~34_combout ;
wire \regs~165feeder_combout ;
wire \regs~165_q ;
wire \regs~197feeder_combout ;
wire \regs~197_q ;
wire \regs~229_q ;
wire \regs~5DUPLICATE_q ;
wire \regs~3008_combout ;
wire \regs~133feeder_combout ;
wire \regs~133_q ;
wire \regs~2351_combout ;
wire \regs~1253_q ;
wire \regs~1221feeder_combout ;
wire \regs~1221_q ;
wire \regs~1189feeder_combout ;
wire \regs~1189_q ;
wire \regs~3012_combout ;
wire \regs~1157feeder_combout ;
wire \regs~1157_q ;
wire \regs~2355_combout ;
wire \regs~741_q ;
wire \regs~677feeder_combout ;
wire \regs~677_q ;
wire \regs~709feeder_combout ;
wire \regs~709_q ;
wire \regs~549DUPLICATE_q ;
wire \regs~3016_combout ;
wire \regs~645feeder_combout ;
wire \regs~645_q ;
wire \regs~2359_combout ;
wire \regs~1765_q ;
wire \regs~1733_q ;
wire \regs~1701_q ;
wire \regs~1637_q ;
wire \regs~1541DUPLICATE_q ;
wire \regs~3020_combout ;
wire \regs~1669_q ;
wire \regs~2363_combout ;
wire \regs~2367_combout ;
wire \Add1~126 ;
wire \Add1~9_sumout ;
wire \Add2~126 ;
wire \Add2~9_sumout ;
wire \Selector25~1_combout ;
wire \HexOut[6]~3_combout ;
wire \wregval_M[6]~35_combout ;
wire \wregval_M[6]~36_combout ;
wire \wregval_M[6]~37_combout ;
wire \regs~678feeder_combout ;
wire \regs~678_q ;
wire \regs~742_q ;
wire \regs~710feeder_combout ;
wire \regs~710_q ;
wire \regs~3032_combout ;
wire \regs~646_q ;
wire \regs~2381_combout ;
wire \regs~1702feeder_combout ;
wire \regs~1702_q ;
wire \regs~1734_q ;
wire \regs~1766_q ;
wire \regs~3036_combout ;
wire \regs~1670feeder_combout ;
wire \regs~1670_q ;
wire \regs~2385_combout ;
wire \regs~1190feeder_combout ;
wire \regs~1190_q ;
wire \regs~1254feeder_combout ;
wire \regs~1254_q ;
wire \regs~1222feeder_combout ;
wire \regs~1222_q ;
wire \regs~1030DUPLICATE_q ;
wire \regs~3028_combout ;
wire \regs~1158feeder_combout ;
wire \regs~1158_q ;
wire \regs~2377_combout ;
wire \regs~166feeder_combout ;
wire \regs~166_q ;
wire \regs~198feeder_combout ;
wire \regs~198_q ;
wire \regs~230_q ;
wire \regs~3024_combout ;
wire \regs~134feeder_combout ;
wire \regs~134_q ;
wire \regs~2373_combout ;
wire \regs~2389_combout ;
wire \Add2~10 ;
wire \Add2~113_sumout ;
wire \Selector24~0_combout ;
wire \Add1~113_sumout ;
wire \Selector24~1_combout ;
wire \aluout_M[7]~DUPLICATE_q ;
wire \wmemval_M[7]~DUPLICATE_q ;
wire \wregval_M[7]~26_combout ;
wire \wregval_M[7]~27_combout ;
wire \wregval_M[7]~28_combout ;
wire \regs~39_q ;
wire \regs~2324_combout ;
wire \regs~2326_combout ;
wire \regs~2327_combout ;
wire \regs~551_q ;
wire \regs~519_q ;
wire \regs~2325_combout ;
wire \regs~2328_combout ;
wire \Add4~97_sumout ;
wire \pcgood_B[7]~18_combout ;
wire \PC~111_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \imem~106_combout ;
wire \Add3~93_sumout ;
wire \Add4~93_sumout ;
wire \pcgood_B[6]~17_combout ;
wire \PC~67_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \imem~82_combout ;
wire \imem~103_combout ;
wire \Add3~41_sumout ;
wire \pcgood_B[4]~8_combout ;
wire \PC~75_combout ;
wire \imem~88_combout ;
wire \imem~102_combout ;
wire \Add3~33_sumout ;
wire \pcgood_B[2]~26_combout ;
wire \PC~83_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \pcgood_B[3]~27_combout ;
wire \PC~79_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \imem~112_combout ;
wire \imem~113_combout ;
wire \imem~14_combout ;
wire \regs~2530_combout ;
wire \regs~2529_combout ;
wire \regs~595DUPLICATE_q ;
wire \regs~2528_combout ;
wire \regs~2527_combout ;
wire \regs~2531_combout ;
wire \Add4~101_sumout ;
wire \Add3~101_sumout ;
wire \pcgood_B[19]~19_combout ;
wire \PC~19_combout ;
wire \Add0~101_sumout ;
wire \Equal1~6_combout ;
wire \Equal1~29_combout ;
wire \Equal1~28_combout ;
wire \Equal1~8_combout ;
wire \Equal1~20_combout ;
wire \Equal1~21_combout ;
wire \Equal1~4_combout ;
wire \Equal1~15_combout ;
wire \Equal1~14_combout ;
wire \Equal1~16_combout ;
wire \Equal1~3_combout ;
wire \Equal1~23_combout ;
wire \Equal1~22_combout ;
wire \Equal1~5_combout ;
wire \Equal1~26_combout ;
wire \Equal1~27_combout ;
wire \Equal1~7_combout ;
wire \Equal1~9_combout ;
wire \PC~0_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \Add3~1_sumout ;
wire \Add4~1_sumout ;
wire \pcgood_B[9]~0_combout ;
wire \PC~115_combout ;
wire \Add0~2 ;
wire \Add0~9_sumout ;
wire \PC~103_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add3~13_sumout ;
wire \Add4~13_sumout ;
wire \pcgood_B[11]~3_combout ;
wire \PC~99_combout ;
wire \PC[11]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~49_sumout ;
wire \pcgood_B[12]~24_combout ;
wire \PC~107_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \imem~0_combout ;
wire \imem~12_combout ;
wire \Decoder1~0_combout ;
wire \isjump_D~0_combout ;
wire \pcgood_B[13]~25_combout ;
wire \PC~91_combout ;
wire \PC[13]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~17_sumout ;
wire \PC~87_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \PC~95_combout ;
wire \PC[15]~DUPLICATE_q ;
wire \imem~43_combout ;
wire \dobranch_A~0_combout ;
wire \pcgood_B[5]~9_combout ;
wire \PC~71_combout ;
wire \imem~108_combout ;
wire \imem~23_combout ;
wire \regs~163_q ;
wire \regs~195_q ;
wire \regs~227_q ;
wire \regs~3264_combout ;
wire \regs~131_q ;
wire \regs~2703_combout ;
wire \regs~1251_q ;
wire \regs~1219_q ;
wire \regs~1187feeder_combout ;
wire \regs~1187_q ;
wire \regs~3268_combout ;
wire \regs~1155_q ;
wire \regs~2707_combout ;
wire \regs~1763feeder_combout ;
wire \regs~1763_q ;
wire \regs~1699feeder_combout ;
wire \regs~1699_q ;
wire \regs~1731feeder_combout ;
wire \regs~1731_q ;
wire \regs~3276_combout ;
wire \regs~1667feeder_combout ;
wire \regs~1667_q ;
wire \regs~2715_combout ;
wire \regs~739feeder_combout ;
wire \regs~739_q ;
wire \regs~675feeder_combout ;
wire \regs~675_q ;
wire \regs~707feeder_combout ;
wire \regs~707_q ;
wire \regs~3272_combout ;
wire \regs~643feeder_combout ;
wire \regs~643_q ;
wire \regs~2711_combout ;
wire \regs~2719_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HexOut[10]~DUPLICATE_q ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [31:0] \switches|bounceTimer ;
wire [31:0] PC;
wire [31:0] \timer|clkTimer_div ;
wire [31:0] wmemval_M;
wire [23:0] HexOut;
wire [9:0] led;
wire [31:0] aluout_M;
wire [31:0] \timer|cnt ;
wire [5:0] wregno_M;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \timer|lim ;
wire [31:0] pcplus_M;
wire [31:0] \switches|sdata ;
wire [31:0] \keys|prev ;
wire [31:0] \switches|prev ;
wire [31:0] \switches|prevBounce ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(led[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(led[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(led[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(led[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(led[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(led[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(led[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(led[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(led[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(led[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "60.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N55
dffeas \PC[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N3
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~34  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N20
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~34  ))
// \Add0~46  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~98  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( !\PC[12]~DUPLICATE_q  & ( (!PC[11] & (!\PC[10]~DUPLICATE_q  & (!PC[9] $ (!\PC[8]~DUPLICATE_q )))) ) )

	.dataa(!PC[11]),
	.datab(!PC[9]),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h2080208000000000;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N43
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( !PC[5] & ( (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[4]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h005A005A00000000;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( PC[4] & ( PC[9] & ( (!\PC[2]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[5] & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( PC[9] & ( (\PC[2]~DUPLICATE_q  & (!PC[5] & !\PC[6]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0000000050002000;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( !\PC[12]~DUPLICATE_q  & ( (!\PC[10]~DUPLICATE_q  & !PC[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(!PC[11]),
	.datae(gnd),
	.dataf(!\PC[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'hF000F00000000000;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( PC[5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~31_combout  & ( \imem~66_combout  & ( (\PC[8]~DUPLICATE_q  & !\PC[9]~DUPLICATE_q ) ) ) ) # ( \imem~31_combout  & ( !\imem~66_combout  & ( !\PC[8]~DUPLICATE_q  $ (!\PC[9]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\imem~31_combout ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h000033CC00003300;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & (PC[7] & (!\PC[6]~DUPLICATE_q  & PC[4]))) # (PC[5] & (!PC[7] & (\PC[6]~DUPLICATE_q  & !PC[4]))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & PC[4]) ) ) ) # ( PC[3] & ( 
// !\PC[2]~DUPLICATE_q  & ( (!PC[7] & ((!PC[4]) # ((!PC[5] & \PC[6]~DUPLICATE_q )))) # (PC[7] & ((!PC[5] & ((PC[4]))) # (PC[5] & (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (((!PC[4])))) # (PC[5] & (\PC[6]~DUPLICATE_q  & 
// ((!PC[7]) # (!PC[4])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'hAF04DC3A00AA0420;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N3
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( \imem~65_combout  & ( ((!PC[9]) # (!\imem~67_combout )) # (\imem~68_combout ) ) ) # ( !\imem~65_combout  & ( (!\imem~67_combout ) # (\imem~68_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~68_combout ),
	.datac(!PC[9]),
	.datad(!\imem~67_combout ),
	.datae(gnd),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'hFF33FF33FFF3FFF3;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[5] & (((\PC[6]~DUPLICATE_q  & PC[4])))) # (PC[5] & ((!PC[7]) # ((!\PC[6]~DUPLICATE_q  & PC[4])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[5] & (!PC[7] & 
// ((PC[4]) # (\PC[6]~DUPLICATE_q )))) # (PC[5] & (!PC[4] & (!PC[7] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[5] & (!PC[4] & ((!PC[7]) # (!\PC[6]~DUPLICATE_q )))) # (PC[5] & (PC[4] & (!PC[7] $ 
// (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[4] & (PC[5])) # (PC[4] & ((!PC[7]))))) # (\PC[6]~DUPLICATE_q  & (!PC[5] $ (((!PC[7] & !PC[4]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h56CAA8144988445E;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[5] & ( (((!\PC[3]~DUPLICATE_q  & !PC[4])) # (\PC[6]~DUPLICATE_q )) # (PC[7]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[5] & ( (\PC[6]~DUPLICATE_q ) # (PC[7]) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[5] & ( 
// ((\PC[3]~DUPLICATE_q  & (!PC[4] & !\PC[6]~DUPLICATE_q ))) # (PC[7]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[5] & ( ((!\PC[3]~DUPLICATE_q  & (PC[4] & \PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!PC[4] $ (!\PC[6]~DUPLICATE_q )))) # (PC[7]) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[4]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h377B733333FFB3FF;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \PC[9]~DUPLICATE_q  & ( \imem~84_combout  ) ) # ( !\PC[9]~DUPLICATE_q  & ( \imem~84_combout  & ( (!\imem~46_combout ) # (\imem~85_combout ) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\imem~84_combout  & ( !\imem~46_combout  ) ) ) # ( 
// !\PC[9]~DUPLICATE_q  & ( !\imem~84_combout  & ( (!\imem~46_combout ) # (\imem~85_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~85_combout ),
	.datac(!\imem~46_combout ),
	.datad(gnd),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'hF3F3F0F0F3F3FFFF;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & PC[5]) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & 
// (\PC[6]~DUPLICATE_q  & !PC[5])) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h0500505000F00000;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( PC[4] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (((!\PC[2]~DUPLICATE_q  & PC[7])) # (\PC[3]~DUPLICATE_q ))) # (PC[5] & (\PC[2]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (PC[7])))) ) ) ) # ( !PC[4] & ( \PC[6]~DUPLICATE_q  & ( 
// (!\PC[2]~DUPLICATE_q  & (PC[5] & ((!\PC[3]~DUPLICATE_q ) # (!PC[7])))) ) ) ) # ( PC[4] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (PC[5] & !PC[7]))) ) ) ) # ( !PC[4] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// ((!PC[7] & (!\PC[3]~DUPLICATE_q )) # (PC[7] & ((PC[5]))))) # (\PC[2]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (PC[5] & !PC[7]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!PC[4]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h890A08000A0834B5;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \imem~31_combout  & ( \imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & (!PC[7] & (\imem~91_combout  & PC[9]))) # (\PC[8]~DUPLICATE_q  & (((!PC[9])))) ) ) ) # ( \imem~31_combout  & ( !\imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & (!PC[7] 
// & (\imem~91_combout  & PC[9]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\imem~91_combout ),
	.datad(!PC[9]),
	.datae(!\imem~31_combout ),
	.dataf(!\imem~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h0000000800005508;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[2] ) + ( VCC ) + ( !VCC ))
// \Add0~38  = CARRY(( PC[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( (((\imem~102_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \Add0~37_sumout  ) + ( !VCC ))
// \Add3~34  = CARRY(( (((\imem~102_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \Add0~37_sumout  ) + ( !VCC ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\imem~102_combout ),
	.datae(gnd),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N3
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \Add0~41_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~92_combout ))) ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \Add0~41_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~92_combout ))) ) + ( \Add3~34  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \Add0~33_sumout  ) + ( (((\imem~103_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \Add0~33_sumout  ) + ( (((\imem~103_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~38  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h00008000000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N9
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \Add0~45_sumout  ) + ( (((\imem~104_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \Add0~45_sumout  ) + ( (((\imem~104_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~42  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h00008000000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~106_combout ))) ) + ( \Add0~97_sumout  ) + ( \Add3~46  ))
// \Add3~94  = CARRY(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~106_combout ))) ) + ( \Add0~97_sumout  ) + ( \Add3~46  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~106_combout ),
	.datae(gnd),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N15
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \Add0~93_sumout  ) + ( (((\imem~107_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( \Add0~93_sumout  ) + ( (((\imem~107_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~94  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h00008000000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N43
dffeas selpcplus_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_M.is_wysiwyg = "true";
defparam selpcplus_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & PC[5]) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & !\PC[3]~DUPLICATE_q ) 
// ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'hC0C0A0A000002222;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (PC[4] & ((!\PC[6]~DUPLICATE_q ) # (PC[5])))) # (PC[7] & (((\PC[6]~DUPLICATE_q  & !PC[4])))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & ((!PC[7] & (!\PC[6]~DUPLICATE_q  & 
// !PC[4])) # (PC[7] & (\PC[6]~DUPLICATE_q )))) # (PC[5] & ((!\PC[6]~DUPLICATE_q  & ((PC[4]))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & !PC[4])))) ) ) ) # ( PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[4] & (!PC[5] & ((!\PC[6]~DUPLICATE_q )))) # (PC[4] & (PC[7] & 
// (!PC[5] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (PC[4] & ((!\PC[6]~DUPLICATE_q  & (!PC[5])) # (\PC[6]~DUPLICATE_q  & ((!PC[7]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h00ACA021865203C4;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~38_combout  & ( \imem~37_combout  & ( (\imem~0_combout  & ((!\PC[8]~DUPLICATE_q  & (PC[9] & !\PC[7]~DUPLICATE_q )) # (\PC[8]~DUPLICATE_q  & (!PC[9])))) ) ) ) # ( !\imem~38_combout  & ( \imem~37_combout  & ( (\PC[8]~DUPLICATE_q  
// & (!PC[9] & \imem~0_combout )) ) ) ) # ( \imem~38_combout  & ( !\imem~37_combout  & ( (!\PC[8]~DUPLICATE_q  & (PC[9] & (!\PC[7]~DUPLICATE_q  & \imem~0_combout ))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~38_combout ),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000002000440064;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( !PC[13] & ( !PC[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'hF0F0F0F000000000;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \imem~46_combout  & ( \imem~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~37_combout  & ( (!PC[9]) # ((!\PC[7]~DUPLICATE_q  & \imem~38_combout )) ) ) # ( !\imem~37_combout  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & \imem~38_combout )) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h000A000AF0FAF0FA;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!PC[4] & (!\PC[6]~DUPLICATE_q  & PC[5])) # (PC[4] & (\PC[6]~DUPLICATE_q  & !PC[5])))) # (\PC[3]~DUPLICATE_q  & (((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & 
// ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (((!PC[5])))) # (\PC[3]~DUPLICATE_q  & ((!PC[4] & (\PC[6]~DUPLICATE_q  & !PC[5])) # (PC[4] & (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'hDE10000034B00000;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] & ( (!PC[4] & (!\PC[3]~DUPLICATE_q  $ (((!\PC[6]~DUPLICATE_q ) # (!PC[5]))))) # (PC[4] & (!\PC[6]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q ) # (PC[5]))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( 
// (!PC[4] & ((!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[5])))) # (PC[4] & (!\PC[3]~DUPLICATE_q  $ (((!PC[5]))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & ((!\PC[6]~DUPLICATE_q  & (PC[4])) 
// # (\PC[6]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))))) # (PC[5] & (!PC[4] & ((\PC[6]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (\PC[3]~DUPLICATE_q )) # (PC[4] & (\PC[6]~DUPLICATE_q  & 
// (!\PC[3]~DUPLICATE_q  $ (!PC[5])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'h2326532A196C362D;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \imem~115_combout  & ( (!\PC[9]~DUPLICATE_q ) # (\imem~116_combout ) ) ) # ( !\imem~115_combout  & ( (\PC[9]~DUPLICATE_q  & \imem~116_combout ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\imem~116_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h11111111BBBBBBBB;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \imem~32_combout  & ( \imem~65_combout  & ( (!PC[9]) # ((!\imem~67_combout ) # (\imem~68_combout )) ) ) ) # ( !\imem~32_combout  & ( \imem~65_combout  ) ) # ( \imem~32_combout  & ( !\imem~65_combout  & ( (!\imem~67_combout ) # 
// (\imem~68_combout ) ) ) ) # ( !\imem~32_combout  & ( !\imem~65_combout  ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~68_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'hFFFFFF0FFFFFFFCF;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( !\imem~43_combout  & ( (((\imem~69_combout  & ((!\imem~94_combout ) # (!\imem~117_combout )))) # (\PC[15]~DUPLICATE_q )) # (\imem~39_combout ) ) ) # ( \imem~43_combout  & ( ((!\imem~94_combout ) # (((!\imem~95_combout  & 
// !\imem~117_combout )) # (\PC[15]~DUPLICATE_q ))) ) )

	.dataa(!\imem~39_combout ),
	.datab(!\imem~94_combout ),
	.datac(!\imem~95_combout ),
	.datad(!\imem~117_combout ),
	.datae(!\imem~43_combout ),
	.dataf(!\PC[15]~DUPLICATE_q ),
	.datag(!\imem~69_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "on";
defparam \Selector33~0 .lut_mask = 64'h5F5DFCCCFFFFFFFF;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q  & PC[5]))))) # (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !PC[5]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( 
// PC[2] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[5])) # (\PC[3]~DUPLICATE_q  & ((!PC[5]))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((PC[5]))) # 
// (\PC[6]~DUPLICATE_q  & ((!PC[5]) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & ((PC[5]))) # (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (PC[5] & 
// (!\PC[3]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h02CB448C30808982;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( PC[2] & ( (!PC[5] & ((!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ))))) ) ) # ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((PC[5]) # 
// (\PC[3]~DUPLICATE_q )))) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h20A020A058005800;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \imem~41_combout  & ( (!PC[9] & (\imem~40_combout )) # (PC[9] & ((!\PC[7]~DUPLICATE_q ))) ) ) # ( !\imem~41_combout  & ( (!PC[9] & \imem~40_combout ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~40_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h0A0A0A0A5F0A5F0A;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[7] & ((PC[4])))) # (\PC[6]~DUPLICATE_q  & ((!PC[4] & (PC[7])) # (PC[4] & ((PC[5]))))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[5] & 
// (!PC[7] & !PC[4])) # (PC[5] & ((PC[4]))))) # (\PC[6]~DUPLICATE_q  & ((!PC[7] & (PC[5] & !PC[4])) # (PC[7] & (!PC[5])))) ) ) ) # ( PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[4]) # ((PC[7] & !PC[5])))) # (\PC[6]~DUPLICATE_q  & (PC[5] & 
// (!PC[7] $ (PC[4])))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (((!PC[5] & PC[4])))) # (\PC[6]~DUPLICATE_q  & ((!PC[7] & ((PC[4]))) # (PC[7] & (PC[5] & !PC[4])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h01E4AE21941A118D;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC[2]~DUPLICATE_q  & ( (PC[5] & (PC[4] & !\PC[6]~DUPLICATE_q )) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (!PC[3] & ((!PC[4]) # (!\PC[6]~DUPLICATE_q )))) # (PC[5] & (PC[4] & ((!\PC[6]~DUPLICATE_q )))) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'hB180B18011001100;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \imem~35_combout  & ( \imem~0_combout  & ( (!\PC[9]~DUPLICATE_q  & (\imem~34_combout  & ((PC[8])))) # (\PC[9]~DUPLICATE_q  & (((!PC[7] & !PC[8])))) ) ) ) # ( !\imem~35_combout  & ( \imem~0_combout  & ( (\imem~34_combout  & 
// (!\PC[9]~DUPLICATE_q  & PC[8])) ) ) )

	.dataa(!\imem~34_combout ),
	.datab(!PC[7]),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[8]),
	.datae(!\imem~35_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h0000000000500C50;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \imem~36_combout  & ( (\imem~94_combout  & ((!\imem~117_combout  & ((\imem~42_combout ))) # (\imem~117_combout  & ((!\imem~42_combout ) # (\PC[15]~DUPLICATE_q ))))) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~117_combout ),
	.datac(!\imem~42_combout ),
	.datad(!\imem~94_combout ),
	.datae(gnd),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h00000000003D003D;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \imem~92_combout  & ( \imem~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~32_combout ),
	.datae(gnd),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \imem~93_combout  & ( (!\imem~36_combout  & ((!\imem~94_combout ) # ((!\imem~42_combout  & !\imem~117_combout )))) ) )

	.dataa(!\imem~94_combout ),
	.datab(!\imem~42_combout ),
	.datac(!\imem~36_combout ),
	.datad(!\imem~117_combout ),
	.datae(gnd),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h00000000E0A0E0A0;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N45
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \Selector37~0_combout  & ( (!\PC[15]~DUPLICATE_q  & !\imem~39_combout ) ) ) # ( !\Selector37~0_combout  & ( (!\PC[15]~DUPLICATE_q  & (\Selector37~1_combout  & !\imem~39_combout )) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector37~1_combout ),
	.datad(!\imem~39_combout ),
	.datae(gnd),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h0A000A00AA00AA00;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!PC[9] & (!\PC[4]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (\PC[3]~DUPLICATE_q  & (!PC[9] & (!\PC[4]~DUPLICATE_q  & 
// \PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000000000400080;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[8]~DUPLICATE_q  & ( PC[2] & ( (!PC[9] & (\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( PC[2] & ( (PC[9] & ((!\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & 
// \PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ))))) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( !PC[2] & ( (!PC[9] & (\PC[3]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !PC[2] & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  & 
// (\PC[3]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0112000C03100084;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (\PC[6]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & 
// !PC[9]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000000002001000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[3] & ( PC[4] & ( (!\PC[9]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0000000000000060;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~9_combout  & ( \imem~8_combout  & ( (!\PC[7]~DUPLICATE_q  & (((\imem~7_combout )) # (PC[5]))) # (\PC[7]~DUPLICATE_q  & ((!PC[5]) # ((\imem~10_combout )))) ) ) ) # ( !\imem~9_combout  & ( \imem~8_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (!PC[5] & ((\imem~7_combout )))) # (\PC[7]~DUPLICATE_q  & ((!PC[5]) # ((\imem~10_combout )))) ) ) ) # ( \imem~9_combout  & ( !\imem~8_combout  & ( (!\PC[7]~DUPLICATE_q  & (((\imem~7_combout )) # (PC[5]))) # (\PC[7]~DUPLICATE_q  & 
// (PC[5] & (\imem~10_combout ))) ) ) ) # ( !\imem~9_combout  & ( !\imem~8_combout  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & ((\imem~7_combout )))) # (\PC[7]~DUPLICATE_q  & (PC[5] & (\imem~10_combout ))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\imem~10_combout ),
	.datad(!\imem~7_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h018923AB45CD67EF;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~32_combout  & ( \imem~117_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~31_combout  & (!PC[9] $ (!\PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~31_combout ),
	.datac(!PC[9]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h0000000000000220;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (((\PC[6]~DUPLICATE_q  & PC[4])) # (PC[5]))) # (PC[7] & (!\PC[6]~DUPLICATE_q  & ((!PC[5]) # (PC[4])))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[6]~DUPLICATE_q  & 
// ((PC[7]) # (PC[5])))) # (PC[4] & (PC[5] & (PC[7]))) ) ) ) # ( PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & ((!\PC[6]~DUPLICATE_q  & (!PC[7] & PC[4])) # (\PC[6]~DUPLICATE_q  & ((!PC[4]))))) # (PC[5] & (!PC[4] & ((!\PC[6]~DUPLICATE_q ) # (PC[7])))) ) ) ) # 
// ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[7] & ((!PC[5] & ((!\PC[6]~DUPLICATE_q ) # (PC[4]))) # (PC[5] & (!\PC[6]~DUPLICATE_q  $ (!PC[4]))))) # (PC[7] & (((\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h87CB5B807011647C;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC[9] & ( \imem~46_combout  & ( (!\imem~82_combout ) # (!\imem~32_combout ) ) ) ) # ( !PC[9] & ( \imem~46_combout  & ( (!\imem~32_combout ) # ((\imem~81_combout  & !\imem~82_combout )) ) ) ) # ( PC[9] & ( !\imem~46_combout  ) ) # ( 
// !PC[9] & ( !\imem~46_combout  ) )

	.dataa(!\imem~81_combout ),
	.datab(!\imem~82_combout ),
	.datac(!\imem~32_combout ),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'hFFFFFFFFF4F4FCFC;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N51
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \imem~83_combout  & ( (!\imem~43_combout  & (!\imem~36_combout  & !\imem~33_combout )) ) ) # ( !\imem~83_combout  & ( (!\imem~43_combout  & (\PC[15]~DUPLICATE_q  & (!\imem~36_combout  & !\imem~33_combout ))) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~36_combout ),
	.datad(!\imem~33_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h20002000A000A000;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \Selector36~0_combout  ) # ( !\Selector36~0_combout  & ( (\imem~0_combout  & \imem~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\imem~11_combout ),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] & ( (!PC[4] & (!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & !PC[5]))) # (PC[4] & (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( (PC[4] & 
// (!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & PC[5]))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (PC[5] & ((!\PC[3]~DUPLICATE_q ) # (!\PC[6]~DUPLICATE_q )))) # (PC[4] & (((\PC[6]~DUPLICATE_q  & !PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( 
// !PC[2] & ( (!PC[4] & (PC[5] & ((!\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) # (PC[4] & (!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!PC[5])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h10CA05A800048110;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \imem~32_combout  & ( \imem~87_combout  & ( (((!\PC[9]~DUPLICATE_q ) # (!\imem~31_combout )) # (PC[8])) # (\imem~88_combout ) ) ) ) # ( !\imem~32_combout  & ( \imem~87_combout  ) ) # ( \imem~32_combout  & ( !\imem~87_combout  & ( 
// (!\imem~31_combout ) # ((!PC[8] & ((!\PC[9]~DUPLICATE_q ) # (\imem~88_combout ))) # (PC[8] & ((\PC[9]~DUPLICATE_q )))) ) ) ) # ( !\imem~32_combout  & ( !\imem~87_combout  ) )

	.dataa(!\imem~88_combout ),
	.datab(!PC[8]),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\imem~31_combout ),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'hFFFFFFC7FFFFFFF7;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \aluin2_A[0]~3 (
// Equation(s):
// \aluin2_A[0]~3_combout  = ( \imem~89_combout  ) # ( !\imem~89_combout  & ( \PC[15]~DUPLICATE_q  ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~3 .extended_lut = "off";
defparam \aluin2_A[0]~3 .lut_mask = 64'h55555555FFFFFFFF;
defparam \aluin2_A[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( !\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q ) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( \PC[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h33333C3C00000000;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~0_combout  & ( \imem~44_combout  & ( (!PC[4] & (PC[5] & (\PC[8]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0000000000000200;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N0
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \imem~36_combout  & ( \imem~45_combout  ) ) # ( !\imem~36_combout  & ( ((!\imem~43_combout  & (!\imem~33_combout  & \aluin2_A[0]~3_combout ))) # (\imem~45_combout ) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\aluin2_A[0]~3_combout ),
	.datad(!\imem~45_combout ),
	.datae(gnd),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( !\Selector38~0_combout  & ( (!\Selector37~2_combout  & !\Selector36~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~46_combout  & ( \imem~84_combout  & ( ((!\imem~32_combout ) # (\PC[9]~DUPLICATE_q )) # (\imem~85_combout ) ) ) ) # ( !\imem~46_combout  & ( \imem~84_combout  ) ) # ( \imem~46_combout  & ( !\imem~84_combout  & ( 
// (!\imem~32_combout ) # ((\imem~85_combout  & !\PC[9]~DUPLICATE_q )) ) ) ) # ( !\imem~46_combout  & ( !\imem~84_combout  ) )

	.dataa(gnd),
	.datab(!\imem~85_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'hFFFFF3F0FFFFF3FF;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \imem~33_combout  & ( (!\imem~43_combout  & !\imem~39_combout ) ) ) # ( !\imem~33_combout  & ( (!\imem~43_combout  & (!\imem~39_combout  & ((\imem~86_combout ) # (\PC[15]~DUPLICATE_q )))) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~43_combout ),
	.datac(!\imem~39_combout ),
	.datad(!\imem~86_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h40C040C0C0C0C0C0;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \WideOr2~2 (
// Equation(s):
// \WideOr2~2_combout  = ( \imem~31_combout  & ( ((!\imem~32_combout ) # (!PC[9] $ (\PC[8]~DUPLICATE_q ))) # (\PC[15]~DUPLICATE_q ) ) ) # ( !\imem~31_combout  )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~32_combout ),
	.datae(gnd),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~2 .extended_lut = "off";
defparam \WideOr2~2 .lut_mask = 64'hFFFFFFFFFF9FFF9F;
defparam \WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~117_combout  & ( \imem~36_combout  & ( ((\imem~11_combout  & \imem~0_combout )) # (\WideOr2~2_combout ) ) ) ) # ( !\imem~117_combout  & ( \imem~36_combout  ) ) # ( \imem~117_combout  & ( !\imem~36_combout  & ( 
// (!\imem~45_combout  & (\imem~11_combout  & ((\imem~0_combout )))) # (\imem~45_combout  & (((\imem~11_combout  & \imem~0_combout )) # (\WideOr2~2_combout ))) ) ) ) # ( !\imem~117_combout  & ( !\imem~36_combout  & ( ((\imem~11_combout  & \imem~0_combout )) 
// # (\imem~45_combout ) ) ) )

	.dataa(!\imem~45_combout ),
	.datab(!\imem~11_combout ),
	.datac(!\WideOr2~2_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~117_combout ),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h55770537FFFF0F3F;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ( \WideOr2~0_combout  ) # ( !\WideOr2~0_combout  & ( (\imem~43_combout ) # (\imem~39_combout ) ) )

	.dataa(!\imem~39_combout ),
	.datab(gnd),
	.datac(!\imem~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~1 .extended_lut = "off";
defparam \WideOr2~1 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!PC[5] & !PC[4]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (!PC[5] & (!\PC[3]~DUPLICATE_q  & !PC[4])) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & (!\PC[3]~DUPLICATE_q )) # (PC[5] & 
// ((!PC[4]))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'hD8D800008080A0A0;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] & ( (!PC[5] & ((!PC[4] & (\PC[6]~DUPLICATE_q )) # (PC[4] & ((!\PC[3]~DUPLICATE_q ))))) # (PC[5] & (((\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( 
// (!\PC[3]~DUPLICATE_q  & ((!PC[4] & (PC[5])) # (PC[4] & ((!\PC[6]~DUPLICATE_q ))))) # (\PC[3]~DUPLICATE_q  & (((!PC[5] & !\PC[6]~DUPLICATE_q )))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (!PC[5] & ((\PC[3]~DUPLICATE_q )))) # (PC[4] & (!PC[5] 
// $ (((\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & (PC[4] & (!\PC[6]~DUPLICATE_q ))) # (PC[5] & ((!\PC[3]~DUPLICATE_q ) # ((!PC[4] & !\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h736044C972C04C0B;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~0_combout  & ( (\imem~1_combout  & (!PC[9] & PC[8])) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~0_combout  & ( (!PC[9] & (((\imem~1_combout  & PC[8])))) # (PC[9] & (\imem~2_combout  & ((!PC[8])))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h0000000005300030;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N15
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( !\imem~45_combout  & ( (!\imem~43_combout  & (\imem~39_combout  & \imem~36_combout )) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~39_combout ),
	.datac(!\imem~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h0202020200000000;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N3
cyclonev_lcell_comb \WideOr8~2 (
// Equation(s):
// \WideOr8~2_combout  = (!\imem~33_combout  & (\WideOr8~0_combout  & !\imem~12_combout ))

	.dataa(gnd),
	.datab(!\imem~33_combout ),
	.datac(!\WideOr8~0_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~2 .extended_lut = "off";
defparam \WideOr8~2 .lut_mask = 64'h0C000C000C000C00;
defparam \WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \WideOr8~1 (
// Equation(s):
// \WideOr8~1_combout  = ( \imem~45_combout  & ( (!\imem~12_combout ) # ((!\imem~43_combout ) # (\imem~36_combout )) ) ) # ( !\imem~45_combout  & ( (!\imem~12_combout  & (\imem~36_combout )) # (\imem~12_combout  & ((!\imem~43_combout ))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~36_combout ),
	.datac(!\imem~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~1 .extended_lut = "off";
defparam \WideOr8~1 .lut_mask = 64'h72727272FBFBFBFB;
defparam \WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N18
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\imem~39_combout  & ( !\imem~36_combout  & ( (!\imem~43_combout  & (!\imem~33_combout  & (!\imem~12_combout  & !\imem~45_combout ))) ) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~45_combout ),
	.datae(!\imem~39_combout ),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h8000000000000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = (!PC[4] & (!PC[9] & !\PC[2]~DUPLICATE_q ))

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h8800880088008800;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((PC[5]))) # (PC[7] & (!\PC[3]~DUPLICATE_q )) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & PC[5]) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h030303030FCC0FCC;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \imem~46_combout  & ( \imem~55_combout  & ( ((!\imem~32_combout ) # ((PC[9] & \imem~66_combout ))) # (\imem~56_combout ) ) ) ) # ( !\imem~46_combout  & ( \imem~55_combout  ) ) # ( \imem~46_combout  & ( !\imem~55_combout  & ( 
// (!\imem~32_combout ) # ((PC[9] & \imem~66_combout )) ) ) ) # ( !\imem~46_combout  & ( !\imem~55_combout  ) )

	.dataa(!\imem~56_combout ),
	.datab(!PC[9]),
	.datac(!\imem~32_combout ),
	.datad(!\imem~66_combout ),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'hFFFFF0F3FFFFF5F7;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N3
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \imem~80_combout  & ( \Decoder1~1_combout  ) ) # ( !\imem~80_combout  & ( (\PC[15]~DUPLICATE_q  & \Decoder1~1_combout ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \wregno_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3] .is_wysiwyg = "true";
defparam \wregno_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (((\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (PC[5]))) # (\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  
// & ( PC[2] & ( (!\PC[7]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!PC[5])))) # (\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (!PC[5])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & 
// (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) # (PC[5] & ((!\PC[6]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (((PC[5]) # 
// (\PC[6]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & ((PC[5])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h2ABB48F6342849F6;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (PC[5]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (PC[5]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( 
// !PC[2] & ( (!\PC[6]~DUPLICATE_q  & PC[5]) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!PC[5] & (!\PC[3]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h5A0000F0A0F0A0F0;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~4_combout  & ( \imem~5_combout  & ( (\imem~0_combout  & ((!PC[9] & (\PC[8]~DUPLICATE_q )) # (PC[9] & (!\PC[8]~DUPLICATE_q  & !PC[7])))) ) ) ) # ( !\imem~4_combout  & ( \imem~5_combout  & ( (PC[9] & (!\PC[8]~DUPLICATE_q  & 
// (!PC[7] & \imem~0_combout ))) ) ) ) # ( \imem~4_combout  & ( !\imem~5_combout  & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & \imem~0_combout )) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\imem~0_combout ),
	.datae(!\imem~4_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0000002200400062;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC[9] & ( (PC[5] & \PC[6]~DUPLICATE_q ) ) ) # ( !PC[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( ((!\PC[3]~DUPLICATE_q  & (!PC[5] $ (!\PC[4]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!PC[5] & !\PC[4]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( ((!\PC[3]~DUPLICATE_q  & 
// (PC[5] & \PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!PC[5] & !\PC[4]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (((!\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # (PC[9])) # (PC[5]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !PC[2] & ( ((\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[5])))) # (PC[9]) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h51FFB3FF42FF68FF;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( ((!PC[5] & (!\PC[3]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( PC[9] ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( ((!\PC[3]~DUPLICATE_q  & 
// !\PC[4]~DUPLICATE_q )) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( ((!\PC[3]~DUPLICATE_q  $ (PC[5])) # (PC[9])) # (\PC[4]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h9FFFA0FF00FF48FF;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~77_combout  ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~77_combout  & ( (!\imem~31_combout ) # ((!\PC[8]~DUPLICATE_q  & (\imem~76_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~75_combout )))) ) ) ) # ( 
// \PC[7]~DUPLICATE_q  & ( !\imem~77_combout  & ( (!\imem~31_combout ) # ((\imem~76_combout  & !\PC[8]~DUPLICATE_q )) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~77_combout  & ( (!\imem~31_combout ) # ((!\PC[8]~DUPLICATE_q  & (\imem~76_combout )) # 
// (\PC[8]~DUPLICATE_q  & ((\imem~75_combout )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\imem~76_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~75_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'hBABFBABABABFFFFF;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \imem~78_combout  ) # ( !\imem~78_combout  & ( !\imem~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~32_combout ),
	.datae(gnd),
	.dataf(!\imem~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N33
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (!\Decoder1~1_combout  & (((\imem~6_combout )))) # (\Decoder1~1_combout  & (((\imem~79_combout )) # (\PC[15]~DUPLICATE_q )))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~6_combout ),
	.datac(!\Decoder1~1_combout ),
	.datad(!\imem~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h353F353F353F353F;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N34
dffeas \wregno_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4] .is_wysiwyg = "true";
defparam \wregno_M[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] & ( (PC[4] & (!\PC[3]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( (!PC[4] & (!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & !PC[5]))) # (PC[4] & (\PC[3]~DUPLICATE_q 
//  & ((PC[5])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & ((!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (PC[5] & 
// ((\PC[6]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) # (PC[4] & (!\PC[3]~DUPLICATE_q  & ((!PC[5])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h442A082880114040;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \PC[8]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & \imem~0_combout ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & \imem~0_combout ) ) )

	.dataa(gnd),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h030303030C0C0C0C;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( PC[5] & ( \PC[3]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[6] & ((!\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( \PC[3]~DUPLICATE_q  & ( (!PC[6] & (\PC[2]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q )))) # (PC[6] & 
// (((!\PC[2]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[6])))) # (\PC[2]~DUPLICATE_q  & (PC[6] & 
// (!\PC[4]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((!PC[6]) # (!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h444001860B534050;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \PC[3]~DUPLICATE_q  & ( (!PC[6] & (((!PC[5]) # (\PC[4]~DUPLICATE_q )))) # (PC[6] & ((!\PC[2]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )) # (PC[5]))) ) ) # ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[6] & ((!\PC[2]~DUPLICATE_q ) 
// # (PC[5])))) # (\PC[4]~DUPLICATE_q  & (((PC[5]) # (PC[6])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h0B3F0B3FF93FF93F;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~25_combout  & ( \imem~0_combout  & ( ((!PC[8]) # (\imem~24_combout )) # (PC[9]) ) ) ) # ( !\imem~25_combout  & ( \imem~0_combout  & ( (!PC[9] & ((!PC[8]) # ((\imem~24_combout )))) # (PC[9] & (((\PC[7]~DUPLICATE_q )) # (PC[8]))) 
// ) ) ) # ( \imem~25_combout  & ( !\imem~0_combout  ) ) # ( !\imem~25_combout  & ( !\imem~0_combout  ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!\imem~24_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~25_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'hFFFFFFFF9BDFDFDF;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \imem~26_combout  & ( PC[9] & ( (!\Decoder1~1_combout ) # ((!\Selector42~0_combout ) # (\imem~66_combout )) ) ) ) # ( !\imem~26_combout  & ( PC[9] & ( (\Decoder1~1_combout  & ((!\Selector42~0_combout ) # (\imem~66_combout ))) ) 
// ) ) # ( \imem~26_combout  & ( !PC[9] & ( ((!\Decoder1~1_combout ) # (!\Selector42~0_combout )) # (\imem~73_combout ) ) ) ) # ( !\imem~26_combout  & ( !PC[9] & ( (\Decoder1~1_combout  & ((!\Selector42~0_combout ) # (\imem~73_combout ))) ) ) )

	.dataa(!\imem~73_combout ),
	.datab(!\Decoder1~1_combout ),
	.datac(!\imem~66_combout ),
	.datad(!\Selector42~0_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h3311FFDD3303FFCF;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N25
dffeas \wregno_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[1] .is_wysiwyg = "true";
defparam \wregno_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[4] & ( \PC[3]~DUPLICATE_q  & ( (PC[7] & (!PC[5] $ (((!PC[2]) # (!\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[4] & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (((\PC[6]~DUPLICATE_q  & PC[5])) # (PC[7]))) # (PC[2] & (\PC[6]~DUPLICATE_q  & (PC[5] 
// & PC[7]))) ) ) ) # ( PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & (PC[5] & (!\PC[6]~DUPLICATE_q  $ (PC[7])))) # (PC[2] & (\PC[6]~DUPLICATE_q  & (!PC[5] $ (PC[7])))) ) ) ) # ( !PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & (((PC[7]) # (PC[5])) # 
// (\PC[6]~DUPLICATE_q ))) # (PC[2] & (PC[7] & (!\PC[6]~DUPLICATE_q  $ (!PC[5])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!PC[4]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h2ABE180302AB001E;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N57
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q ) # ((PC[5]) # (\PC[3]~DUPLICATE_q )) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & PC[5])) # (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!PC[5]))) ) 
// )

	.dataa(gnd),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h033C033CCFFFCFFF;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( !PC[7] & ( (\PC[9]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0F000F0000000000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \imem~20_combout  & ( \imem~19_combout  & ( (\PC[8]~DUPLICATE_q  & (\imem~0_combout  & (!PC[9] & \imem~21_combout ))) ) ) ) # ( !\imem~20_combout  & ( \imem~19_combout  & ( (\imem~0_combout  & (!\PC[8]~DUPLICATE_q  $ (!PC[9]))) ) ) ) 
// # ( \imem~20_combout  & ( !\imem~19_combout  & ( (\PC[8]~DUPLICATE_q  & (\imem~0_combout  & (!PC[9] & \imem~21_combout ))) ) ) ) # ( !\imem~20_combout  & ( !\imem~19_combout  & ( (\PC[8]~DUPLICATE_q  & (\imem~0_combout  & (!PC[9] & \imem~21_combout ))) ) 
// ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~0_combout ),
	.datac(!PC[9]),
	.datad(!\imem~21_combout ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0010001012120010;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & (!PC[3] $ (\PC[2]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & ((!PC[3] & ((\PC[2]~DUPLICATE_q ))) # (PC[3] & (PC[4] & !\PC[2]~DUPLICATE_q )))) ) ) # ( !PC[5] & ( (PC[3] & (\PC[6]~DUPLICATE_q  
// & (!PC[4] $ (\PC[2]~DUPLICATE_q )))) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h00410041841A841A;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( !PC[7] & ( PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h00FF00FF00000000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC[3] & ( PC[5] & ( (PC[4] & (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \imem~16_combout ))) ) ) ) # ( PC[3] & ( !PC[5] & ( (!\PC[6]~DUPLICATE_q  & (\imem~16_combout  & (!PC[4] $ (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( 
// !PC[5] & ( (\imem~16_combout  & ((!PC[4] & (!\PC[2]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) # (PC[4] & (\PC[2]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\imem~16_combout ),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0081009000000040;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~0_combout  & ( \imem~17_combout  & ( !\PC[9]~DUPLICATE_q  $ (!PC[8]) ) ) ) # ( \imem~0_combout  & ( !\imem~17_combout  & ( (!\PC[9]~DUPLICATE_q  & (PC[8] & (\imem~15_combout  & PC[7]))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\imem~15_combout ),
	.datad(!PC[7]),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000000200006666;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \Decoder1~1_combout  & ( \Selector44~0_combout  ) ) # ( !\Decoder1~1_combout  & ( (\Selector44~0_combout ) # (\imem~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~23_combout ),
	.datad(!\Selector44~0_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N49
dffeas \wregno_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \flush_D~0 (
// Equation(s):
// \flush_D~0_combout  = ( !\wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[4] & (!\imem~22_combout  & (!wregno_M[1] $ (\imem~18_combout )))) # (wregno_M[4] & (\imem~22_combout  & (!wregno_M[1] $ (\imem~18_combout )))) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[1]),
	.datac(!\imem~22_combout ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~0 .extended_lut = "off";
defparam \flush_D~0 .lut_mask = 64'h8421842100000000;
defparam \flush_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[3] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[5] & PC[7]))) ) ) ) # ( !PC[3] & ( PC[4] & ( (!PC[7] & ((!\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & PC[5])) # (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q 
// )))) # (PC[7] & (!PC[5] & (!\PC[2]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !PC[4] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & ((!PC[7]) # (PC[5])))) # (\PC[6]~DUPLICATE_q  & ((!PC[5] & (\PC[2]~DUPLICATE_q  & PC[7])) # (PC[5] & 
// ((!PC[7]))))) ) ) ) # ( !PC[3] & ( !PC[4] & ( (\PC[6]~DUPLICATE_q  & ((!PC[7] & ((PC[5]))) # (PC[7] & (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h03228B1846900080;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = (!PC[5] & (!PC[3] & (!PC[4] & \PC[2]~DUPLICATE_q )))

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h0080008000800080;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \imem~19_combout  & ( ((\imem~47_combout  & !\PC[9]~DUPLICATE_q )) # (\imem~48_combout ) ) ) # ( !\imem~19_combout  & ( (\imem~47_combout  & !\PC[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem~47_combout ),
	.datac(!\imem~48_combout ),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h330033003F0F3F0F;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N15
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \imem~96_combout  & ( (!\Decoder1~1_combout  & ((\imem~3_combout ))) # (\Decoder1~1_combout  & (\Selector42~0_combout )) ) ) # ( !\imem~96_combout  & ( (!\Decoder1~1_combout  & \imem~3_combout ) ) )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(!\Selector42~0_combout ),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(!\imem~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N16
dffeas \wregno_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5] .is_wysiwyg = "true";
defparam \wregno_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & (!PC[4] $ (\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[7]~DUPLICATE_q  & ((!PC[4] & (!\PC[8]~DUPLICATE_q  & !PC[5])) # (PC[4] & 
// (!\PC[8]~DUPLICATE_q  $ (!PC[5]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (\PC[8]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!PC[4] & (\PC[8]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ 
// (!PC[5])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h0220202290409000;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( PC[4] & ( PC[2] & ( (!PC[9] & (((!\PC[3]~DUPLICATE_q  & PC[8])))) # (PC[9] & (!PC[8] & ((!\PC[6]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( PC[2] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & ((PC[8]))) # 
// (\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q )))) # (PC[9] & (!PC[8] & ((!\PC[6]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[4] & ( !PC[2] & ( (!PC[9] & (((!\PC[3]~DUPLICATE_q  & PC[8])))) # (PC[9] & (!PC[8] & ((!\PC[6]~DUPLICATE_q ) # 
// (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!PC[9] $ (!PC[8])))) # (\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!PC[9]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[8]),
	.datae(!PC[4]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h34C432C036C432C0;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( PC[5] & ( !PC[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h00000000FF00FF00;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem~0_combout  & ( \imem~111_combout  & ( (\imem~110_combout  & (((!\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) # (\imem~109_combout ))) ) ) ) # ( \imem~0_combout  & ( !\imem~111_combout  & ( (\imem~109_combout  & 
// (\imem~110_combout  & !\PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\imem~109_combout ),
	.datac(!\imem~110_combout ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h000003000000030B;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (((\PC[6]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( \PC[3]~DUPLICATE_q  ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & ((!PC[5]) # ((\PC[6]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h0C0DFFFF0F0F3F7F;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( \PC[3]~DUPLICATE_q  ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (((!PC[5] & \PC[7]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q 
// )) # (\PC[6]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h5FDFFFFF0F0FFFFF;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[8]~DUPLICATE_q  & ( !\PC[9]~DUPLICATE_q  ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h00000000AAAAAAAA;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \imem~50_combout  & ( (!\imem~114_combout  & (\imem~32_combout  & (\imem~51_combout  & \imem~31_combout ))) ) )

	.dataa(!\imem~114_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\imem~31_combout ),
	.datae(gnd),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0000000000020002;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[5] & ( \PC[3]~DUPLICATE_q  & ( (!PC[6] & (!\PC[2]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))))) # (PC[6] & ((!\PC[2]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) ) ) 
// ) # ( !PC[5] & ( \PC[3]~DUPLICATE_q  & ( (!PC[6] & (\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q )))) # (PC[6] & (!\PC[4]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (PC[6])))) # (\PC[4]~DUPLICATE_q  & (!PC[6] $ (((\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[6] $ 
// (\PC[7]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!PC[6] & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h3806E621226483F1;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( !PC[6] & ( \PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) ) ) ) # ( !PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h0A00000003000000;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( !PC[5] & ( \PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((!PC[6]) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0B0000000F000000;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~29_combout  & ( \imem~0_combout  & ( !\PC[8]~DUPLICATE_q  $ (PC[9]) ) ) ) # ( !\imem~29_combout  & ( \imem~0_combout  & ( (!\PC[8]~DUPLICATE_q  & (((!PC[9]) # (!\imem~28_combout )))) # (\PC[8]~DUPLICATE_q  & (((\imem~27_combout 
//  & !\imem~28_combout )) # (PC[9]))) ) ) ) # ( \imem~29_combout  & ( !\imem~0_combout  ) ) # ( !\imem~29_combout  & ( !\imem~0_combout  ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~27_combout ),
	.datac(!PC[9]),
	.datad(!\imem~28_combout ),
	.datae(!\imem~29_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'hFFFFFFFFBFA5A5A5;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \imem~30_combout  & ( (!\Decoder1~1_combout ) # ((!\PC[15]~DUPLICATE_q  & \imem~52_combout )) ) ) # ( !\imem~30_combout  & ( (\Decoder1~1_combout  & (!\PC[15]~DUPLICATE_q  & \imem~52_combout )) ) )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h00300030CCFCCCFC;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N37
dffeas \wregno_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[0] .is_wysiwyg = "true";
defparam \wregno_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \flush_D~1 (
// Equation(s):
// \flush_D~1_combout  = ( wregno_M[0] & ( (\flush_D~0_combout  & (\imem~13_combout  & (!wregno_M[5] $ (\imem~14_combout )))) ) ) # ( !wregno_M[0] & ( (\flush_D~0_combout  & (!\imem~13_combout  & (!wregno_M[5] $ (\imem~14_combout )))) ) )

	.dataa(!\flush_D~0_combout ),
	.datab(!wregno_M[5]),
	.datac(!\imem~14_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~1 .extended_lut = "off";
defparam \flush_D~1 .lut_mask = 64'h4100410000410041;
defparam \flush_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas isjump_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isjump_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_M.is_wysiwyg = "true";
defparam isjump_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \flush_D~3 (
// Equation(s):
// \flush_D~3_combout  = ( wregno_M[4] & ( (\imem~6_combout  & (!wregno_M[5] $ (\imem~3_combout ))) ) ) # ( !wregno_M[4] & ( (!\imem~6_combout  & (!wregno_M[5] $ (\imem~3_combout ))) ) )

	.dataa(gnd),
	.datab(!wregno_M[5]),
	.datac(!\imem~6_combout ),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~3 .extended_lut = "off";
defparam \flush_D~3 .lut_mask = 64'hC030C0300C030C03;
defparam \flush_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \flush_D~2 (
// Equation(s):
// \flush_D~2_combout  = ( \imem~26_combout  & ( wregno_M[0] & ( (wregno_M[1] & \imem~30_combout ) ) ) ) # ( !\imem~26_combout  & ( wregno_M[0] & ( (!wregno_M[1] & \imem~30_combout ) ) ) ) # ( \imem~26_combout  & ( !wregno_M[0] & ( (wregno_M[1] & 
// !\imem~30_combout ) ) ) ) # ( !\imem~26_combout  & ( !wregno_M[0] & ( (!wregno_M[1] & !\imem~30_combout ) ) ) )

	.dataa(!wregno_M[1]),
	.datab(gnd),
	.datac(!\imem~30_combout ),
	.datad(gnd),
	.datae(!\imem~26_combout ),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~2 .extended_lut = "off";
defparam \flush_D~2 .lut_mask = 64'hA0A050500A0A0505;
defparam \flush_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \flush_D~4 (
// Equation(s):
// \flush_D~4_combout  = ( \flush_D~2_combout  & ( (\flush_D~3_combout  & (!\imem~23_combout  $ (\wregno_M[2]~DUPLICATE_q ))) ) )

	.dataa(!\imem~23_combout ),
	.datab(gnd),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!\flush_D~3_combout ),
	.datae(gnd),
	.dataf(!\flush_D~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~4 .extended_lut = "off";
defparam \flush_D~4 .lut_mask = 64'h0000000000A500A5;
defparam \flush_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \flush_D~5 (
// Equation(s):
// \flush_D~5_combout  = ( \flush_D~4_combout  & ( (\wrreg_M~q  & ((!wregno_M[3]) # (\isjump_M~q ))) ) ) # ( !\flush_D~4_combout  & ( (\wrreg_M~q  & (((!wregno_M[3] & \flush_D~1_combout )) # (\isjump_M~q ))) ) )

	.dataa(!wregno_M[3]),
	.datab(!\wrreg_M~q ),
	.datac(!\flush_D~1_combout ),
	.datad(!\isjump_M~q ),
	.datae(gnd),
	.dataf(!\flush_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~5 .extended_lut = "off";
defparam \flush_D~5 .lut_mask = 64'h0233023322332233;
defparam \flush_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N39
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \flush_D~5_combout  ) # ( !\flush_D~5_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flush_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N6
cyclonev_lcell_comb \wrreg_M~0 (
// Equation(s):
// \wrreg_M~0_combout  = ( \WideOr8~1_combout  & ( !\always9~0_combout  & ( (\Decoder1~0_combout ) # (\WideOr8~2_combout ) ) ) ) # ( !\WideOr8~1_combout  & ( !\always9~0_combout  & ( (((!\imem~33_combout  & !\imem~39_combout )) # (\Decoder1~0_combout )) # 
// (\WideOr8~2_combout ) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~39_combout ),
	.datac(!\WideOr8~2_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(!\WideOr8~1_combout ),
	.dataf(!\always9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_M~0 .extended_lut = "off";
defparam \wrreg_M~0 .lut_mask = 64'h8FFF0FFF00000000;
defparam \wrreg_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N33
cyclonev_lcell_comb \regs~3314 (
// Equation(s):
// \regs~3314_combout  = ( wregno_M[4] & ( \wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[5] & (wregno_M[1] & (!wregno_M[3] & wregno_M[0]))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!wregno_M[1]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[4]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3314 .extended_lut = "off";
defparam \regs~3314 .lut_mask = 64'h0000000000000020;
defparam \regs~3314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \regs~3315 (
// Equation(s):
// \regs~3315_combout  = ( \regs~3314_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~3314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3315 .extended_lut = "off";
defparam \regs~3315 .lut_mask = 64'h0000000003030303;
defparam \regs~3315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \regs~743 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~743 .is_wysiwyg = "true";
defparam \regs~743 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \regs~711feeder (
// Equation(s):
// \regs~711feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~711feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~711feeder .extended_lut = "off";
defparam \regs~711feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~711feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N21
cyclonev_lcell_comb \regs~3318 (
// Equation(s):
// \regs~3318_combout  = ( wregno_M[1] & ( !wregno_M[0] & ( (wregno_M[4] & (!wregno_M[3] & (!wregno_M[5] & \wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3318 .extended_lut = "off";
defparam \regs~3318 .lut_mask = 64'h0000004000000000;
defparam \regs~3318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \regs~3319 (
// Equation(s):
// \regs~3319_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3318_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3318_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3319 .extended_lut = "off";
defparam \regs~3319 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N28
dffeas \regs~711 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~711 .is_wysiwyg = "true";
defparam \regs~711 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \regs~2794 (
// Equation(s):
// \regs~2794_combout  = ( wregno_M[1] & ( !wregno_M[5] & ( (wregno_M[0] & (!wregno_M[3] & (!\wregno_M[2]~DUPLICATE_q  & wregno_M[4]))) ) ) )

	.dataa(!wregno_M[0]),
	.datab(!wregno_M[3]),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2794 .extended_lut = "off";
defparam \regs~2794 .lut_mask = 64'h0000004000000000;
defparam \regs~2794 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \regs~2795 (
// Equation(s):
// \regs~2795_combout  = ( \regs~2794_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2794_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2795 .extended_lut = "off";
defparam \regs~2795 .lut_mask = 64'h0000000005050505;
defparam \regs~2795 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \regs~615 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~615 .is_wysiwyg = "true";
defparam \regs~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \wregno_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2] .is_wysiwyg = "true";
defparam \wregno_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \regs~2778 (
// Equation(s):
// \regs~2778_combout  = ( wregno_M[0] & ( !wregno_M[1] & ( (!wregno_M[3] & (wregno_M[4] & (!wregno_M[2] & !wregno_M[5]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2778 .extended_lut = "off";
defparam \regs~2778 .lut_mask = 64'h0000200000000000;
defparam \regs~2778 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N45
cyclonev_lcell_comb \regs~2779 (
// Equation(s):
// \regs~2779_combout  = (\wrreg_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~2778_combout ))

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\regs~2778_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2779 .extended_lut = "off";
defparam \regs~2779 .lut_mask = 64'h0011001100110011;
defparam \regs~2779 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N1
dffeas \regs~551DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~551DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~551DUPLICATE .is_wysiwyg = "true";
defparam \regs~551DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \regs~583feeder (
// Equation(s):
// \regs~583feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~583feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~583feeder .extended_lut = "off";
defparam \regs~583feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~583feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N39
cyclonev_lcell_comb \regs~2786 (
// Equation(s):
// \regs~2786_combout  = ( wregno_M[1] & ( !wregno_M[0] & ( (!wregno_M[3] & (wregno_M[4] & (!wregno_M[5] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2786 .extended_lut = "off";
defparam \regs~2786 .lut_mask = 64'h0000200000000000;
defparam \regs~2786 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N33
cyclonev_lcell_comb \regs~2787 (
// Equation(s):
// \regs~2787_combout  = ( \regs~2786_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2786_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2787 .extended_lut = "off";
defparam \regs~2787 .lut_mask = 64'h0000000011111111;
defparam \regs~2787 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \regs~583 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~583 .is_wysiwyg = "true";
defparam \regs~583 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N57
cyclonev_lcell_comb \regs~2770 (
// Equation(s):
// \regs~2770_combout  = ( wregno_M[4] & ( !wregno_M[0] & ( (!wregno_M[5] & (!wregno_M[3] & (!\wregno_M[2]~DUPLICATE_q  & !wregno_M[1]))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!wregno_M[3]),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2770 .extended_lut = "off";
defparam \regs~2770 .lut_mask = 64'h0000800000000000;
defparam \regs~2770 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N30
cyclonev_lcell_comb \regs~2771 (
// Equation(s):
// \regs~2771_combout  = ( \regs~2770_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2770_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2771 .extended_lut = "off";
defparam \regs~2771 .lut_mask = 64'h0000000005050505;
defparam \regs~2771 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \regs~519DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~519DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~519DUPLICATE .is_wysiwyg = "true";
defparam \regs~519DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \regs~2984 (
// Equation(s):
// \regs~2984_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~519DUPLICATE_q ))) # (\imem~30_combout  & (\regs~551DUPLICATE_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~583_q ))) # (\imem~30_combout  & (\regs~615_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~615_q ),
	.datab(!\regs~551DUPLICATE_q ),
	.datac(!\regs~583_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~519DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2984 .extended_lut = "on";
defparam \regs~2984 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2984 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N21
cyclonev_lcell_comb \regs~679feeder (
// Equation(s):
// \regs~679feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~679feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~679feeder .extended_lut = "off";
defparam \regs~679feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~679feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \regs~3312 (
// Equation(s):
// \regs~3312_combout  = ( wregno_M[0] & ( !wregno_M[1] & ( (wregno_M[4] & (!wregno_M[3] & (\wregno_M[2]~DUPLICATE_q  & !wregno_M[5]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3312 .extended_lut = "off";
defparam \regs~3312 .lut_mask = 64'h0000040000000000;
defparam \regs~3312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \regs~3313 (
// Equation(s):
// \regs~3313_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3312_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3313 .extended_lut = "off";
defparam \regs~3313 .lut_mask = 64'h0000000000003333;
defparam \regs~3313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N22
dffeas \regs~679 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~679 .is_wysiwyg = "true";
defparam \regs~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \regs~647feeder (
// Equation(s):
// \regs~647feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~647feeder .extended_lut = "off";
defparam \regs~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~647feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \regs~3316 (
// Equation(s):
// \regs~3316_combout  = ( wregno_M[4] & ( \wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[1] & (!wregno_M[5] & (!wregno_M[0] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[4]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3316 .extended_lut = "off";
defparam \regs~3316 .lut_mask = 64'h0000000000008000;
defparam \regs~3316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \regs~3317 (
// Equation(s):
// \regs~3317_combout  = ( \regs~3316_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~3316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3317 .extended_lut = "off";
defparam \regs~3317 .lut_mask = 64'h0000000003030303;
defparam \regs~3317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N22
dffeas \regs~647 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~647 .is_wysiwyg = "true";
defparam \regs~647 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \regs~2315 (
// Equation(s):
// \regs~2315_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2984_combout )))) # (\imem~23_combout  & ((!\regs~2984_combout  & (\regs~647_q )) # (\regs~2984_combout  & ((\regs~679_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~2984_combout ))))) # (\imem~23_combout  & ((!\regs~2984_combout  & (((\regs~711_q )))) # (\regs~2984_combout  & (\regs~743_q )))) ) )

	.dataa(!\regs~743_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~711_q ),
	.datad(!\regs~2984_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~679_q ),
	.datag(!\regs~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2315 .extended_lut = "on";
defparam \regs~2315 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N42
cyclonev_lcell_comb \regs~3304 (
// Equation(s):
// \regs~3304_combout  = ( wregno_M[0] & ( !wregno_M[1] & ( (!wregno_M[4] & (!wregno_M[3] & (\wregno_M[2]~DUPLICATE_q  & wregno_M[5]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3304 .extended_lut = "off";
defparam \regs~3304 .lut_mask = 64'h0000000800000000;
defparam \regs~3304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N57
cyclonev_lcell_comb \regs~3305 (
// Equation(s):
// \regs~3305_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3304_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3305 .extended_lut = "off";
defparam \regs~3305 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \regs~1191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1191 .is_wysiwyg = "true";
defparam \regs~1191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \regs~3310 (
// Equation(s):
// \regs~3310_combout  = ( wregno_M[1] & ( !wregno_M[0] & ( (!wregno_M[4] & (!wregno_M[3] & (wregno_M[5] & \wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3310 .extended_lut = "off";
defparam \regs~3310 .lut_mask = 64'h0000000800000000;
defparam \regs~3310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N15
cyclonev_lcell_comb \regs~3311 (
// Equation(s):
// \regs~3311_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3310_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3311 .extended_lut = "off";
defparam \regs~3311 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N4
dffeas \regs~1223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1223 .is_wysiwyg = "true";
defparam \regs~1223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N15
cyclonev_lcell_comb \regs~3306 (
// Equation(s):
// \regs~3306_combout  = ( !wregno_M[4] & ( \wregno_M[2]~DUPLICATE_q  & ( (wregno_M[1] & (!wregno_M[3] & (wregno_M[5] & wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[4]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3306 .extended_lut = "off";
defparam \regs~3306 .lut_mask = 64'h0000000000040000;
defparam \regs~3306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N27
cyclonev_lcell_comb \regs~3307 (
// Equation(s):
// \regs~3307_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3306_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3307 .extended_lut = "off";
defparam \regs~3307 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \regs~1255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1255 .is_wysiwyg = "true";
defparam \regs~1255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N51
cyclonev_lcell_comb \regs~2780 (
// Equation(s):
// \regs~2780_combout  = ( !wregno_M[1] & ( wregno_M[0] & ( (!wregno_M[3] & (!wregno_M[4] & (wregno_M[5] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2780 .extended_lut = "off";
defparam \regs~2780 .lut_mask = 64'h0000000008000000;
defparam \regs~2780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \regs~2781 (
// Equation(s):
// \regs~2781_combout  = ( \regs~2780_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2780_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2781 .extended_lut = "off";
defparam \regs~2781 .lut_mask = 64'h0000000011111111;
defparam \regs~2781 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \regs~1063 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1063 .is_wysiwyg = "true";
defparam \regs~1063 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \regs~2788 (
// Equation(s):
// \regs~2788_combout  = ( !wregno_M[0] & ( wregno_M[1] & ( (!wregno_M[3] & (!wregno_M[4] & (!wregno_M[2] & wregno_M[5]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2788 .extended_lut = "off";
defparam \regs~2788 .lut_mask = 64'h0000000000800000;
defparam \regs~2788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \regs~2789 (
// Equation(s):
// \regs~2789_combout  = ( \regs~2788_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2788_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2789 .extended_lut = "off";
defparam \regs~2789 .lut_mask = 64'h0000000011111111;
defparam \regs~2789 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \regs~1095 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1095 .is_wysiwyg = "true";
defparam \regs~1095 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N6
cyclonev_lcell_comb \regs~2796 (
// Equation(s):
// \regs~2796_combout  = ( !\wregno_M[2]~DUPLICATE_q  & ( wregno_M[5] & ( (!wregno_M[4] & (!wregno_M[3] & (wregno_M[0] & wregno_M[1]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[1]),
	.datae(!\wregno_M[2]~DUPLICATE_q ),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2796 .extended_lut = "off";
defparam \regs~2796 .lut_mask = 64'h0000000000080000;
defparam \regs~2796 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \regs~2797 (
// Equation(s):
// \regs~2797_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~2796_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~2796_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2797 .extended_lut = "off";
defparam \regs~2797 .lut_mask = 64'h0000000000003333;
defparam \regs~2797 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \regs~1127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1127 .is_wysiwyg = "true";
defparam \regs~1127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \regs~1031feeder (
// Equation(s):
// \regs~1031feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1031feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1031feeder .extended_lut = "off";
defparam \regs~1031feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1031feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \regs~2772 (
// Equation(s):
// \regs~2772_combout  = ( !wregno_M[0] & ( wregno_M[5] & ( (!wregno_M[1] & (!wregno_M[4] & (!wregno_M[3] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2772 .extended_lut = "off";
defparam \regs~2772 .lut_mask = 64'h0000000080000000;
defparam \regs~2772 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \regs~2773 (
// Equation(s):
// \regs~2773_combout  = ( \regs~2772_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2772_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2773_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2773 .extended_lut = "off";
defparam \regs~2773 .lut_mask = 64'h0000000011111111;
defparam \regs~2773 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N40
dffeas \regs~1031 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1031feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1031 .is_wysiwyg = "true";
defparam \regs~1031 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \regs~2980 (
// Equation(s):
// \regs~2980_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1031_q ))) # (\imem~30_combout  & (\regs~1063_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1095_q )) # (\imem~30_combout  & ((\regs~1127_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1063_q ),
	.datac(!\regs~1095_q ),
	.datad(!\regs~1127_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1031_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2980 .extended_lut = "on";
defparam \regs~2980 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2980 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N39
cyclonev_lcell_comb \regs~3308 (
// Equation(s):
// \regs~3308_combout  = ( wregno_M[5] & ( !wregno_M[0] & ( (!wregno_M[4] & (!wregno_M[3] & (!wregno_M[1] & \wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[1]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3308 .extended_lut = "off";
defparam \regs~3308 .lut_mask = 64'h0000008000000000;
defparam \regs~3308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \regs~3309 (
// Equation(s):
// \regs~3309_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3308_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3309 .extended_lut = "off";
defparam \regs~3309 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \regs~1159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1159 .is_wysiwyg = "true";
defparam \regs~1159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \regs~2311 (
// Equation(s):
// \regs~2311_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2980_combout ))))) # (\imem~23_combout  & (((!\regs~2980_combout  & ((\regs~1159_q ))) # (\regs~2980_combout  & (\regs~1191_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2980_combout )))) # (\imem~23_combout  & ((!\regs~2980_combout  & (\regs~1223_q )) # (\regs~2980_combout  & ((\regs~1255_q )))))) ) )

	.dataa(!\regs~1191_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1223_q ),
	.datad(!\regs~1255_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2980_combout ),
	.datag(!\regs~1159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2311 .extended_lut = "on";
defparam \regs~2311 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N9
cyclonev_lcell_comb \regs~3298 (
// Equation(s):
// \regs~3298_combout  = ( !wregno_M[5] & ( \wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[4] & (!wregno_M[3] & (wregno_M[1] & wregno_M[0]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[1]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[5]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3298 .extended_lut = "off";
defparam \regs~3298 .lut_mask = 64'h0000000000080000;
defparam \regs~3298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N39
cyclonev_lcell_comb \regs~3299 (
// Equation(s):
// \regs~3299_combout  = ( \regs~3298_combout  & ( \wrreg_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~3298_combout ),
	.dataf(!\wrreg_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3299 .extended_lut = "off";
defparam \regs~3299 .lut_mask = 64'h0000000000005555;
defparam \regs~3299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \regs~231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~231 .is_wysiwyg = "true";
defparam \regs~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \regs~3296 (
// Equation(s):
// \regs~3296_combout  = ( wregno_M[0] & ( !wregno_M[5] & ( (!wregno_M[4] & (!wregno_M[3] & (\wregno_M[2]~DUPLICATE_q  & !wregno_M[1]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!\wregno_M[2]~DUPLICATE_q ),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3296 .extended_lut = "off";
defparam \regs~3296 .lut_mask = 64'h0000080000000000;
defparam \regs~3296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \regs~3297 (
// Equation(s):
// \regs~3297_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3296_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3296_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3297 .extended_lut = "off";
defparam \regs~3297 .lut_mask = 64'h0000000000003333;
defparam \regs~3297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \regs~167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~167 .is_wysiwyg = "true";
defparam \regs~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \regs~199feeder (
// Equation(s):
// \regs~199feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~199feeder .extended_lut = "off";
defparam \regs~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \regs~3302 (
// Equation(s):
// \regs~3302_combout  = ( !wregno_M[0] & ( \wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[5] & (!wregno_M[3] & (!wregno_M[4] & wregno_M[1]))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3302 .extended_lut = "off";
defparam \regs~3302 .lut_mask = 64'h0000000000800000;
defparam \regs~3302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \regs~3303 (
// Equation(s):
// \regs~3303_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3302_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3303 .extended_lut = "off";
defparam \regs~3303 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \regs~199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~199 .is_wysiwyg = "true";
defparam \regs~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \regs~2792 (
// Equation(s):
// \regs~2792_combout  = ( wregno_M[1] & ( !\wregno_M[2]~DUPLICATE_q  & ( (!wregno_M[3] & (wregno_M[0] & (!wregno_M[4] & !wregno_M[5]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[0]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[1]),
	.dataf(!\wregno_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2792 .extended_lut = "off";
defparam \regs~2792 .lut_mask = 64'h0000200000000000;
defparam \regs~2792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \regs~2793 (
// Equation(s):
// \regs~2793_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\wrreg_M~q  & \regs~2792_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(!\regs~2792_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2793 .extended_lut = "off";
defparam \regs~2793 .lut_mask = 64'h00000000000F000F;
defparam \regs~2793 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \regs~103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~103 .is_wysiwyg = "true";
defparam \regs~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \regs~2784 (
// Equation(s):
// \regs~2784_combout  = ( !wregno_M[4] & ( !wregno_M[5] & ( (wregno_M[1] & (!wregno_M[0] & (!wregno_M[3] & !\wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[0]),
	.datac(!wregno_M[3]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2784 .extended_lut = "off";
defparam \regs~2784 .lut_mask = 64'h4000000000000000;
defparam \regs~2784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \regs~2785 (
// Equation(s):
// \regs~2785_combout  = ( \regs~2784_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2784_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2785 .extended_lut = "off";
defparam \regs~2785 .lut_mask = 64'h0000000011111111;
defparam \regs~2785 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N35
dffeas \regs~71 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~71 .is_wysiwyg = "true";
defparam \regs~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \regs~7feeder (
// Equation(s):
// \regs~7feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~7feeder .extended_lut = "off";
defparam \regs~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \regs~2768 (
// Equation(s):
// \regs~2768_combout  = ( !wregno_M[4] & ( !wregno_M[0] & ( (!wregno_M[5] & (!\wregno_M[2]~DUPLICATE_q  & (!wregno_M[3] & !wregno_M[1]))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!\wregno_M[2]~DUPLICATE_q ),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2768 .extended_lut = "off";
defparam \regs~2768 .lut_mask = 64'h8000000000000000;
defparam \regs~2768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \regs~2769 (
// Equation(s):
// \regs~2769_combout  = ( \regs~2768_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2768_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2769 .extended_lut = "off";
defparam \regs~2769 .lut_mask = 64'h0000000011111111;
defparam \regs~2769 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \regs~2976 (
// Equation(s):
// \regs~2976_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~7_q ))) # (\imem~30_combout  & (\regs~39_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~71_q ))) # (\imem~30_combout  & (\regs~103_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~39_q ),
	.datab(!\regs~103_q ),
	.datac(!\regs~71_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2976 .extended_lut = "on";
defparam \regs~2976 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2976 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \regs~3300 (
// Equation(s):
// \regs~3300_combout  = ( !wregno_M[4] & ( !wregno_M[3] & ( (!wregno_M[1] & (\wregno_M[2]~DUPLICATE_q  & (!wregno_M[5] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!\wregno_M[2]~DUPLICATE_q ),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3300 .extended_lut = "off";
defparam \regs~3300 .lut_mask = 64'h2000000000000000;
defparam \regs~3300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \regs~3301 (
// Equation(s):
// \regs~3301_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~3300_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~3300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3301 .extended_lut = "off";
defparam \regs~3301 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N22
dffeas \regs~135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~135 .is_wysiwyg = "true";
defparam \regs~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \regs~2307 (
// Equation(s):
// \regs~2307_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2976_combout )))) # (\imem~23_combout  & ((!\regs~2976_combout  & ((\regs~135_q ))) # (\regs~2976_combout  & (\regs~167_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2976_combout )))) # (\imem~23_combout  & ((!\regs~2976_combout  & ((\regs~199_q ))) # (\regs~2976_combout  & (\regs~231_q ))))) ) )

	.dataa(!\regs~231_q ),
	.datab(!\regs~167_q ),
	.datac(!\regs~199_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2976_combout ),
	.datag(!\regs~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2307 .extended_lut = "on";
defparam \regs~2307 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \regs~3322 (
// Equation(s):
// \regs~3322_combout  = ( wregno_M[0] & ( !wregno_M[3] & ( (\wregno_M[2]~DUPLICATE_q  & (wregno_M[4] & (wregno_M[5] & wregno_M[1]))) ) ) )

	.dataa(!\wregno_M[2]~DUPLICATE_q ),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3322 .extended_lut = "off";
defparam \regs~3322 .lut_mask = 64'h0000000100000000;
defparam \regs~3322 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N42
cyclonev_lcell_comb \regs~3323 (
// Equation(s):
// \regs~3323_combout  = ( \regs~3322_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~3322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3323 .extended_lut = "off";
defparam \regs~3323 .lut_mask = 64'h0000000005050505;
defparam \regs~3323 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \regs~1767 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1767 .is_wysiwyg = "true";
defparam \regs~1767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \regs~3326 (
// Equation(s):
// \regs~3326_combout  = ( !wregno_M[0] & ( wregno_M[1] & ( (wregno_M[4] & (\wregno_M[2]~DUPLICATE_q  & (!wregno_M[3] & wregno_M[5]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!\wregno_M[2]~DUPLICATE_q ),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3326 .extended_lut = "off";
defparam \regs~3326 .lut_mask = 64'h0000000000100000;
defparam \regs~3326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \regs~3327 (
// Equation(s):
// \regs~3327_combout  = ( \regs~3326_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\regs~3326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3327 .extended_lut = "off";
defparam \regs~3327 .lut_mask = 64'h0000000000330033;
defparam \regs~3327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \regs~1735 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1735 .is_wysiwyg = "true";
defparam \regs~1735 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \regs~1703feeder (
// Equation(s):
// \regs~1703feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1703feeder .extended_lut = "off";
defparam \regs~1703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1703feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \regs~3320 (
// Equation(s):
// \regs~3320_combout  = ( !wregno_M[1] & ( wregno_M[0] & ( (wregno_M[4] & (\wregno_M[2]~DUPLICATE_q  & (wregno_M[5] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!\wregno_M[2]~DUPLICATE_q ),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3320 .extended_lut = "off";
defparam \regs~3320 .lut_mask = 64'h0000000001000000;
defparam \regs~3320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \regs~3321 (
// Equation(s):
// \regs~3321_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\wrreg_M~q  & \regs~3320_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(!\regs~3320_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3321 .extended_lut = "off";
defparam \regs~3321 .lut_mask = 64'h00000000000F000F;
defparam \regs~3321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \regs~1703 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1703 .is_wysiwyg = "true";
defparam \regs~1703 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N3
cyclonev_lcell_comb \regs~2782 (
// Equation(s):
// \regs~2782_combout  = ( wregno_M[5] & ( !wregno_M[1] & ( (wregno_M[0] & (!wregno_M[3] & (wregno_M[4] & !\wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[0]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[4]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2782 .extended_lut = "off";
defparam \regs~2782 .lut_mask = 64'h0000040000000000;
defparam \regs~2782 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \regs~2783 (
// Equation(s):
// \regs~2783_combout  = ( \regs~2782_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrreg_M~q ),
	.datae(!\regs~2782_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2783 .extended_lut = "off";
defparam \regs~2783 .lut_mask = 64'h0000005500000055;
defparam \regs~2783 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N37
dffeas \regs~1575 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1575 .is_wysiwyg = "true";
defparam \regs~1575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \regs~2798 (
// Equation(s):
// \regs~2798_combout  = ( !\wregno_M[2]~DUPLICATE_q  & ( wregno_M[4] & ( (wregno_M[1] & (!wregno_M[3] & (wregno_M[0] & wregno_M[5]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[5]),
	.datae(!\wregno_M[2]~DUPLICATE_q ),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2798 .extended_lut = "off";
defparam \regs~2798 .lut_mask = 64'h0000000000040000;
defparam \regs~2798 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N9
cyclonev_lcell_comb \regs~2799 (
// Equation(s):
// \regs~2799_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~2798_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~2798_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2799 .extended_lut = "off";
defparam \regs~2799 .lut_mask = 64'h0000000000000F0F;
defparam \regs~2799 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N55
dffeas \regs~1639 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1639 .is_wysiwyg = "true";
defparam \regs~1639 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \regs~2790 (
// Equation(s):
// \regs~2790_combout  = ( wregno_M[1] & ( !wregno_M[2] & ( (!wregno_M[3] & (wregno_M[5] & (!wregno_M[0] & wregno_M[4]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2790 .extended_lut = "off";
defparam \regs~2790 .lut_mask = 64'h0000002000000000;
defparam \regs~2790 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \regs~2791 (
// Equation(s):
// \regs~2791_combout  = (\wrreg_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~2790_combout ))

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\regs~2790_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2791 .extended_lut = "off";
defparam \regs~2791 .lut_mask = 64'h0005000500050005;
defparam \regs~2791 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N50
dffeas \regs~1607 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1607 .is_wysiwyg = "true";
defparam \regs~1607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \regs~2774 (
// Equation(s):
// \regs~2774_combout  = ( !wregno_M[1] & ( !wregno_M[3] & ( (wregno_M[5] & (!wregno_M[0] & (wregno_M[4] & !\wregno_M[2]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!wregno_M[0]),
	.datac(!wregno_M[4]),
	.datad(!\wregno_M[2]~DUPLICATE_q ),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2774 .extended_lut = "off";
defparam \regs~2774 .lut_mask = 64'h0400000000000000;
defparam \regs~2774 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N51
cyclonev_lcell_comb \regs~2775 (
// Equation(s):
// \regs~2775_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~2774_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~2774_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2775 .extended_lut = "off";
defparam \regs~2775 .lut_mask = 64'h0000000000000F0F;
defparam \regs~2775 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N47
dffeas \regs~1543 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1543 .is_wysiwyg = "true";
defparam \regs~1543 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \regs~2988 (
// Equation(s):
// \regs~2988_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1543_q ))) # (\imem~30_combout  & (\regs~1575_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1607_q ))) # (\imem~30_combout  & (\regs~1639_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1575_q ),
	.datab(!\regs~1639_q ),
	.datac(!\regs~1607_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2988 .extended_lut = "on";
defparam \regs~2988 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \regs~1671feeder (
// Equation(s):
// \regs~1671feeder_combout  = ( \wregval_M[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1671feeder .extended_lut = "off";
defparam \regs~1671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1671feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \regs~3324 (
// Equation(s):
// \regs~3324_combout  = ( wregno_M[2] & ( !wregno_M[1] & ( (!wregno_M[3] & (wregno_M[5] & (wregno_M[4] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3324 .extended_lut = "off";
defparam \regs~3324 .lut_mask = 64'h0000020000000000;
defparam \regs~3324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \regs~3325 (
// Equation(s):
// \regs~3325_combout  = ( \wrreg_M~q  & ( \regs~3324_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~3324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3325 .extended_lut = "off";
defparam \regs~3325 .lut_mask = 64'h0000000000000F0F;
defparam \regs~3325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \regs~1671 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1671 .is_wysiwyg = "true";
defparam \regs~1671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \regs~2319 (
// Equation(s):
// \regs~2319_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2988_combout ))))) # (\imem~23_combout  & (((!\regs~2988_combout  & (\regs~1671_q )) # (\regs~2988_combout  & ((\regs~1703_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2988_combout ))))) # (\imem~23_combout  & (((!\regs~2988_combout  & ((\regs~1735_q ))) # (\regs~2988_combout  & (\regs~1767_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1767_q ),
	.datac(!\regs~1735_q ),
	.datad(!\regs~1703_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2988_combout ),
	.datag(!\regs~1671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2319 .extended_lut = "on";
defparam \regs~2319 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \regs~2323 (
// Equation(s):
// \regs~2323_combout  = ( \regs~2307_combout  & ( \regs~2319_combout  & ( (!\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2315_combout ))) # (\imem~3_combout  & (((\regs~2311_combout ) # (\imem~6_combout )))) ) ) ) # ( !\regs~2307_combout  & ( 
// \regs~2319_combout  & ( (!\imem~3_combout  & (\regs~2315_combout  & (\imem~6_combout ))) # (\imem~3_combout  & (((\regs~2311_combout ) # (\imem~6_combout )))) ) ) ) # ( \regs~2307_combout  & ( !\regs~2319_combout  & ( (!\imem~3_combout  & 
// (((!\imem~6_combout )) # (\regs~2315_combout ))) # (\imem~3_combout  & (((!\imem~6_combout  & \regs~2311_combout )))) ) ) ) # ( !\regs~2307_combout  & ( !\regs~2319_combout  & ( (!\imem~3_combout  & (\regs~2315_combout  & (\imem~6_combout ))) # 
// (\imem~3_combout  & (((!\imem~6_combout  & \regs~2311_combout )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2315_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2311_combout ),
	.datae(!\regs~2307_combout ),
	.dataf(!\regs~2319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2323 .extended_lut = "off";
defparam \regs~2323 .lut_mask = 64'h0252A2F20757A7F7;
defparam \regs~2323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \imem~56_combout  & ( \imem~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( PC[5] ) # ( !PC[5] & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] $ (!\PC[3]~DUPLICATE_q ))) ) )

	.dataa(!PC[4]),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h50A050A0FFFFFFFF;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((PC[7]) # (\imem~53_combout ))) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & PC[7]) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~53_combout ),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0033003303330333;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N51
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = (!PC[4] & (!PC[9] & (!PC[7] & \PC[6]~DUPLICATE_q ))) # (PC[4] & (((PC[7] & !\PC[6]~DUPLICATE_q ))))

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!PC[7]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0580058005800580;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N57
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~58_combout  & ( (\PC[2]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !PC[5])) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0000000050005000;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N33
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \imem~59_combout  ) # ( !\imem~59_combout  & ( (!\imem~32_combout ) # (((!\imem~46_combout ) # (\imem~54_combout )) # (\imem~57_combout )) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~57_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\imem~54_combout ),
	.datae(gnd),
	.dataf(!\imem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'hFBFFFBFFFFFFFFFF;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \pcplus_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[6] .is_wysiwyg = "true";
defparam \pcplus_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas selmemout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr8~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_M.is_wysiwyg = "true";
defparam selmemout_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \selaluout_D~0 (
// Equation(s):
// \selaluout_D~0_combout  = ( \imem~33_combout  & ( \imem~45_combout  ) ) # ( !\imem~33_combout  & ( \imem~45_combout  ) ) # ( \imem~33_combout  & ( !\imem~45_combout  & ( (((!\imem~12_combout ) # (\imem~39_combout )) # (\imem~36_combout )) # 
// (\imem~43_combout ) ) ) ) # ( !\imem~33_combout  & ( !\imem~45_combout  & ( ((!\imem~36_combout ) # ((!\imem~39_combout ) # (\imem~12_combout ))) # (\imem~43_combout ) ) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~36_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~39_combout ),
	.datae(!\imem~33_combout ),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_D~0 .extended_lut = "off";
defparam \selaluout_D~0 .lut_mask = 64'hFFDFF7FFFFFFFFFF;
defparam \selaluout_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N56
dffeas selaluout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_M.is_wysiwyg = "true";
defparam selaluout_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[3] & ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[4])) # (\PC[2]~DUPLICATE_q  & ((!PC[7]))))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & (!PC[4] $ (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( PC[5] & ( (!PC[4] & 
// (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q ))) # (PC[4] & (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[7])))) ) ) ) # ( PC[3] & ( !PC[5] & ( (!PC[4] & (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !PC[7]))) # (PC[4] & (!\PC[6]~DUPLICATE_q  $ 
// (((!\PC[2]~DUPLICATE_q ) # (!PC[7]))))) ) ) ) # ( !PC[3] & ( !PC[5] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] & (\PC[6]~DUPLICATE_q  & PC[7])) # (PC[4] & ((!PC[7]))))) # (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (PC[7])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[3]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h384251124142CB80;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \imem~61_combout  & ( ((\imem~70_combout  & !\PC[9]~DUPLICATE_q )) # (\imem~19_combout ) ) ) # ( !\imem~61_combout  & ( (\imem~70_combout  & !\PC[9]~DUPLICATE_q ) ) )

	.dataa(!\imem~70_combout ),
	.datab(gnd),
	.datac(!\imem~19_combout ),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h550055005F0F5F0F;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \imem~71_combout  & ( (\imem~46_combout  & \imem~32_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~46_combout ),
	.datac(gnd),
	.datad(!\imem~32_combout ),
	.datae(gnd),
	.dataf(!\imem~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h0000000000330033;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \aluin2_A[6]~17 (
// Equation(s):
// \aluin2_A[6]~17_combout  = ( \regs~2389_combout  & ( (!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & \imem~72_combout )) ) ) # ( !\regs~2389_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~72_combout  & \WideOr2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~72_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2389_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~17 .extended_lut = "off";
defparam \aluin2_A[6]~17 .lut_mask = 64'h000C000CFF0CFF0C;
defparam \aluin2_A[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \regs~614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~614 .is_wysiwyg = "true";
defparam \regs~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \regs~102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~102 .is_wysiwyg = "true";
defparam \regs~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \regs~1638 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1638 .is_wysiwyg = "true";
defparam \regs~1638 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \regs~1126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1126 .is_wysiwyg = "true";
defparam \regs~1126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \regs~2393 (
// Equation(s):
// \regs~2393_combout  = ( \imem~22_combout  & ( \regs~1126_q  & ( (!\imem~14_combout  & (\regs~614_q )) # (\imem~14_combout  & ((\regs~1638_q ))) ) ) ) # ( !\imem~22_combout  & ( \regs~1126_q  & ( (\imem~14_combout ) # (\regs~102_q ) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~1126_q  & ( (!\imem~14_combout  & (\regs~614_q )) # (\imem~14_combout  & ((\regs~1638_q ))) ) ) ) # ( !\imem~22_combout  & ( !\regs~1126_q  & ( (\regs~102_q  & !\imem~14_combout ) ) ) )

	.dataa(!\regs~614_q ),
	.datab(!\regs~102_q ),
	.datac(!\regs~1638_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~1126_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2393 .extended_lut = "off";
defparam \regs~2393 .lut_mask = 64'h3300550F33FF550F;
defparam \regs~2393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \regs~582 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~582 .is_wysiwyg = "true";
defparam \regs~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \regs~70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~70 .is_wysiwyg = "true";
defparam \regs~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \regs~1606 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1606 .is_wysiwyg = "true";
defparam \regs~1606 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N4
dffeas \regs~1094 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1094 .is_wysiwyg = "true";
defparam \regs~1094 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \regs~2392 (
// Equation(s):
// \regs~2392_combout  = ( \regs~1606_q  & ( \regs~1094_q  & ( ((!\imem~22_combout  & ((\regs~70_q ))) # (\imem~22_combout  & (\regs~582_q ))) # (\imem~14_combout ) ) ) ) # ( !\regs~1606_q  & ( \regs~1094_q  & ( (!\imem~22_combout  & (((\imem~14_combout ) # 
// (\regs~70_q )))) # (\imem~22_combout  & (\regs~582_q  & ((!\imem~14_combout )))) ) ) ) # ( \regs~1606_q  & ( !\regs~1094_q  & ( (!\imem~22_combout  & (((\regs~70_q  & !\imem~14_combout )))) # (\imem~22_combout  & (((\imem~14_combout )) # (\regs~582_q ))) 
// ) ) ) # ( !\regs~1606_q  & ( !\regs~1094_q  & ( (!\imem~14_combout  & ((!\imem~22_combout  & ((\regs~70_q ))) # (\imem~22_combout  & (\regs~582_q )))) ) ) )

	.dataa(!\regs~582_q ),
	.datab(!\regs~70_q ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~1606_q ),
	.dataf(!\regs~1094_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2392 .extended_lut = "off";
defparam \regs~2392 .lut_mask = 64'h3500350F35F035FF;
defparam \regs~2392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N28
dffeas \regs~1030 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1030 .is_wysiwyg = "true";
defparam \regs~1030 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \regs~518feeder (
// Equation(s):
// \regs~518feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~518feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~518feeder .extended_lut = "off";
defparam \regs~518feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~518feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N37
dffeas \regs~518 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~518 .is_wysiwyg = "true";
defparam \regs~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \regs~1542feeder (
// Equation(s):
// \regs~1542feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1542feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1542feeder .extended_lut = "off";
defparam \regs~1542feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1542feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N46
dffeas \regs~1542 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1542 .is_wysiwyg = "true";
defparam \regs~1542 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \regs~6feeder (
// Equation(s):
// \regs~6feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6feeder .extended_lut = "off";
defparam \regs~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \regs~2390 (
// Equation(s):
// \regs~2390_combout  = ( \imem~14_combout  & ( \regs~6_q  & ( (!\imem~22_combout  & (\regs~1030_q )) # (\imem~22_combout  & ((\regs~1542_q ))) ) ) ) # ( !\imem~14_combout  & ( \regs~6_q  & ( (!\imem~22_combout ) # (\regs~518_q ) ) ) ) # ( \imem~14_combout  
// & ( !\regs~6_q  & ( (!\imem~22_combout  & (\regs~1030_q )) # (\imem~22_combout  & ((\regs~1542_q ))) ) ) ) # ( !\imem~14_combout  & ( !\regs~6_q  & ( (\regs~518_q  & \imem~22_combout ) ) ) )

	.dataa(!\regs~1030_q ),
	.datab(!\regs~518_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~1542_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\regs~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2390 .extended_lut = "off";
defparam \regs~2390 .lut_mask = 64'h0303505FF3F3505F;
defparam \regs~2390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N49
dffeas \regs~1062 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1062 .is_wysiwyg = "true";
defparam \regs~1062 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \regs~38feeder (
// Equation(s):
// \regs~38feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~38feeder .extended_lut = "off";
defparam \regs~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \regs~2776 (
// Equation(s):
// \regs~2776_combout  = ( !wregno_M[5] & ( wregno_M[0] & ( (!wregno_M[1] & (!wregno_M[4] & (!wregno_M[2] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2776 .extended_lut = "off";
defparam \regs~2776 .lut_mask = 64'h0000000080000000;
defparam \regs~2776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \regs~2777 (
// Equation(s):
// \regs~2777_combout  = (\wrreg_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~2776_combout ))

	.dataa(!\wrreg_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regs~2776_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2777 .extended_lut = "off";
defparam \regs~2777 .lut_mask = 64'h0101010101010101;
defparam \regs~2777 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N58
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \regs~550feeder (
// Equation(s):
// \regs~550feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~550feeder .extended_lut = "off";
defparam \regs~550feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \regs~550 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~550 .is_wysiwyg = "true";
defparam \regs~550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \regs~1574feeder (
// Equation(s):
// \regs~1574feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1574feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1574feeder .extended_lut = "off";
defparam \regs~1574feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1574feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N46
dffeas \regs~1574 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1574 .is_wysiwyg = "true";
defparam \regs~1574 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \regs~2391 (
// Equation(s):
// \regs~2391_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1574_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1062_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~550_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~38_q  ) ) )

	.dataa(!\regs~1062_q ),
	.datab(!\regs~38_q ),
	.datac(!\regs~550_q ),
	.datad(!\regs~1574_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2391 .extended_lut = "off";
defparam \regs~2391 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2391 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \regs~2394 (
// Equation(s):
// \regs~2394_combout  = ( \regs~2390_combout  & ( \regs~2391_combout  & ( (!\imem~18_combout ) # ((!\imem~13_combout  & ((\regs~2392_combout ))) # (\imem~13_combout  & (\regs~2393_combout ))) ) ) ) # ( !\regs~2390_combout  & ( \regs~2391_combout  & ( 
// (!\imem~18_combout  & (((\imem~13_combout )))) # (\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2392_combout ))) # (\imem~13_combout  & (\regs~2393_combout )))) ) ) ) # ( \regs~2390_combout  & ( !\regs~2391_combout  & ( (!\imem~18_combout  & 
// (((!\imem~13_combout )))) # (\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2392_combout ))) # (\imem~13_combout  & (\regs~2393_combout )))) ) ) ) # ( !\regs~2390_combout  & ( !\regs~2391_combout  & ( (\imem~18_combout  & ((!\imem~13_combout  & 
// ((\regs~2392_combout ))) # (\imem~13_combout  & (\regs~2393_combout )))) ) ) )

	.dataa(!\regs~2393_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~2392_combout ),
	.datae(!\regs~2390_combout ),
	.dataf(!\regs~2391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2394 .extended_lut = "off";
defparam \regs~2394 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \regs~2394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \aluin2_A[6]~17_combout  & ( \regs~2394_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[6]~17_combout  & ( \regs~2394_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \aluin2_A[6]~17_combout  & ( !\regs~2394_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[6]~17_combout  & ( !\regs~2394_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\aluin2_A[6]~17_combout ),
	.dataf(!\regs~2394_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0504144014405004;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \pcplus_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[5] .is_wysiwyg = "true";
defparam \pcplus_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \regs~517feeder (
// Equation(s):
// \regs~517feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~517feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~517feeder .extended_lut = "off";
defparam \regs~517feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~517feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \regs~517 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~517feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~517 .is_wysiwyg = "true";
defparam \regs~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \regs~581feeder (
// Equation(s):
// \regs~581feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~581feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~581feeder .extended_lut = "off";
defparam \regs~581feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~581feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \regs~581 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~581 .is_wysiwyg = "true";
defparam \regs~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \regs~549 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~549 .is_wysiwyg = "true";
defparam \regs~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \regs~613 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~613 .is_wysiwyg = "true";
defparam \regs~613 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \regs~2369 (
// Equation(s):
// \regs~2369_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~613_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~549_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~581_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~517_q  ) ) )

	.dataa(!\regs~517_q ),
	.datab(!\regs~581_q ),
	.datac(!\regs~549_q ),
	.datad(!\regs~613_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2369 .extended_lut = "off";
defparam \regs~2369 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~2369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \regs~1541feeder (
// Equation(s):
// \regs~1541feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1541feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1541feeder .extended_lut = "off";
defparam \regs~1541feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1541feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \regs~1541 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1541 .is_wysiwyg = "true";
defparam \regs~1541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N18
cyclonev_lcell_comb \regs~1605feeder (
// Equation(s):
// \regs~1605feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1605feeder .extended_lut = "off";
defparam \regs~1605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N20
dffeas \regs~1605 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1605 .is_wysiwyg = "true";
defparam \regs~1605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \regs~1573feeder (
// Equation(s):
// \regs~1573feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1573feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1573feeder .extended_lut = "off";
defparam \regs~1573feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1573feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \regs~1573 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1573 .is_wysiwyg = "true";
defparam \regs~1573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N24
cyclonev_lcell_comb \regs~1637feeder (
// Equation(s):
// \regs~1637feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1637feeder .extended_lut = "off";
defparam \regs~1637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \regs~1637DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1637DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1637DUPLICATE .is_wysiwyg = "true";
defparam \regs~1637DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \regs~2371 (
// Equation(s):
// \regs~2371_combout  = ( \regs~1637DUPLICATE_q  & ( \imem~13_combout  & ( (\regs~1573_q ) # (\imem~18_combout ) ) ) ) # ( !\regs~1637DUPLICATE_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & \regs~1573_q ) ) ) ) # ( \regs~1637DUPLICATE_q  & ( 
// !\imem~13_combout  & ( (!\imem~18_combout  & (\regs~1541_q )) # (\imem~18_combout  & ((\regs~1605_q ))) ) ) ) # ( !\regs~1637DUPLICATE_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & (\regs~1541_q )) # (\imem~18_combout  & ((\regs~1605_q ))) ) ) )

	.dataa(!\regs~1541_q ),
	.datab(!\regs~1605_q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs~1573_q ),
	.datae(!\regs~1637DUPLICATE_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2371 .extended_lut = "off";
defparam \regs~2371 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~2371 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N17
dffeas \regs~1029 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1029 .is_wysiwyg = "true";
defparam \regs~1029 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \regs~1061feeder (
// Equation(s):
// \regs~1061feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1061feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1061feeder .extended_lut = "off";
defparam \regs~1061feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1061feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \regs~1061 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1061feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1061 .is_wysiwyg = "true";
defparam \regs~1061 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \regs~1125feeder (
// Equation(s):
// \regs~1125feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1125feeder .extended_lut = "off";
defparam \regs~1125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N47
dffeas \regs~1125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1125 .is_wysiwyg = "true";
defparam \regs~1125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \regs~1093feeder (
// Equation(s):
// \regs~1093feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1093feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1093feeder .extended_lut = "off";
defparam \regs~1093feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1093feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N14
dffeas \regs~1093 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1093feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1093 .is_wysiwyg = "true";
defparam \regs~1093 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \regs~2370 (
// Equation(s):
// \regs~2370_combout  = ( \regs~1125_q  & ( \regs~1093_q  & ( ((!\imem~13_combout  & (\regs~1029_q )) # (\imem~13_combout  & ((\regs~1061_q )))) # (\imem~18_combout ) ) ) ) # ( !\regs~1125_q  & ( \regs~1093_q  & ( (!\imem~18_combout  & ((!\imem~13_combout  
// & (\regs~1029_q )) # (\imem~13_combout  & ((\regs~1061_q ))))) # (\imem~18_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs~1125_q  & ( !\regs~1093_q  & ( (!\imem~18_combout  & ((!\imem~13_combout  & (\regs~1029_q )) # (\imem~13_combout  & 
// ((\regs~1061_q ))))) # (\imem~18_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs~1125_q  & ( !\regs~1093_q  & ( (!\imem~18_combout  & ((!\imem~13_combout  & (\regs~1029_q )) # (\imem~13_combout  & ((\regs~1061_q ))))) ) ) )

	.dataa(!\regs~1029_q ),
	.datab(!\regs~1061_q ),
	.datac(!\imem~18_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1125_q ),
	.dataf(!\regs~1093_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2370 .extended_lut = "off";
defparam \regs~2370 .lut_mask = 64'h5030503F5F305F3F;
defparam \regs~2370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \regs~5feeder (
// Equation(s):
// \regs~5feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5feeder .extended_lut = "off";
defparam \regs~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \regs~69feeder (
// Equation(s):
// \regs~69feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~69feeder .extended_lut = "off";
defparam \regs~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \regs~69 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~69 .is_wysiwyg = "true";
defparam \regs~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \regs~101feeder (
// Equation(s):
// \regs~101feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~101feeder .extended_lut = "off";
defparam \regs~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N35
dffeas \regs~101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101 .is_wysiwyg = "true";
defparam \regs~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \regs~2368 (
// Equation(s):
// \regs~2368_combout  = ( \imem~18_combout  & ( \regs~101_q  & ( (\imem~13_combout ) # (\regs~69_q ) ) ) ) # ( !\imem~18_combout  & ( \regs~101_q  & ( (!\imem~13_combout  & (\regs~5_q )) # (\imem~13_combout  & ((\regs~37_q ))) ) ) ) # ( \imem~18_combout  & 
// ( !\regs~101_q  & ( (\regs~69_q  & !\imem~13_combout ) ) ) ) # ( !\imem~18_combout  & ( !\regs~101_q  & ( (!\imem~13_combout  & (\regs~5_q )) # (\imem~13_combout  & ((\regs~37_q ))) ) ) )

	.dataa(!\regs~5_q ),
	.datab(!\regs~69_q ),
	.datac(!\regs~37_q ),
	.datad(!\imem~13_combout ),
	.datae(!\imem~18_combout ),
	.dataf(!\regs~101_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2368 .extended_lut = "off";
defparam \regs~2368 .lut_mask = 64'h550F3300550F33FF;
defparam \regs~2368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \regs~2372 (
// Equation(s):
// \regs~2372_combout  = ( \regs~2370_combout  & ( \regs~2368_combout  & ( (!\imem~22_combout ) # ((!\imem~14_combout  & (\regs~2369_combout )) # (\imem~14_combout  & ((\regs~2371_combout )))) ) ) ) # ( !\regs~2370_combout  & ( \regs~2368_combout  & ( 
// (!\imem~22_combout  & (((!\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & (\regs~2369_combout )) # (\imem~14_combout  & ((\regs~2371_combout ))))) ) ) ) # ( \regs~2370_combout  & ( !\regs~2368_combout  & ( (!\imem~22_combout  & 
// (((\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & (\regs~2369_combout )) # (\imem~14_combout  & ((\regs~2371_combout ))))) ) ) ) # ( !\regs~2370_combout  & ( !\regs~2368_combout  & ( (\imem~22_combout  & ((!\imem~14_combout  & 
// (\regs~2369_combout )) # (\imem~14_combout  & ((\regs~2371_combout ))))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~2369_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~2371_combout ),
	.datae(!\regs~2370_combout ),
	.dataf(!\regs~2368_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2372 .extended_lut = "off";
defparam \regs~2372 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \regs~2372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N51
cyclonev_lcell_comb \regs~1572feeder (
// Equation(s):
// \regs~1572feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1572feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1572feeder .extended_lut = "off";
defparam \regs~1572feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1572feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N53
dffeas \regs~1572 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1572 .is_wysiwyg = "true";
defparam \regs~1572 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \regs~548 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~548 .is_wysiwyg = "true";
defparam \regs~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N28
dffeas \regs~1060 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1060 .is_wysiwyg = "true";
defparam \regs~1060 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \regs~36feeder (
// Equation(s):
// \regs~36feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~36feeder .extended_lut = "off";
defparam \regs~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \regs~36DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36DUPLICATE .is_wysiwyg = "true";
defparam \regs~36DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \regs~2347 (
// Equation(s):
// \regs~2347_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1572_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~548_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1060_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~36DUPLICATE_q  ) ) )

	.dataa(!\regs~1572_q ),
	.datab(!\regs~548_q ),
	.datac(!\regs~1060_q ),
	.datad(!\regs~36DUPLICATE_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2347 .extended_lut = "off";
defparam \regs~2347 .lut_mask = 64'h00FF0F0F33335555;
defparam \regs~2347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \regs~1604 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1604 .is_wysiwyg = "true";
defparam \regs~1604 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N8
dffeas \regs~580 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~580 .is_wysiwyg = "true";
defparam \regs~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \regs~68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~68 .is_wysiwyg = "true";
defparam \regs~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \regs~1092 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1092 .is_wysiwyg = "true";
defparam \regs~1092 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \regs~2348 (
// Equation(s):
// \regs~2348_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1604_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1092_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~580_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~68_q  ) ) )

	.dataa(!\regs~1604_q ),
	.datab(!\regs~580_q ),
	.datac(!\regs~68_q ),
	.datad(!\regs~1092_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2348 .extended_lut = "off";
defparam \regs~2348 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~2348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \regs~1124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1124 .is_wysiwyg = "true";
defparam \regs~1124 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \regs~612 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~612 .is_wysiwyg = "true";
defparam \regs~612 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \regs~100feeder (
// Equation(s):
// \regs~100feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~100feeder .extended_lut = "off";
defparam \regs~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \regs~100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~100 .is_wysiwyg = "true";
defparam \regs~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \regs~1636 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1636 .is_wysiwyg = "true";
defparam \regs~1636 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \regs~2349 (
// Equation(s):
// \regs~2349_combout  = ( \regs~1636_q  & ( \imem~14_combout  & ( (\imem~22_combout ) # (\regs~1124_q ) ) ) ) # ( !\regs~1636_q  & ( \imem~14_combout  & ( (\regs~1124_q  & !\imem~22_combout ) ) ) ) # ( \regs~1636_q  & ( !\imem~14_combout  & ( 
// (!\imem~22_combout  & ((\regs~100_q ))) # (\imem~22_combout  & (\regs~612_q )) ) ) ) # ( !\regs~1636_q  & ( !\imem~14_combout  & ( (!\imem~22_combout  & ((\regs~100_q ))) # (\imem~22_combout  & (\regs~612_q )) ) ) )

	.dataa(!\regs~1124_q ),
	.datab(!\regs~612_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~100_q ),
	.datae(!\regs~1636_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2349 .extended_lut = "off";
defparam \regs~2349 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~2349 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \regs~4feeder (
// Equation(s):
// \regs~4feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4feeder .extended_lut = "off";
defparam \regs~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \regs~1028 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1028 .is_wysiwyg = "true";
defparam \regs~1028 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \regs~516feeder (
// Equation(s):
// \regs~516feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~516feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~516feeder .extended_lut = "off";
defparam \regs~516feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~516feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \regs~516 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~516 .is_wysiwyg = "true";
defparam \regs~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \regs~1540feeder (
// Equation(s):
// \regs~1540feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1540feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1540feeder .extended_lut = "off";
defparam \regs~1540feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1540feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N31
dffeas \regs~1540 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1540 .is_wysiwyg = "true";
defparam \regs~1540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \regs~2346 (
// Equation(s):
// \regs~2346_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1540_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~516_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1028_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~4_q  ) ) )

	.dataa(!\regs~4_q ),
	.datab(!\regs~1028_q ),
	.datac(!\regs~516_q ),
	.datad(!\regs~1540_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2346 .extended_lut = "off";
defparam \regs~2346 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~2346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \regs~2350 (
// Equation(s):
// \regs~2350_combout  = ( \regs~2349_combout  & ( \regs~2346_combout  & ( (!\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2347_combout ))) # (\imem~18_combout  & (((\regs~2348_combout ) # (\imem~13_combout )))) ) ) ) # ( !\regs~2349_combout  & ( 
// \regs~2346_combout  & ( (!\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2347_combout ))) # (\imem~18_combout  & (((!\imem~13_combout  & \regs~2348_combout )))) ) ) ) # ( \regs~2349_combout  & ( !\regs~2346_combout  & ( (!\imem~18_combout  & 
// (\regs~2347_combout  & (\imem~13_combout ))) # (\imem~18_combout  & (((\regs~2348_combout ) # (\imem~13_combout )))) ) ) ) # ( !\regs~2349_combout  & ( !\regs~2346_combout  & ( (!\imem~18_combout  & (\regs~2347_combout  & (\imem~13_combout ))) # 
// (\imem~18_combout  & (((!\imem~13_combout  & \regs~2348_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~2347_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~2348_combout ),
	.datae(!\regs~2349_combout ),
	.dataf(!\regs~2346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2350 .extended_lut = "off";
defparam \regs~2350 .lut_mask = 64'h02520757A2F2A7F7;
defparam \regs~2350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \imem~46_combout  & ( \imem~63_combout  & ( \imem~32_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~32_combout ),
	.datad(gnd),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h0000000000000F0F;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \aluin2_A[4]~18 (
// Equation(s):
// \aluin2_A[4]~18_combout  = ( \imem~64_combout  & ( \regs~2345_combout  & ( (!\PC[15]~DUPLICATE_q ) # (!\WideOr2~1_combout ) ) ) ) # ( !\imem~64_combout  & ( \regs~2345_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \imem~64_combout  & ( !\regs~2345_combout  
// & ( (!\PC[15]~DUPLICATE_q  & \WideOr2~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\imem~64_combout ),
	.dataf(!\regs~2345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~18 .extended_lut = "off";
defparam \aluin2_A[4]~18 .lut_mask = 64'h000000F0FF00FFF0;
defparam \aluin2_A[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \regs~2350_combout  & ( \aluin2_A[4]~18_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\regs~2350_combout  & ( \aluin2_A[4]~18_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \regs~2350_combout  & ( !\aluin2_A[4]~18_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\regs~2350_combout  & ( !\aluin2_A[4]~18_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\regs~2350_combout ),
	.dataf(!\aluin2_A[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h00320068006800C2;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \wregval_M[29]~2 (
// Equation(s):
// \wregval_M[29]~2_combout  = ( !\selaluout_M~q  & ( \selmemout_M~q  ) )

	.dataa(!\selmemout_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~2 .extended_lut = "off";
defparam \wregval_M[29]~2 .lut_mask = 64'h5555555500000000;
defparam \wregval_M[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \aluin2_A[3]~11 (
// Equation(s):
// \aluin2_A[3]~11_combout  = ( \WideOr2~1_combout  & ( \regs~2719_combout  & ( (\imem~86_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2719_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2719_combout  & ( (\imem~86_combout ) # 
// (\PC[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~86_combout ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~11 .extended_lut = "off";
defparam \aluin2_A[3]~11 .lut_mask = 64'h00003F3FFFFF3F3F;
defparam \aluin2_A[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( !\Selector38~0_combout  & ( \Selector37~2_combout  & ( (\Selector36~1_combout  & (!\Selector35~0_combout  $ (!\regs~2724_combout  $ (\aluin2_A[3]~11_combout )))) ) ) ) # ( \Selector38~0_combout  & ( !\Selector37~2_combout  & ( 
// (\Selector36~1_combout  & (!\Selector35~0_combout  $ (((!\regs~2724_combout  & !\aluin2_A[3]~11_combout ))))) ) ) ) # ( !\Selector38~0_combout  & ( !\Selector37~2_combout  & ( (\Selector36~1_combout  & (!\Selector35~0_combout  $ (((!\regs~2724_combout ) # 
// (!\aluin2_A[3]~11_combout ))))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2724_combout ),
	.datad(!\aluin2_A[3]~11_combout ),
	.datae(!\Selector38~0_combout ),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h1114144414410000;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \pcplus_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2] .is_wysiwyg = "true";
defparam \pcplus_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \regs~1122feeder (
// Equation(s):
// \regs~1122feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1122feeder .extended_lut = "off";
defparam \regs~1122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \regs~1122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1122 .is_wysiwyg = "true";
defparam \regs~1122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \regs~98feeder (
// Equation(s):
// \regs~98feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~98feeder .extended_lut = "off";
defparam \regs~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N16
dffeas \regs~98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~98 .is_wysiwyg = "true";
defparam \regs~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N38
dffeas \regs~1634 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1634 .is_wysiwyg = "true";
defparam \regs~1634 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \regs~610 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~610 .is_wysiwyg = "true";
defparam \regs~610 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \regs~2701 (
// Equation(s):
// \regs~2701_combout  = ( \regs~610_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1634_q ) ) ) ) # ( !\regs~610_q  & ( \imem~22_combout  & ( (\imem~14_combout  & \regs~1634_q ) ) ) ) # ( \regs~610_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & ((\regs~98_q ))) # (\imem~14_combout  & (\regs~1122_q )) ) ) ) # ( !\regs~610_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & ((\regs~98_q ))) # (\imem~14_combout  & (\regs~1122_q )) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs~1122_q ),
	.datac(!\regs~98_q ),
	.datad(!\regs~1634_q ),
	.datae(!\regs~610_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2701 .extended_lut = "off";
defparam \regs~2701 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \regs~2701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N20
dffeas \regs~546 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~546 .is_wysiwyg = "true";
defparam \regs~546 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \regs~1058feeder (
// Equation(s):
// \regs~1058feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1058feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1058feeder .extended_lut = "off";
defparam \regs~1058feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1058feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N16
dffeas \regs~1058 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1058feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1058 .is_wysiwyg = "true";
defparam \regs~1058 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \regs~34feeder (
// Equation(s):
// \regs~34feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~34feeder .extended_lut = "off";
defparam \regs~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N22
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \regs~1570DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1570DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1570DUPLICATE .is_wysiwyg = "true";
defparam \regs~1570DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \regs~2699 (
// Equation(s):
// \regs~2699_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1570DUPLICATE_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~546_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1058_q  ) ) ) # ( !\imem~14_combout 
//  & ( !\imem~22_combout  & ( \regs~34_q  ) ) )

	.dataa(!\regs~546_q ),
	.datab(!\regs~1058_q ),
	.datac(!\regs~34_q ),
	.datad(!\regs~1570DUPLICATE_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2699 .extended_lut = "off";
defparam \regs~2699 .lut_mask = 64'h0F0F3333555500FF;
defparam \regs~2699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \regs~66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~66 .is_wysiwyg = "true";
defparam \regs~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \regs~1602 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1602 .is_wysiwyg = "true";
defparam \regs~1602 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \regs~1090 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1090 .is_wysiwyg = "true";
defparam \regs~1090 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \regs~578 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~578 .is_wysiwyg = "true";
defparam \regs~578 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \regs~2700 (
// Equation(s):
// \regs~2700_combout  = ( \regs~578_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1602_q ) ) ) ) # ( !\regs~578_q  & ( \imem~22_combout  & ( (\regs~1602_q  & \imem~14_combout ) ) ) ) # ( \regs~578_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & (\regs~66_q )) # (\imem~14_combout  & ((\regs~1090_q ))) ) ) ) # ( !\regs~578_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & (\regs~66_q )) # (\imem~14_combout  & ((\regs~1090_q ))) ) ) )

	.dataa(!\regs~66_q ),
	.datab(!\regs~1602_q ),
	.datac(!\regs~1090_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~578_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2700 .extended_lut = "off";
defparam \regs~2700 .lut_mask = 64'h550F550F0033FF33;
defparam \regs~2700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \regs~1026feeder (
// Equation(s):
// \regs~1026feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1026feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1026feeder .extended_lut = "off";
defparam \regs~1026feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1026feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N22
dffeas \regs~1026 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1026 .is_wysiwyg = "true";
defparam \regs~1026 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \regs~514feeder (
// Equation(s):
// \regs~514feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~514feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~514feeder .extended_lut = "off";
defparam \regs~514feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~514feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N55
dffeas \regs~514 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~514 .is_wysiwyg = "true";
defparam \regs~514 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N27
cyclonev_lcell_comb \regs~2feeder (
// Equation(s):
// \regs~2feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2feeder .extended_lut = "off";
defparam \regs~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N28
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N54
cyclonev_lcell_comb \regs~1538feeder (
// Equation(s):
// \regs~1538feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1538feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1538feeder .extended_lut = "off";
defparam \regs~1538feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1538feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N55
dffeas \regs~1538DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1538DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1538DUPLICATE .is_wysiwyg = "true";
defparam \regs~1538DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N9
cyclonev_lcell_comb \regs~2698 (
// Equation(s):
// \regs~2698_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1538DUPLICATE_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1026_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~514_q  ) ) ) # ( !\imem~22_combout 
//  & ( !\imem~14_combout  & ( \regs~2_q  ) ) )

	.dataa(!\regs~1026_q ),
	.datab(!\regs~514_q ),
	.datac(!\regs~2_q ),
	.datad(!\regs~1538DUPLICATE_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2698 .extended_lut = "off";
defparam \regs~2698 .lut_mask = 64'h0F0F3333555500FF;
defparam \regs~2698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \regs~2702 (
// Equation(s):
// \regs~2702_combout  = ( \regs~2700_combout  & ( \regs~2698_combout  & ( (!\imem~13_combout ) # ((!\imem~18_combout  & ((\regs~2699_combout ))) # (\imem~18_combout  & (\regs~2701_combout ))) ) ) ) # ( !\regs~2700_combout  & ( \regs~2698_combout  & ( 
// (!\imem~13_combout  & (((!\imem~18_combout )))) # (\imem~13_combout  & ((!\imem~18_combout  & ((\regs~2699_combout ))) # (\imem~18_combout  & (\regs~2701_combout )))) ) ) ) # ( \regs~2700_combout  & ( !\regs~2698_combout  & ( (!\imem~13_combout  & 
// (((\imem~18_combout )))) # (\imem~13_combout  & ((!\imem~18_combout  & ((\regs~2699_combout ))) # (\imem~18_combout  & (\regs~2701_combout )))) ) ) ) # ( !\regs~2700_combout  & ( !\regs~2698_combout  & ( (\imem~13_combout  & ((!\imem~18_combout  & 
// ((\regs~2699_combout ))) # (\imem~18_combout  & (\regs~2701_combout )))) ) ) )

	.dataa(!\regs~2701_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~2699_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~2700_combout ),
	.dataf(!\regs~2698_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2702 .extended_lut = "off";
defparam \regs~2702 .lut_mask = 64'h031103DDCF11CFDD;
defparam \regs~2702 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))
// \Add0~6  = CARRY(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N55
dffeas \pcplus_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8] .is_wysiwyg = "true";
defparam \pcplus_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N28
dffeas \regs~168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~168 .is_wysiwyg = "true";
defparam \regs~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \regs~232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~232 .is_wysiwyg = "true";
defparam \regs~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \regs~200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~200 .is_wysiwyg = "true";
defparam \regs~200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \regs~104feeder (
// Equation(s):
// \regs~104feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~104feeder .extended_lut = "off";
defparam \regs~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \regs~104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104 .is_wysiwyg = "true";
defparam \regs~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N35
dffeas \regs~72DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72DUPLICATE .is_wysiwyg = "true";
defparam \regs~72DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \regs~8feeder (
// Equation(s):
// \regs~8feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~8feeder .extended_lut = "off";
defparam \regs~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \regs~2960 (
// Equation(s):
// \regs~2960_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~8_q )) # (\imem~30_combout  & ((\regs~40_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~72DUPLICATE_q ))) # (\imem~30_combout  & (\regs~104_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~104_q ),
	.datac(!\regs~72DUPLICATE_q ),
	.datad(!\regs~40_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2960 .extended_lut = "on";
defparam \regs~2960 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2960 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N40
dffeas \regs~136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~136 .is_wysiwyg = "true";
defparam \regs~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \regs~2285 (
// Equation(s):
// \regs~2285_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2960_combout )))) # (\imem~23_combout  & ((!\regs~2960_combout  & ((\regs~136_q ))) # (\regs~2960_combout  & (\regs~168_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2960_combout )))) # (\imem~23_combout  & ((!\regs~2960_combout  & ((\regs~200_q ))) # (\regs~2960_combout  & (\regs~232_q ))))) ) )

	.dataa(!\regs~168_q ),
	.datab(!\regs~232_q ),
	.datac(!\regs~200_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2960_combout ),
	.datag(!\regs~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2285 .extended_lut = "on";
defparam \regs~2285 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N2
dffeas \regs~744 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~744 .is_wysiwyg = "true";
defparam \regs~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N40
dffeas \regs~680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~680 .is_wysiwyg = "true";
defparam \regs~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \regs~712 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~712 .is_wysiwyg = "true";
defparam \regs~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \regs~552 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~552 .is_wysiwyg = "true";
defparam \regs~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N46
dffeas \regs~584 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~584 .is_wysiwyg = "true";
defparam \regs~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \regs~616 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~616 .is_wysiwyg = "true";
defparam \regs~616 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \regs~520feeder (
// Equation(s):
// \regs~520feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~520feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~520feeder .extended_lut = "off";
defparam \regs~520feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~520feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \regs~520 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~520 .is_wysiwyg = "true";
defparam \regs~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \regs~2968 (
// Equation(s):
// \regs~2968_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~520_q ))) # (\imem~30_combout  & (\regs~552_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & (\regs~584_q )) # (\imem~30_combout  & ((\regs~616_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~552_q ),
	.datac(!\regs~584_q ),
	.datad(!\regs~616_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2968 .extended_lut = "on";
defparam \regs~2968 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2968 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N13
dffeas \regs~648 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~648 .is_wysiwyg = "true";
defparam \regs~648 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \regs~2293 (
// Equation(s):
// \regs~2293_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2968_combout )))) # (\imem~23_combout  & ((!\regs~2968_combout  & ((\regs~648_q ))) # (\regs~2968_combout  & (\regs~680_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2968_combout )))) # (\imem~23_combout  & ((!\regs~2968_combout  & ((\regs~712_q ))) # (\regs~2968_combout  & (\regs~744_q ))))) ) )

	.dataa(!\regs~744_q ),
	.datab(!\regs~680_q ),
	.datac(!\regs~712_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2968_combout ),
	.datag(!\regs~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2293 .extended_lut = "on";
defparam \regs~2293 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \regs~1256feeder (
// Equation(s):
// \regs~1256feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1256feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1256feeder .extended_lut = "off";
defparam \regs~1256feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1256feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \regs~1256 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1256 .is_wysiwyg = "true";
defparam \regs~1256 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \regs~1192feeder (
// Equation(s):
// \regs~1192feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1192feeder .extended_lut = "off";
defparam \regs~1192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \regs~1192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1192 .is_wysiwyg = "true";
defparam \regs~1192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \regs~1224feeder (
// Equation(s):
// \regs~1224feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1224feeder .extended_lut = "off";
defparam \regs~1224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1224feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \regs~1224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1224 .is_wysiwyg = "true";
defparam \regs~1224 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \regs~1064 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1064 .is_wysiwyg = "true";
defparam \regs~1064 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \regs~1096 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1096 .is_wysiwyg = "true";
defparam \regs~1096 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N52
dffeas \regs~1128DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1128DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1128DUPLICATE .is_wysiwyg = "true";
defparam \regs~1128DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \regs~1032feeder (
// Equation(s):
// \regs~1032feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1032feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1032feeder .extended_lut = "off";
defparam \regs~1032feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1032feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N1
dffeas \regs~1032 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1032 .is_wysiwyg = "true";
defparam \regs~1032 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \regs~2964 (
// Equation(s):
// \regs~2964_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1032_q ))) # (\imem~30_combout  & (\regs~1064_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1096_q )) # (\imem~30_combout  & ((\regs~1128DUPLICATE_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1064_q ),
	.datac(!\regs~1096_q ),
	.datad(!\regs~1128DUPLICATE_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1032_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2964 .extended_lut = "on";
defparam \regs~2964 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2964 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \regs~1160feeder (
// Equation(s):
// \regs~1160feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1160feeder .extended_lut = "off";
defparam \regs~1160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1160feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N38
dffeas \regs~1160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1160 .is_wysiwyg = "true";
defparam \regs~1160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \regs~2289 (
// Equation(s):
// \regs~2289_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2964_combout )))) # (\imem~23_combout  & ((!\regs~2964_combout  & ((\regs~1160_q ))) # (\regs~2964_combout  & (\regs~1192_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2964_combout )))) # (\imem~23_combout  & ((!\regs~2964_combout  & ((\regs~1224_q ))) # (\regs~2964_combout  & (\regs~1256_q ))))) ) )

	.dataa(!\regs~1256_q ),
	.datab(!\regs~1192_q ),
	.datac(!\regs~1224_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2964_combout ),
	.datag(!\regs~1160_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2289 .extended_lut = "on";
defparam \regs~2289 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \regs~1768 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1768 .is_wysiwyg = "true";
defparam \regs~1768 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N34
dffeas \regs~1704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1704 .is_wysiwyg = "true";
defparam \regs~1704 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \regs~1736 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1736 .is_wysiwyg = "true";
defparam \regs~1736 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \regs~1640 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1640 .is_wysiwyg = "true";
defparam \regs~1640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \regs~1576feeder (
// Equation(s):
// \regs~1576feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1576feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1576feeder .extended_lut = "off";
defparam \regs~1576feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1576feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \regs~1576 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1576feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1576 .is_wysiwyg = "true";
defparam \regs~1576 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \regs~1608 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1608 .is_wysiwyg = "true";
defparam \regs~1608 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \regs~1544feeder (
// Equation(s):
// \regs~1544feeder_combout  = ( \wregval_M[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1544feeder .extended_lut = "off";
defparam \regs~1544feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1544feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N4
dffeas \regs~1544 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1544 .is_wysiwyg = "true";
defparam \regs~1544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \regs~2972 (
// Equation(s):
// \regs~2972_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1544_q ))) # (\imem~30_combout  & (\regs~1576_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1608_q ))) # (\imem~30_combout  & (\regs~1640_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1640_q ),
	.datab(!\regs~1576_q ),
	.datac(!\regs~1608_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1544_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2972 .extended_lut = "on";
defparam \regs~2972 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2972 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N40
dffeas \regs~1672 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1672 .is_wysiwyg = "true";
defparam \regs~1672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \regs~2297 (
// Equation(s):
// \regs~2297_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2972_combout )))) # (\imem~23_combout  & ((!\regs~2972_combout  & ((\regs~1672_q ))) # (\regs~2972_combout  & (\regs~1704_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2972_combout )))) # (\imem~23_combout  & ((!\regs~2972_combout  & ((\regs~1736_q ))) # (\regs~2972_combout  & (\regs~1768_q ))))) ) )

	.dataa(!\regs~1768_q ),
	.datab(!\regs~1704_q ),
	.datac(!\regs~1736_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2972_combout ),
	.datag(!\regs~1672_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2297 .extended_lut = "on";
defparam \regs~2297 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \regs~2301 (
// Equation(s):
// \regs~2301_combout  = ( \regs~2289_combout  & ( \regs~2297_combout  & ( ((!\imem~6_combout  & (\regs~2285_combout )) # (\imem~6_combout  & ((\regs~2293_combout )))) # (\imem~3_combout ) ) ) ) # ( !\regs~2289_combout  & ( \regs~2297_combout  & ( 
// (!\imem~3_combout  & ((!\imem~6_combout  & (\regs~2285_combout )) # (\imem~6_combout  & ((\regs~2293_combout ))))) # (\imem~3_combout  & (((\imem~6_combout )))) ) ) ) # ( \regs~2289_combout  & ( !\regs~2297_combout  & ( (!\imem~3_combout  & 
// ((!\imem~6_combout  & (\regs~2285_combout )) # (\imem~6_combout  & ((\regs~2293_combout ))))) # (\imem~3_combout  & (((!\imem~6_combout )))) ) ) ) # ( !\regs~2289_combout  & ( !\regs~2297_combout  & ( (!\imem~3_combout  & ((!\imem~6_combout  & 
// (\regs~2285_combout )) # (\imem~6_combout  & ((\regs~2293_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2285_combout ),
	.datac(!\regs~2293_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2289_combout ),
	.dataf(!\regs~2297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2301 .extended_lut = "off";
defparam \regs~2301 .lut_mask = 64'h220A770A225F775F;
defparam \regs~2301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \aluin2_A[8]~14 (
// Equation(s):
// \aluin2_A[8]~14_combout  = ( \WideOr2~1_combout  & ( (!\PC[15]~DUPLICATE_q  & \imem~52_combout ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2301_combout  ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~52_combout ),
	.datad(!\regs~2301_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~14 .extended_lut = "off";
defparam \aluin2_A[8]~14 .lut_mask = 64'h00FF00FF0C0C0C0C;
defparam \aluin2_A[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \aluin2_A[8]~14_combout  & ( \regs~2306_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[8]~14_combout  & ( \regs~2306_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \aluin2_A[8]~14_combout  & ( !\regs~2306_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[8]~14_combout  & ( !\regs~2306_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\aluin2_A[8]~14_combout ),
	.dataf(!\regs~2306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h1110144014404410;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \regs~2328_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2323_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~60_combout )))) ) + ( \Add2~10  ))
// \Add2~114  = CARRY(( \regs~2328_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2323_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~60_combout )))) ) + ( \Add2~10  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2323_combout ),
	.datad(!\regs~2328_combout ),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2301_combout )))) # (\WideOr2~1_combout  & (((!\imem~52_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2306_combout  ) + ( \Add2~114  ))
// \Add2~106  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2301_combout )))) # (\WideOr2~1_combout  & (((!\imem~52_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2306_combout  ) + ( \Add2~114  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2301_combout ),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\regs~2306_combout ),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FF000000F3D1;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2389_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~72_combout )))) ) + ( \regs~2394_combout  ) + ( \Add1~126  ))
// \Add1~10  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2389_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~72_combout )))) ) + ( \regs~2394_combout  ) + ( \Add1~126  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2389_combout ),
	.datad(!\imem~72_combout ),
	.datae(gnd),
	.dataf(!\regs~2394_combout ),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF0000000A4E;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \regs~2328_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2323_combout )))) # (\WideOr2~1_combout  & (((\imem~60_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~10  ))
// \Add1~114  = CARRY(( \regs~2328_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2323_combout )))) # (\WideOr2~1_combout  & (((\imem~60_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~10  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2323_combout ),
	.datad(!\regs~2328_combout ),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \regs~2306_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2301_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~52_combout )))) ) + ( \Add1~114  ))
// \Add1~106  = CARRY(( \regs~2306_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2301_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~52_combout )))) ) + ( \Add1~114  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2301_combout ),
	.datad(!\regs~2306_combout ),
	.datae(gnd),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Add2~105_sumout  & ( \Add1~105_sumout  & ( (\Selector33~0_combout  & ((\Selector23~0_combout ) # (\Selector30~0_combout ))) ) ) ) # ( !\Add2~105_sumout  & ( \Add1~105_sumout  & ( (\Selector33~0_combout  & 
// (((\Selector30~0_combout  & !\Selector35~0_combout )) # (\Selector23~0_combout ))) ) ) ) # ( \Add2~105_sumout  & ( !\Add1~105_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & \Selector35~0_combout )) # (\Selector23~0_combout ))) ) ) ) # ( 
// !\Add2~105_sumout  & ( !\Add1~105_sumout  & ( (\Selector33~0_combout  & \Selector23~0_combout ) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector23~0_combout ),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h000F010F040F050F;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N55
dffeas \aluout_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N15
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( !\aluout_M[4]~DUPLICATE_q  & ( (!\aluout_M[7]~DUPLICATE_q  & !aluout_M[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[7]~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'hF000F00000000000;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( !\aluout_M[3]~DUPLICATE_q  & ( !\aluout_M[7]~DUPLICATE_q  & ( (!\aluout_M[8]~DUPLICATE_q  & (!\aluout_M[4]~DUPLICATE_q  & (!\aluout_M[5]~DUPLICATE_q  & !aluout_M[2]))) ) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(!\aluout_M[3]~DUPLICATE_q ),
	.dataf(!\aluout_M[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h8000000000000000;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N27
cyclonev_lcell_comb \dbus[1]~0 (
// Equation(s):
// \dbus[1]~0_combout  = ( !\aluout_M[3]~DUPLICATE_q  & ( !\aluout_M[8]~DUPLICATE_q  & ( (\aluout_M[7]~DUPLICATE_q  & !\aluout_M[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[7]~DUPLICATE_q ),
	.datad(!\aluout_M[5]~DUPLICATE_q ),
	.datae(!\aluout_M[3]~DUPLICATE_q ),
	.dataf(!\aluout_M[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~0 .extended_lut = "off";
defparam \dbus[1]~0 .lut_mask = 64'h0F00000000000000;
defparam \dbus[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \memout_M[0]~0 (
// Equation(s):
// \memout_M[0]~0_combout  = ( \WideNor0~combout  & ( \Equal4~5_combout  & ( (!aluout_M[2] & \dbus[1]~0_combout ) ) ) ) # ( !\WideNor0~combout  & ( \Equal4~5_combout  ) ) # ( !\WideNor0~combout  & ( !\Equal4~5_combout  ) )

	.dataa(gnd),
	.datab(!aluout_M[2]),
	.datac(!\dbus[1]~0_combout ),
	.datad(gnd),
	.datae(!\WideNor0~combout ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~0 .extended_lut = "off";
defparam \memout_M[0]~0 .lut_mask = 64'hFFFF0000FFFF0C0C;
defparam \memout_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \wregval_M[10]~3 (
// Equation(s):
// \wregval_M[10]~3_combout  = ( !\memout_M[0]~0_combout  & ( (\Equal4~6_combout  & \Equal4~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal4~6_combout ),
	.datad(!\Equal4~5_combout ),
	.datae(gnd),
	.dataf(!\memout_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~3 .extended_lut = "off";
defparam \wregval_M[10]~3 .lut_mask = 64'h000F000F00000000;
defparam \wregval_M[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \wrmem_M~0 (
// Equation(s):
// \wrmem_M~0_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr8~0_combout  & (!\imem~12_combout  & \imem~33_combout ))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\WideOr8~0_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~33_combout ),
	.datae(gnd),
	.dataf(!\flush_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_M~0 .extended_lut = "off";
defparam \wrmem_M~0 .lut_mask = 64'h0010001000000000;
defparam \wrmem_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~46_combout  & ( \imem~19_combout  & ( (\imem~32_combout  & (((\imem~47_combout  & !\PC[9]~DUPLICATE_q )) # (\imem~48_combout ))) ) ) ) # ( \imem~46_combout  & ( !\imem~19_combout  & ( (\imem~47_combout  & (!\PC[9]~DUPLICATE_q  
// & \imem~32_combout )) ) ) )

	.dataa(!\imem~48_combout ),
	.datab(!\imem~47_combout ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\imem~32_combout ),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h0000003000000075;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \aluin2_A[13]~0 (
// Equation(s):
// \aluin2_A[13]~0_combout  = ( \imem~39_combout  & ( (!\PC[15]~DUPLICATE_q  & \imem~49_combout ) ) ) # ( !\imem~39_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~49_combout  & ((\WideOr2~0_combout ) # (\imem~43_combout )))) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~43_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\imem~49_combout ),
	.datae(gnd),
	.dataf(!\imem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~0 .extended_lut = "off";
defparam \aluin2_A[13]~0 .lut_mask = 64'h002A002A00AA00AA;
defparam \aluin2_A[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \aluout_M[15]~feeder (
// Equation(s):
// \aluout_M[15]~feeder_combout  = ( \Selector16~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[15]~feeder .extended_lut = "off";
defparam \aluout_M[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \aluout_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15] .is_wysiwyg = "true";
defparam \aluout_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N40
dffeas \pcplus_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[15] .is_wysiwyg = "true";
defparam \pcplus_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N22
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2636_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( \Equal4~6_combout  & ( (\wrmem_M~q  & \Equal4~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!\Equal4~5_combout ),
	.datae(gnd),
	.dataf(!\Equal4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h00000000000F000F;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N47
dffeas \HexOut[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N45
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  = ( !\WideNor0~combout  & ( (\wrmem_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .lut_mask = 64'h0303030300000000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N8
dffeas \aluout_M[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout  = ( \aluout_M[15]~DUPLICATE_q  & ( \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .lut_mask = 64'h0000000033333333;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~67_combout  & ( (!\imem~32_combout ) # ((!PC[9] & \imem~73_combout )) ) ) # ( !\imem~67_combout  )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~73_combout ),
	.datad(!\imem~32_combout ),
	.datae(gnd),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'hFFFFFFFFFF0CFF0C;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N22
dffeas \pcplus_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[9] .is_wysiwyg = "true";
defparam \pcplus_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \wregval_M[8]~0 (
// Equation(s):
// \wregval_M[8]~0_combout  = ( !\aluout_M[3]~DUPLICATE_q  & ( !\aluout_M[7]~DUPLICATE_q  & ( (!\aluout_M[8]~DUPLICATE_q  & (!\aluout_M[4]~DUPLICATE_q  & (\aluout_M[5]~DUPLICATE_q  & !aluout_M[2]))) ) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(!\aluout_M[3]~DUPLICATE_q ),
	.dataf(!\aluout_M[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~0 .extended_lut = "off";
defparam \wregval_M[8]~0 .lut_mask = 64'h0800000000000000;
defparam \wregval_M[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N38
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2416_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N35
dffeas \HexOut[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N3
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \Equal4~5_combout  & ( (\wrmem_M~q  & \wregval_M[8]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\wregval_M[8]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000003030303;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N40
dffeas \led[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led[9] .is_wysiwyg = "true";
defparam \led[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \wregval_M[9]~38 (
// Equation(s):
// \wregval_M[9]~38_combout  = ( \Equal4~6_combout  & ( ((\wregval_M[8]~0_combout  & led[9])) # (HexOut[9]) ) ) # ( !\Equal4~6_combout  & ( (\wregval_M[8]~0_combout  & led[9]) ) )

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(gnd),
	.datac(!HexOut[9]),
	.datad(!led[9]),
	.datae(gnd),
	.dataf(!\Equal4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~38 .extended_lut = "off";
defparam \wregval_M[9]~38 .lut_mask = 64'h005500550F5F0F5F;
defparam \wregval_M[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N39
cyclonev_lcell_comb \dbus[2]~3 (
// Equation(s):
// \dbus[2]~3_combout  = ( !\aluout_M[5]~DUPLICATE_q  & ( \Equal5~0_combout  & ( (\aluout_M[8]~DUPLICATE_q  & \aluout_M[3]~DUPLICATE_q ) ) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluout_M[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluout_M[5]~DUPLICATE_q ),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~3 .extended_lut = "off";
defparam \dbus[2]~3 .lut_mask = 64'h0000000005050000;
defparam \dbus[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N56
dffeas \aluout_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5] .is_wysiwyg = "true";
defparam \aluout_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N35
dffeas \aluout_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3] .is_wysiwyg = "true";
defparam \aluout_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N43
dffeas \aluout_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7] .is_wysiwyg = "true";
defparam \aluout_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \aluout_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8] .is_wysiwyg = "true";
defparam \aluout_M[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N57
cyclonev_lcell_comb \timer|DBUS[31]~0 (
// Equation(s):
// \timer|DBUS[31]~0_combout  = ( aluout_M[8] & ( !\aluout_M[4]~DUPLICATE_q  & ( (!aluout_M[7] & !\wrmem_M~q ) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!aluout_M[8]),
	.dataf(!\aluout_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|DBUS[31]~0 .extended_lut = "off";
defparam \timer|DBUS[31]~0 .lut_mask = 64'h0000C0C000000000;
defparam \timer|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N33
cyclonev_lcell_comb \timer|DBUS[31]~1 (
// Equation(s):
// \timer|DBUS[31]~1_combout  = ( \timer|DBUS[31]~0_combout  & ( \Equal4~5_combout  & ( (!aluout_M[5] & ((!aluout_M[3]) # (!aluout_M[2]))) ) ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(!aluout_M[3]),
	.datad(!aluout_M[2]),
	.datae(!\timer|DBUS[31]~0_combout ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|DBUS[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|DBUS[31]~1 .extended_lut = "off";
defparam \timer|DBUS[31]~1 .lut_mask = 64'h000000000000AAA0;
defparam \timer|DBUS[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \dbus[2]~4 (
// Equation(s):
// \dbus[2]~4_combout  = ( \timer|DBUS[31]~1_combout  & ( !\dbus[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|DBUS[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~4 .extended_lut = "off";
defparam \dbus[2]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dbus[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \pcplus_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[10] .is_wysiwyg = "true";
defparam \pcplus_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2658_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \HexOut[10]~4 (
// Equation(s):
// \HexOut[10]~4_combout  = !wmemval_M[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~4 .extended_lut = "off";
defparam \HexOut[10]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N10
dffeas \HexOut[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N39
cyclonev_lcell_comb \timer|lim[0]~0 (
// Equation(s):
// \timer|lim[0]~0_combout  = ( aluout_M[8] & ( !aluout_M[5] & ( (!aluout_M[3] & !aluout_M[7]) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[3]),
	.datac(!aluout_M[7]),
	.datad(gnd),
	.datae(!aluout_M[8]),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[0]~0 .extended_lut = "off";
defparam \timer|lim[0]~0 .lut_mask = 64'h0000C0C000000000;
defparam \timer|lim[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N20
dffeas \aluout_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4] .is_wysiwyg = "true";
defparam \aluout_M[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N51
cyclonev_lcell_comb \timer|lim[0]~1 (
// Equation(s):
// \timer|lim[0]~1_combout  = ( \Equal4~5_combout  & ( (!\timer|lim[0]~0_combout ) # ((!\wrmem_M~q ) # ((!aluout_M[2]) # (aluout_M[4]))) ) ) # ( !\Equal4~5_combout  )

	.dataa(!\timer|lim[0]~0_combout ),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[4]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[0]~1 .extended_lut = "off";
defparam \timer|lim[0]~1 .lut_mask = 64'hFFFFFFFFFFEFFFEF;
defparam \timer|lim[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \dbus~1 (
// Equation(s):
// \dbus~1_combout  = ( \wrmem_M~q  & ( \WideNor0~combout  ) ) # ( !\wrmem_M~q  & ( \WideNor0~combout  ) ) # ( \wrmem_M~q  & ( !\WideNor0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus~1 .extended_lut = "off";
defparam \dbus~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \dbus~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout  = ( !\aluout_M[15]~DUPLICATE_q  & ( \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .lut_mask = 64'h3333333300000000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \aluin2_A[10]~2 (
// Equation(s):
// \aluin2_A[10]~2_combout  = ( \WideOr2~0_combout  & ( (\imem~80_combout ) # (\PC[15]~DUPLICATE_q ) ) ) # ( !\WideOr2~0_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~80_combout  & ((\imem~39_combout ) # (\imem~43_combout )))) # (\PC[15]~DUPLICATE_q  & 
// (((\imem~39_combout )) # (\imem~43_combout ))) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~43_combout ),
	.datac(!\imem~80_combout ),
	.datad(!\imem~39_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~2 .extended_lut = "off";
defparam \aluin2_A[10]~2 .lut_mask = 64'h135F135F5F5F5F5F;
defparam \aluin2_A[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N28
dffeas \pcplus_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[11] .is_wysiwyg = "true";
defparam \pcplus_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \wregval_M[11]~63 (
// Equation(s):
// \wregval_M[11]~63_combout  = ( pcplus_M[11] & ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[11]) ) ) ) # ( !pcplus_M[11] & ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[11]) ) ) ) # ( pcplus_M[11] & ( !\selmemout_M~q  & ( (!\selaluout_M~q  & 
// ((\selpcplus_M~q ))) # (\selaluout_M~q  & (aluout_M[11])) ) ) ) # ( !pcplus_M[11] & ( !\selmemout_M~q  & ( (aluout_M[11] & \selaluout_M~q ) ) ) )

	.dataa(!aluout_M[11]),
	.datab(!\selpcplus_M~q ),
	.datac(!\selaluout_M~q ),
	.datad(gnd),
	.datae(!pcplus_M[11]),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~63 .extended_lut = "off";
defparam \wregval_M[11]~63 .lut_mask = 64'h05053535F5F5F5F5;
defparam \wregval_M[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2680_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N17
dffeas \HexOut[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \pcplus_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12] .is_wysiwyg = "true";
defparam \pcplus_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \regs~1708feeder (
// Equation(s):
// \regs~1708feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1708feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1708feeder .extended_lut = "off";
defparam \regs~1708feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1708feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \regs~1708 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1708 .is_wysiwyg = "true";
defparam \regs~1708 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N44
dffeas \regs~1772 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1772 .is_wysiwyg = "true";
defparam \regs~1772 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N53
dffeas \regs~1740 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1740 .is_wysiwyg = "true";
defparam \regs~1740 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \regs~1580 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1580 .is_wysiwyg = "true";
defparam \regs~1580 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \regs~1644DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1644DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1644DUPLICATE .is_wysiwyg = "true";
defparam \regs~1644DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \regs~1612 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1612 .is_wysiwyg = "true";
defparam \regs~1612 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N49
dffeas \regs~1548DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1548DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1548DUPLICATE .is_wysiwyg = "true";
defparam \regs~1548DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \regs~3068 (
// Equation(s):
// \regs~3068_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1548DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1580_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1612_q ))) # (\imem~30_combout  & (\regs~1644DUPLICATE_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1580_q ),
	.datab(!\regs~1644DUPLICATE_q ),
	.datac(!\regs~1612_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1548DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3068 .extended_lut = "on";
defparam \regs~3068 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N49
dffeas \regs~1676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1676 .is_wysiwyg = "true";
defparam \regs~1676 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \regs~2434 (
// Equation(s):
// \regs~2434_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3068_combout )))) # (\imem~23_combout  & ((!\regs~3068_combout  & ((\regs~1676_q ))) # (\regs~3068_combout  & (\regs~1708_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3068_combout )))) # (\imem~23_combout  & ((!\regs~3068_combout  & ((\regs~1740_q ))) # (\regs~3068_combout  & (\regs~1772_q ))))) ) )

	.dataa(!\regs~1708_q ),
	.datab(!\regs~1772_q ),
	.datac(!\regs~1740_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3068_combout ),
	.datag(!\regs~1676_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2434 .extended_lut = "on";
defparam \regs~2434 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \regs~236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~236 .is_wysiwyg = "true";
defparam \regs~236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \regs~204feeder (
// Equation(s):
// \regs~204feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~204feeder .extended_lut = "off";
defparam \regs~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \regs~204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~204 .is_wysiwyg = "true";
defparam \regs~204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \regs~172feeder (
// Equation(s):
// \regs~172feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~172feeder .extended_lut = "off";
defparam \regs~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N34
dffeas \regs~172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~172 .is_wysiwyg = "true";
defparam \regs~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N4
dffeas \regs~108DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108DUPLICATE .is_wysiwyg = "true";
defparam \regs~108DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \regs~76DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76DUPLICATE .is_wysiwyg = "true";
defparam \regs~76DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N28
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \regs~3056 (
// Equation(s):
// \regs~3056_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~12_q )) # (\imem~30_combout  & ((\regs~44_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~76DUPLICATE_q ))) # (\imem~30_combout  & (\regs~108DUPLICATE_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~108DUPLICATE_q ),
	.datac(!\regs~76DUPLICATE_q ),
	.datad(!\regs~44_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3056 .extended_lut = "on";
defparam \regs~3056 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N57
cyclonev_lcell_comb \regs~140feeder (
// Equation(s):
// \regs~140feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~140feeder .extended_lut = "off";
defparam \regs~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \regs~140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~140 .is_wysiwyg = "true";
defparam \regs~140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \regs~2422 (
// Equation(s):
// \regs~2422_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3056_combout ))))) # (\imem~23_combout  & (((!\regs~3056_combout  & (\regs~140_q )) # (\regs~3056_combout  & ((\regs~172_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3056_combout ))))) # (\imem~23_combout  & (((!\regs~3056_combout  & ((\regs~204_q ))) # (\regs~3056_combout  & (\regs~236_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~236_q ),
	.datac(!\regs~204_q ),
	.datad(!\regs~172_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3056_combout ),
	.datag(!\regs~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2422 .extended_lut = "on";
defparam \regs~2422 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2422 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \regs~1196feeder (
// Equation(s):
// \regs~1196feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1196feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1196feeder .extended_lut = "off";
defparam \regs~1196feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1196feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N34
dffeas \regs~1196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1196 .is_wysiwyg = "true";
defparam \regs~1196 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \regs~1260 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1260 .is_wysiwyg = "true";
defparam \regs~1260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \regs~1228feeder (
// Equation(s):
// \regs~1228feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1228feeder .extended_lut = "off";
defparam \regs~1228feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N37
dffeas \regs~1228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1228 .is_wysiwyg = "true";
defparam \regs~1228 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \regs~1068feeder (
// Equation(s):
// \regs~1068feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1068feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1068feeder .extended_lut = "off";
defparam \regs~1068feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1068feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \regs~1068 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1068feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1068 .is_wysiwyg = "true";
defparam \regs~1068 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \regs~1100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1100 .is_wysiwyg = "true";
defparam \regs~1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N13
dffeas \regs~1036 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1036 .is_wysiwyg = "true";
defparam \regs~1036 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \regs~3060 (
// Equation(s):
// \regs~3060_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1036_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1068_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1100_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1132_q )))) ) )

	.dataa(!\regs~1068_q ),
	.datab(!\regs~1132_q ),
	.datac(!\regs~1100_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1036_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3060 .extended_lut = "on";
defparam \regs~3060 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \regs~1164feeder (
// Equation(s):
// \regs~1164feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1164feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1164feeder .extended_lut = "off";
defparam \regs~1164feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1164feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \regs~1164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1164 .is_wysiwyg = "true";
defparam \regs~1164 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \regs~2426 (
// Equation(s):
// \regs~2426_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3060_combout )))) # (\imem~23_combout  & ((!\regs~3060_combout  & ((\regs~1164_q ))) # (\regs~3060_combout  & (\regs~1196_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3060_combout )))) # (\imem~23_combout  & ((!\regs~3060_combout  & ((\regs~1228_q ))) # (\regs~3060_combout  & (\regs~1260_q ))))) ) )

	.dataa(!\regs~1196_q ),
	.datab(!\regs~1260_q ),
	.datac(!\regs~1228_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3060_combout ),
	.datag(!\regs~1164_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2426 .extended_lut = "on";
defparam \regs~2426 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \regs~684 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~684 .is_wysiwyg = "true";
defparam \regs~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \regs~748 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~748 .is_wysiwyg = "true";
defparam \regs~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N47
dffeas \regs~716 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~716 .is_wysiwyg = "true";
defparam \regs~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \regs~620 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~620 .is_wysiwyg = "true";
defparam \regs~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N53
dffeas \regs~588 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~588 .is_wysiwyg = "true";
defparam \regs~588 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \regs~556feeder (
// Equation(s):
// \regs~556feeder_combout  = ( \wregval_M[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~556feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~556feeder .extended_lut = "off";
defparam \regs~556feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~556feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N13
dffeas \regs~556 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~556 .is_wysiwyg = "true";
defparam \regs~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \regs~524 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~524 .is_wysiwyg = "true";
defparam \regs~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \regs~3064 (
// Equation(s):
// \regs~3064_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~524_q )) # (\imem~30_combout  & ((\regs~556_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// ((!\imem~30_combout  & (((\regs~588_q )))) # (\imem~30_combout  & (\regs~620_q )))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~620_q ),
	.datac(!\regs~588_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~556_q ),
	.datag(!\regs~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3064 .extended_lut = "on";
defparam \regs~3064 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~3064 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \regs~652 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~652 .is_wysiwyg = "true";
defparam \regs~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \regs~2430 (
// Equation(s):
// \regs~2430_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3064_combout )))) # (\imem~23_combout  & ((!\regs~3064_combout  & ((\regs~652_q ))) # (\regs~3064_combout  & (\regs~684_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3064_combout )))) # (\imem~23_combout  & ((!\regs~3064_combout  & ((\regs~716_q ))) # (\regs~3064_combout  & (\regs~748_q ))))) ) )

	.dataa(!\regs~684_q ),
	.datab(!\regs~748_q ),
	.datac(!\regs~716_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3064_combout ),
	.datag(!\regs~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2430 .extended_lut = "on";
defparam \regs~2430 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2430 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \regs~2438 (
// Equation(s):
// \regs~2438_combout  = ( \regs~2426_combout  & ( \regs~2430_combout  & ( (!\imem~3_combout  & (((\regs~2422_combout )) # (\imem~6_combout ))) # (\imem~3_combout  & ((!\imem~6_combout ) # ((\regs~2434_combout )))) ) ) ) # ( !\regs~2426_combout  & ( 
// \regs~2430_combout  & ( (!\imem~3_combout  & (((\regs~2422_combout )) # (\imem~6_combout ))) # (\imem~3_combout  & (\imem~6_combout  & (\regs~2434_combout ))) ) ) ) # ( \regs~2426_combout  & ( !\regs~2430_combout  & ( (!\imem~3_combout  & 
// (!\imem~6_combout  & ((\regs~2422_combout )))) # (\imem~3_combout  & ((!\imem~6_combout ) # ((\regs~2434_combout )))) ) ) ) # ( !\regs~2426_combout  & ( !\regs~2430_combout  & ( (!\imem~3_combout  & (!\imem~6_combout  & ((\regs~2422_combout )))) # 
// (\imem~3_combout  & (\imem~6_combout  & (\regs~2434_combout ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2434_combout ),
	.datad(!\regs~2422_combout ),
	.datae(!\regs~2426_combout ),
	.dataf(!\regs~2430_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2438 .extended_lut = "off";
defparam \regs~2438 .lut_mask = 64'h018945CD23AB67EF;
defparam \regs~2438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2438_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \HexOut[12]~5 (
// Equation(s):
// \HexOut[12]~5_combout  = !wmemval_M[12]

	.dataa(!wmemval_M[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[12]~5 .extended_lut = "off";
defparam \HexOut[12]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HexOut[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N10
dffeas \HexOut[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[12]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~50  = CARRY(( \PC[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N34
dffeas \pcplus_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[13] .is_wysiwyg = "true";
defparam \pcplus_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \timer|cnt[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[13] .is_wysiwyg = "true";
defparam \timer|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \timer|cnt[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \timer|wrCnt~0 (
// Equation(s):
// \timer|wrCnt~0_combout  = ( !\aluout_M[3]~DUPLICATE_q  & ( \wrmem_M~q  & ( (!\aluout_M[5]~DUPLICATE_q  & (\Equal5~0_combout  & (\Equal4~5_combout  & \aluout_M[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_M[5]~DUPLICATE_q ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!\aluout_M[8]~DUPLICATE_q ),
	.datae(!\aluout_M[3]~DUPLICATE_q ),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCnt~0 .extended_lut = "off";
defparam \timer|wrCnt~0 .lut_mask = 64'h0000000000020000;
defparam \timer|wrCnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N3
cyclonev_lcell_comb \dbus[8]~5 (
// Equation(s):
// \dbus[8]~5_combout  = ( \timer|lim[0]~0_combout  & ( (!\aluout_M[4]~DUPLICATE_q  & (!\wrmem_M~q  & !aluout_M[2])) ) )

	.dataa(gnd),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\wrmem_M~q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\timer|lim[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~5 .extended_lut = "off";
defparam \dbus[8]~5 .lut_mask = 64'h00000000C000C000;
defparam \dbus[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \switches|wrSctrl (
// Equation(s):
// \switches|wrSctrl~combout  = ( \dbus[1]~0_combout  & ( (aluout_M[2] & (\wrmem_M~q  & (\Equal4~5_combout  & \aluout_M[4]~DUPLICATE_q ))) ) )

	.dataa(!aluout_M[2]),
	.datab(!\wrmem_M~q ),
	.datac(!\Equal4~5_combout ),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|wrSctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|wrSctrl .extended_lut = "off";
defparam \switches|wrSctrl .lut_mask = 64'h0000000000010001;
defparam \switches|wrSctrl .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \dbus[3]~100 (
// Equation(s):
// \dbus[3]~100_combout  = ( \dbus[1]~0_combout  & ( (aluout_M[2] & (!\wrmem_M~q  & !\aluout_M[4]~DUPLICATE_q )) ) )

	.dataa(!aluout_M[2]),
	.datab(!\wrmem_M~q ),
	.datac(gnd),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~100 .extended_lut = "off";
defparam \dbus[3]~100 .lut_mask = 64'h0000000044004400;
defparam \dbus[3]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \wmemval_M[14]~feeder (
// Equation(s):
// \wmemval_M[14]~feeder_combout  = ( \regs~2614_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[14]~feeder .extended_lut = "off";
defparam \wmemval_M[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \HexOut[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \timer|lim[14]~feeder (
// Equation(s):
// \timer|lim[14]~feeder_combout  = ( \dbus[14]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[14]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[14]~feeder .extended_lut = "off";
defparam \timer|lim[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \timer|lim[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N2
dffeas \timer|lim[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|lim[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[14] .is_wysiwyg = "true";
defparam \timer|lim[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N32
dffeas \timer|cnt[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[14] .is_wysiwyg = "true";
defparam \timer|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \timer|Add1~69 (
// Equation(s):
// \timer|Add1~69_sumout  = SUM(( \timer|cnt [13] ) + ( GND ) + ( \timer|Add1~66  ))
// \timer|Add1~70  = CARRY(( \timer|cnt [13] ) + ( GND ) + ( \timer|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~69_sumout ),
	.cout(\timer|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~69 .extended_lut = "off";
defparam \timer|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \timer|Add1~97 (
// Equation(s):
// \timer|Add1~97_sumout  = SUM(( \timer|cnt [14] ) + ( GND ) + ( \timer|Add1~70  ))
// \timer|Add1~98  = CARRY(( \timer|cnt [14] ) + ( GND ) + ( \timer|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~97_sumout ),
	.cout(\timer|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~97 .extended_lut = "off";
defparam \timer|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \timer|Add2~73 (
// Equation(s):
// \timer|Add2~73_sumout  = SUM(( \timer|clkTimer_div [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add2~74  = CARRY(( \timer|clkTimer_div [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~73_sumout ),
	.cout(\timer|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~73 .extended_lut = "off";
defparam \timer|Add2~73 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \timer|wrCtl (
// Equation(s):
// \timer|wrCtl~combout  = ( \dbus[2]~3_combout  & ( (!\wrmem_M~q ) # (!\Equal4~5_combout ) ) ) # ( !\dbus[2]~3_combout  )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\Equal4~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCtl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCtl .extended_lut = "off";
defparam \timer|wrCtl .lut_mask = 64'hFFFFFFFFFCFCFCFC;
defparam \timer|wrCtl .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \timer|clkTimer_div[31]~0 (
// Equation(s):
// \timer|clkTimer_div[31]~0_combout  = ( \timer|lim[0]~1_combout  & ( (\timer|wrCtl~combout  & (!\timer|wrCnt~0_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) )

	.dataa(!\timer|wrCtl~combout ),
	.datab(gnd),
	.datac(!\timer|wrCnt~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\timer|lim[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|clkTimer_div[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|clkTimer_div[31]~0 .extended_lut = "off";
defparam \timer|clkTimer_div[31]~0 .lut_mask = 64'h0000000000500050;
defparam \timer|clkTimer_div[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \timer|clkTimer_div[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[0] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \timer|Add2~69 (
// Equation(s):
// \timer|Add2~69_sumout  = SUM(( \timer|clkTimer_div [1] ) + ( GND ) + ( \timer|Add2~74  ))
// \timer|Add2~70  = CARRY(( \timer|clkTimer_div [1] ) + ( GND ) + ( \timer|Add2~74  ))

	.dataa(!\timer|clkTimer_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~69_sumout ),
	.cout(\timer|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~69 .extended_lut = "off";
defparam \timer|Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \timer|clkTimer_div[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[1] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \timer|Add2~89 (
// Equation(s):
// \timer|Add2~89_sumout  = SUM(( \timer|clkTimer_div [2] ) + ( GND ) + ( \timer|Add2~70  ))
// \timer|Add2~90  = CARRY(( \timer|clkTimer_div [2] ) + ( GND ) + ( \timer|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~89_sumout ),
	.cout(\timer|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~89 .extended_lut = "off";
defparam \timer|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \timer|clkTimer_div[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[2] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \timer|Add2~85 (
// Equation(s):
// \timer|Add2~85_sumout  = SUM(( \timer|clkTimer_div[3]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~90  ))
// \timer|Add2~86  = CARRY(( \timer|clkTimer_div[3]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~85_sumout ),
	.cout(\timer|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~85 .extended_lut = "off";
defparam \timer|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \timer|clkTimer_div[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[3]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \timer|Add2~81 (
// Equation(s):
// \timer|Add2~81_sumout  = SUM(( \timer|clkTimer_div [4] ) + ( GND ) + ( \timer|Add2~86  ))
// \timer|Add2~82  = CARRY(( \timer|clkTimer_div [4] ) + ( GND ) + ( \timer|Add2~86  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~81_sumout ),
	.cout(\timer|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~81 .extended_lut = "off";
defparam \timer|Add2~81 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \timer|clkTimer_div[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[4] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \timer|Add2~77 (
// Equation(s):
// \timer|Add2~77_sumout  = SUM(( \timer|clkTimer_div[5]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~82  ))
// \timer|Add2~78  = CARRY(( \timer|clkTimer_div[5]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~77_sumout ),
	.cout(\timer|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~77 .extended_lut = "off";
defparam \timer|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \timer|clkTimer_div[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[5]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \timer|Add2~65 (
// Equation(s):
// \timer|Add2~65_sumout  = SUM(( \timer|clkTimer_div [6] ) + ( GND ) + ( \timer|Add2~78  ))
// \timer|Add2~66  = CARRY(( \timer|clkTimer_div [6] ) + ( GND ) + ( \timer|Add2~78  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~65_sumout ),
	.cout(\timer|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~65 .extended_lut = "off";
defparam \timer|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \timer|clkTimer_div[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[6] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \timer|Add2~61 (
// Equation(s):
// \timer|Add2~61_sumout  = SUM(( \timer|clkTimer_div [7] ) + ( GND ) + ( \timer|Add2~66  ))
// \timer|Add2~62  = CARRY(( \timer|clkTimer_div [7] ) + ( GND ) + ( \timer|Add2~66  ))

	.dataa(!\timer|clkTimer_div [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~61_sumout ),
	.cout(\timer|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~61 .extended_lut = "off";
defparam \timer|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N23
dffeas \timer|clkTimer_div[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[7] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \timer|Add2~57 (
// Equation(s):
// \timer|Add2~57_sumout  = SUM(( \timer|clkTimer_div [8] ) + ( GND ) + ( \timer|Add2~62  ))
// \timer|Add2~58  = CARRY(( \timer|clkTimer_div [8] ) + ( GND ) + ( \timer|Add2~62  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~57_sumout ),
	.cout(\timer|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~57 .extended_lut = "off";
defparam \timer|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \timer|clkTimer_div[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[8] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \timer|Add2~97 (
// Equation(s):
// \timer|Add2~97_sumout  = SUM(( \timer|clkTimer_div [9] ) + ( GND ) + ( \timer|Add2~58  ))
// \timer|Add2~98  = CARRY(( \timer|clkTimer_div [9] ) + ( GND ) + ( \timer|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~97_sumout ),
	.cout(\timer|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~97 .extended_lut = "off";
defparam \timer|Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N28
dffeas \timer|clkTimer_div[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[9] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \timer|Add2~93 (
// Equation(s):
// \timer|Add2~93_sumout  = SUM(( \timer|clkTimer_div [10] ) + ( GND ) + ( \timer|Add2~98  ))
// \timer|Add2~94  = CARRY(( \timer|clkTimer_div [10] ) + ( GND ) + ( \timer|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~93_sumout ),
	.cout(\timer|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~93 .extended_lut = "off";
defparam \timer|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \timer|clkTimer_div[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[10] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \timer|Add2~113 (
// Equation(s):
// \timer|Add2~113_sumout  = SUM(( \timer|clkTimer_div [11] ) + ( GND ) + ( \timer|Add2~94  ))
// \timer|Add2~114  = CARRY(( \timer|clkTimer_div [11] ) + ( GND ) + ( \timer|Add2~94  ))

	.dataa(!\timer|clkTimer_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~113_sumout ),
	.cout(\timer|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~113 .extended_lut = "off";
defparam \timer|Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N35
dffeas \timer|clkTimer_div[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[11] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \timer|Add2~109 (
// Equation(s):
// \timer|Add2~109_sumout  = SUM(( \timer|clkTimer_div [12] ) + ( GND ) + ( \timer|Add2~114  ))
// \timer|Add2~110  = CARRY(( \timer|clkTimer_div [12] ) + ( GND ) + ( \timer|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~109_sumout ),
	.cout(\timer|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~109 .extended_lut = "off";
defparam \timer|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \timer|clkTimer_div[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[12] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \timer|Add2~105 (
// Equation(s):
// \timer|Add2~105_sumout  = SUM(( \timer|clkTimer_div [13] ) + ( GND ) + ( \timer|Add2~110  ))
// \timer|Add2~106  = CARRY(( \timer|clkTimer_div [13] ) + ( GND ) + ( \timer|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~105_sumout ),
	.cout(\timer|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~105 .extended_lut = "off";
defparam \timer|Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N40
dffeas \timer|clkTimer_div[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[13] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \timer|Add2~101 (
// Equation(s):
// \timer|Add2~101_sumout  = SUM(( \timer|clkTimer_div [14] ) + ( GND ) + ( \timer|Add2~106  ))
// \timer|Add2~102  = CARRY(( \timer|clkTimer_div [14] ) + ( GND ) + ( \timer|Add2~106  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~101_sumout ),
	.cout(\timer|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~101 .extended_lut = "off";
defparam \timer|Add2~101 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N43
dffeas \timer|clkTimer_div[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[14] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \timer|Add2~125 (
// Equation(s):
// \timer|Add2~125_sumout  = SUM(( \timer|clkTimer_div [15] ) + ( GND ) + ( \timer|Add2~102  ))
// \timer|Add2~126  = CARRY(( \timer|clkTimer_div [15] ) + ( GND ) + ( \timer|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~125_sumout ),
	.cout(\timer|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~125 .extended_lut = "off";
defparam \timer|Add2~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N47
dffeas \timer|clkTimer_div[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[15] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \timer|Add2~121 (
// Equation(s):
// \timer|Add2~121_sumout  = SUM(( \timer|clkTimer_div [16] ) + ( GND ) + ( \timer|Add2~126  ))
// \timer|Add2~122  = CARRY(( \timer|clkTimer_div [16] ) + ( GND ) + ( \timer|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~121_sumout ),
	.cout(\timer|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~121 .extended_lut = "off";
defparam \timer|Add2~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \timer|clkTimer_div[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[16] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \timer|Add2~117 (
// Equation(s):
// \timer|Add2~117_sumout  = SUM(( \timer|clkTimer_div [17] ) + ( GND ) + ( \timer|Add2~122  ))
// \timer|Add2~118  = CARRY(( \timer|clkTimer_div [17] ) + ( GND ) + ( \timer|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~117_sumout ),
	.cout(\timer|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~117 .extended_lut = "off";
defparam \timer|Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \timer|clkTimer_div[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[17] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \timer|Add2~53 (
// Equation(s):
// \timer|Add2~53_sumout  = SUM(( \timer|clkTimer_div [18] ) + ( GND ) + ( \timer|Add2~118  ))
// \timer|Add2~54  = CARRY(( \timer|clkTimer_div [18] ) + ( GND ) + ( \timer|Add2~118  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~53_sumout ),
	.cout(\timer|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~53 .extended_lut = "off";
defparam \timer|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N55
dffeas \timer|clkTimer_div[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[18] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \timer|Add2~49 (
// Equation(s):
// \timer|Add2~49_sumout  = SUM(( \timer|clkTimer_div [19] ) + ( GND ) + ( \timer|Add2~54  ))
// \timer|Add2~50  = CARRY(( \timer|clkTimer_div [19] ) + ( GND ) + ( \timer|Add2~54  ))

	.dataa(!\timer|clkTimer_div [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~49_sumout ),
	.cout(\timer|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~49 .extended_lut = "off";
defparam \timer|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N58
dffeas \timer|clkTimer_div[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[19] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \timer|Add2~45 (
// Equation(s):
// \timer|Add2~45_sumout  = SUM(( \timer|clkTimer_div [20] ) + ( GND ) + ( \timer|Add2~50  ))
// \timer|Add2~46  = CARRY(( \timer|clkTimer_div [20] ) + ( GND ) + ( \timer|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~45_sumout ),
	.cout(\timer|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~45 .extended_lut = "off";
defparam \timer|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N2
dffeas \timer|clkTimer_div[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[20] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \timer|Add2~41 (
// Equation(s):
// \timer|Add2~41_sumout  = SUM(( \timer|clkTimer_div [21] ) + ( GND ) + ( \timer|Add2~46  ))
// \timer|Add2~42  = CARRY(( \timer|clkTimer_div [21] ) + ( GND ) + ( \timer|Add2~46  ))

	.dataa(!\timer|clkTimer_div [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~41_sumout ),
	.cout(\timer|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~41 .extended_lut = "off";
defparam \timer|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \timer|clkTimer_div[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[21] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \timer|Add2~37 (
// Equation(s):
// \timer|Add2~37_sumout  = SUM(( \timer|clkTimer_div [22] ) + ( GND ) + ( \timer|Add2~42  ))
// \timer|Add2~38  = CARRY(( \timer|clkTimer_div [22] ) + ( GND ) + ( \timer|Add2~42  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~37_sumout ),
	.cout(\timer|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~37 .extended_lut = "off";
defparam \timer|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \timer|clkTimer_div[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[22] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \timer|Add2~33 (
// Equation(s):
// \timer|Add2~33_sumout  = SUM(( \timer|clkTimer_div[23]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~38  ))
// \timer|Add2~34  = CARRY(( \timer|clkTimer_div[23]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~33_sumout ),
	.cout(\timer|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~33 .extended_lut = "off";
defparam \timer|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \timer|clkTimer_div[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[23]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \timer|Add2~29 (
// Equation(s):
// \timer|Add2~29_sumout  = SUM(( \timer|clkTimer_div [24] ) + ( GND ) + ( \timer|Add2~34  ))
// \timer|Add2~30  = CARRY(( \timer|clkTimer_div [24] ) + ( GND ) + ( \timer|Add2~34  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~29_sumout ),
	.cout(\timer|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~29 .extended_lut = "off";
defparam \timer|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \timer|clkTimer_div[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[24] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \timer|Add2~25 (
// Equation(s):
// \timer|Add2~25_sumout  = SUM(( \timer|clkTimer_div[25]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~30  ))
// \timer|Add2~26  = CARRY(( \timer|clkTimer_div[25]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~25_sumout ),
	.cout(\timer|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~25 .extended_lut = "off";
defparam \timer|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N16
dffeas \timer|clkTimer_div[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[25]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \timer|Add2~21 (
// Equation(s):
// \timer|Add2~21_sumout  = SUM(( \timer|clkTimer_div [26] ) + ( GND ) + ( \timer|Add2~26  ))
// \timer|Add2~22  = CARRY(( \timer|clkTimer_div [26] ) + ( GND ) + ( \timer|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~21_sumout ),
	.cout(\timer|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~21 .extended_lut = "off";
defparam \timer|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N20
dffeas \timer|clkTimer_div[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[26] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb \timer|Add2~17 (
// Equation(s):
// \timer|Add2~17_sumout  = SUM(( \timer|clkTimer_div [27] ) + ( GND ) + ( \timer|Add2~22  ))
// \timer|Add2~18  = CARRY(( \timer|clkTimer_div [27] ) + ( GND ) + ( \timer|Add2~22  ))

	.dataa(!\timer|clkTimer_div [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~17_sumout ),
	.cout(\timer|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~17 .extended_lut = "off";
defparam \timer|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \timer|clkTimer_div[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[27] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \timer|Add2~13 (
// Equation(s):
// \timer|Add2~13_sumout  = SUM(( \timer|clkTimer_div [28] ) + ( GND ) + ( \timer|Add2~18  ))
// \timer|Add2~14  = CARRY(( \timer|clkTimer_div [28] ) + ( GND ) + ( \timer|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~13_sumout ),
	.cout(\timer|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~13 .extended_lut = "off";
defparam \timer|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \timer|clkTimer_div[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[28] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \timer|Add2~9 (
// Equation(s):
// \timer|Add2~9_sumout  = SUM(( \timer|clkTimer_div [29] ) + ( GND ) + ( \timer|Add2~14  ))
// \timer|Add2~10  = CARRY(( \timer|clkTimer_div [29] ) + ( GND ) + ( \timer|Add2~14  ))

	.dataa(!\timer|clkTimer_div [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~9_sumout ),
	.cout(\timer|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~9 .extended_lut = "off";
defparam \timer|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \timer|clkTimer_div[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[29] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \timer|Add2~5 (
// Equation(s):
// \timer|Add2~5_sumout  = SUM(( \timer|clkTimer_div [30] ) + ( GND ) + ( \timer|Add2~10  ))
// \timer|Add2~6  = CARRY(( \timer|clkTimer_div [30] ) + ( GND ) + ( \timer|Add2~10  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~5_sumout ),
	.cout(\timer|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~5 .extended_lut = "off";
defparam \timer|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \timer|clkTimer_div[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[30] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \timer|Add2~1 (
// Equation(s):
// \timer|Add2~1_sumout  = SUM(( \timer|clkTimer_div [31] ) + ( GND ) + ( \timer|Add2~6  ))

	.dataa(!\timer|clkTimer_div [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~1 .extended_lut = "off";
defparam \timer|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N35
dffeas \timer|clkTimer_div[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[31] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \timer|LessThan0~0 (
// Equation(s):
// \timer|LessThan0~0_combout  = ( !\timer|clkTimer_div [27] & ( !\timer|clkTimer_div [26] & ( (!\timer|clkTimer_div [28] & (!\timer|clkTimer_div [30] & (!\timer|clkTimer_div [31] & !\timer|clkTimer_div [29]))) ) ) )

	.dataa(!\timer|clkTimer_div [28]),
	.datab(!\timer|clkTimer_div [30]),
	.datac(!\timer|clkTimer_div [31]),
	.datad(!\timer|clkTimer_div [29]),
	.datae(!\timer|clkTimer_div [27]),
	.dataf(!\timer|clkTimer_div [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~0 .extended_lut = "off";
defparam \timer|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \timer|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \timer|LessThan0~2 (
// Equation(s):
// \timer|LessThan0~2_combout  = ( \timer|clkTimer_div [19] & ( (!\timer|clkTimer_div [20] & (!\timer|clkTimer_div [22] & !\timer|clkTimer_div [21])) ) ) # ( !\timer|clkTimer_div [19] & ( (!\timer|clkTimer_div [22] & (!\timer|clkTimer_div [21] & 
// ((!\timer|clkTimer_div [20]) # (!\timer|clkTimer_div [18])))) ) )

	.dataa(!\timer|clkTimer_div [20]),
	.datab(!\timer|clkTimer_div [22]),
	.datac(!\timer|clkTimer_div [18]),
	.datad(!\timer|clkTimer_div [21]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~2 .extended_lut = "off";
defparam \timer|LessThan0~2 .lut_mask = 64'hC800C80088008800;
defparam \timer|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N46
dffeas \timer|clkTimer_div[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[15]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \timer|clkTimer_div[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[16]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \timer|LessThan0~7 (
// Equation(s):
// \timer|LessThan0~7_combout  = ( \timer|clkTimer_div[16]~DUPLICATE_q  & ( (\timer|clkTimer_div[15]~DUPLICATE_q  & (\timer|clkTimer_div [17] & \timer|clkTimer_div [20])) ) )

	.dataa(!\timer|clkTimer_div[15]~DUPLICATE_q ),
	.datab(!\timer|clkTimer_div [17]),
	.datac(!\timer|clkTimer_div [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~7 .extended_lut = "off";
defparam \timer|LessThan0~7 .lut_mask = 64'h0000000001010101;
defparam \timer|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N22
dffeas \timer|clkTimer_div[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[7]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N16
dffeas \timer|clkTimer_div[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[5] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \timer|clkTimer_div[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[4]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N10
dffeas \timer|clkTimer_div[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[3] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N30
cyclonev_lcell_comb \timer|LessThan0~3 (
// Equation(s):
// \timer|LessThan0~3_combout  = ( \timer|clkTimer_div [3] & ( (\timer|clkTimer_div [5] & (\timer|clkTimer_div [2] & \timer|clkTimer_div[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [5]),
	.datac(!\timer|clkTimer_div [2]),
	.datad(!\timer|clkTimer_div[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~3 .extended_lut = "off";
defparam \timer|LessThan0~3 .lut_mask = 64'h0000000000030003;
defparam \timer|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N6
cyclonev_lcell_comb \timer|LessThan0~4 (
// Equation(s):
// \timer|LessThan0~4_combout  = ( \timer|clkTimer_div[7]~DUPLICATE_q  & ( \timer|LessThan0~3_combout  & ( (!\timer|clkTimer_div [6]) # ((!\timer|clkTimer_div [1]) # (!\timer|clkTimer_div [0])) ) ) ) # ( !\timer|clkTimer_div[7]~DUPLICATE_q  & ( 
// \timer|LessThan0~3_combout  ) ) # ( \timer|clkTimer_div[7]~DUPLICATE_q  & ( !\timer|LessThan0~3_combout  ) ) # ( !\timer|clkTimer_div[7]~DUPLICATE_q  & ( !\timer|LessThan0~3_combout  ) )

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [6]),
	.datac(!\timer|clkTimer_div [1]),
	.datad(!\timer|clkTimer_div [0]),
	.datae(!\timer|clkTimer_div[7]~DUPLICATE_q ),
	.dataf(!\timer|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~4 .extended_lut = "off";
defparam \timer|LessThan0~4 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \timer|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N37
dffeas \timer|clkTimer_div[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[12]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \timer|clkTimer_div[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[11]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N33
cyclonev_lcell_comb \timer|LessThan0~5 (
// Equation(s):
// \timer|LessThan0~5_combout  = ( !\timer|clkTimer_div [14] & ( (!\timer|clkTimer_div [13] & (!\timer|clkTimer_div[12]~DUPLICATE_q  & !\timer|clkTimer_div[11]~DUPLICATE_q )) ) )

	.dataa(!\timer|clkTimer_div [13]),
	.datab(gnd),
	.datac(!\timer|clkTimer_div[12]~DUPLICATE_q ),
	.datad(!\timer|clkTimer_div[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~5 .extended_lut = "off";
defparam \timer|LessThan0~5 .lut_mask = 64'hA000A00000000000;
defparam \timer|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N42
cyclonev_lcell_comb \timer|LessThan0~6 (
// Equation(s):
// \timer|LessThan0~6_combout  = ( \timer|clkTimer_div [9] & ( \timer|LessThan0~5_combout  & ( (!\timer|clkTimer_div [10]) # ((!\timer|clkTimer_div [8] & \timer|LessThan0~4_combout )) ) ) ) # ( !\timer|clkTimer_div [9] & ( \timer|LessThan0~5_combout  ) )

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [8]),
	.datac(!\timer|clkTimer_div [10]),
	.datad(!\timer|LessThan0~4_combout ),
	.datae(!\timer|clkTimer_div [9]),
	.dataf(!\timer|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~6 .extended_lut = "off";
defparam \timer|LessThan0~6 .lut_mask = 64'h00000000FFFFF0FC;
defparam \timer|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N10
dffeas \timer|clkTimer_div[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[23] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \timer|clkTimer_div[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[25] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \timer|LessThan0~1 (
// Equation(s):
// \timer|LessThan0~1_combout  = ( \timer|clkTimer_div [24] & ( (!\timer|clkTimer_div [23]) # (!\timer|clkTimer_div [25]) ) ) # ( !\timer|clkTimer_div [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [23]),
	.datad(!\timer|clkTimer_div [25]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~1 .extended_lut = "off";
defparam \timer|LessThan0~1 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \timer|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \timer|LessThan0~8 (
// Equation(s):
// \timer|LessThan0~8_combout  = ( \timer|LessThan0~1_combout  & ( !\timer|LessThan0~0_combout  ) ) # ( !\timer|LessThan0~1_combout  & ( (!\timer|LessThan0~0_combout ) # ((!\timer|LessThan0~2_combout ) # ((\timer|LessThan0~7_combout  & 
// !\timer|LessThan0~6_combout ))) ) )

	.dataa(!\timer|LessThan0~0_combout ),
	.datab(!\timer|LessThan0~2_combout ),
	.datac(!\timer|LessThan0~7_combout ),
	.datad(!\timer|LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\timer|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~8 .extended_lut = "off";
defparam \timer|LessThan0~8 .lut_mask = 64'hEFEEEFEEAAAAAAAA;
defparam \timer|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \timer|cnt~0 (
// Equation(s):
// \timer|cnt~0_combout  = ( \timer|wrCtl~combout  & ( \timer|LessThan0~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\timer|wrCtl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~0 .extended_lut = "off";
defparam \timer|cnt~0 .lut_mask = 64'h0000000000FF00FF;
defparam \timer|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \timer|cnt~32 (
// Equation(s):
// \timer|cnt~32_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|cnt[14]~DUPLICATE_q  & \timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & (\dbus[14]~80_combout ))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|Add1~97_sumout  & (((!\timer|atLim~combout  & \timer|lim[0]~1_combout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[14]~80_combout )))) ) )

	.dataa(!\timer|Add1~97_sumout ),
	.datab(!\dbus[14]~80_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt[14]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~32 .extended_lut = "on";
defparam \timer|cnt~32 .lut_mask = 64'h000F005033333333;
defparam \timer|cnt~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \timer|cnt[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N45
cyclonev_lcell_comb \dbus[14]~79 (
// Equation(s):
// \dbus[14]~79_combout  = ( \timer|lim [14] & ( \timer|cnt[14]~DUPLICATE_q  & ( \dbus[2]~4_combout  ) ) ) # ( !\timer|lim [14] & ( \timer|cnt[14]~DUPLICATE_q  & ( (\dbus[8]~5_combout  & \dbus[2]~4_combout ) ) ) ) # ( \timer|lim [14] & ( 
// !\timer|cnt[14]~DUPLICATE_q  & ( (!\dbus[8]~5_combout  & \dbus[2]~4_combout ) ) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(gnd),
	.datae(!\timer|lim [14]),
	.dataf(!\timer|cnt[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~79 .extended_lut = "off";
defparam \dbus[14]~79 .lut_mask = 64'h00000A0A05050F0F;
defparam \dbus[14]~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~80_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~80_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF032E00E40E54608310B5D2FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N12
cyclonev_lcell_comb \dbus[14]~78 (
// Equation(s):
// \dbus[14]~78_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & !\dbus~1_combout ) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & !\dbus~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~78 .extended_lut = "off";
defparam \dbus[14]~78 .lut_mask = 64'h00003030F0F03030;
defparam \dbus[14]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \dbus[14]~80 (
// Equation(s):
// \dbus[14]~80_combout  = ( \dbus[14]~79_combout  & ( \dbus[14]~78_combout  ) ) # ( !\dbus[14]~79_combout  & ( \dbus[14]~78_combout  ) ) # ( \dbus[14]~79_combout  & ( !\dbus[14]~78_combout  ) ) # ( !\dbus[14]~79_combout  & ( !\dbus[14]~78_combout  & ( 
// (wmemval_M[14] & \wrmem_M~q ) ) ) )

	.dataa(!wmemval_M[14]),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!\dbus[14]~79_combout ),
	.dataf(!\dbus[14]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~80 .extended_lut = "off";
defparam \dbus[14]~80 .lut_mask = 64'h0505FFFFFFFFFFFF;
defparam \dbus[14]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \pcplus_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14] .is_wysiwyg = "true";
defparam \pcplus_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \wregval_M[14]~57 (
// Equation(s):
// \wregval_M[14]~57_combout  = ( pcplus_M[14] & ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[14]) ) ) ) # ( !pcplus_M[14] & ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[14]) ) ) ) # ( pcplus_M[14] & ( !\selmemout_M~q  & ( (!\selaluout_M~q  & 
// ((\selpcplus_M~q ))) # (\selaluout_M~q  & (aluout_M[14])) ) ) ) # ( !pcplus_M[14] & ( !\selmemout_M~q  & ( (aluout_M[14] & \selaluout_M~q ) ) ) )

	.dataa(!aluout_M[14]),
	.datab(!\selpcplus_M~q ),
	.datac(!\selaluout_M~q ),
	.datad(gnd),
	.datae(!pcplus_M[14]),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~57 .extended_lut = "off";
defparam \wregval_M[14]~57 .lut_mask = 64'h05053535F5F5F5F5;
defparam \wregval_M[14]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \wregval_M[14]~58 (
// Equation(s):
// \wregval_M[14]~58_combout  = ( \wregval_M[10]~3_combout  & ( \wregval_M[14]~57_combout  & ( ((!\wregval_M[29]~2_combout ) # ((\dbus[14]~80_combout  & \wregval_M[25]~1_combout ))) # (HexOut[14]) ) ) ) # ( !\wregval_M[10]~3_combout  & ( 
// \wregval_M[14]~57_combout  & ( (!\wregval_M[29]~2_combout ) # ((\dbus[14]~80_combout  & \wregval_M[25]~1_combout )) ) ) )

	.dataa(!HexOut[14]),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\dbus[14]~80_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(!\wregval_M[10]~3_combout ),
	.dataf(!\wregval_M[14]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~58 .extended_lut = "off";
defparam \wregval_M[14]~58 .lut_mask = 64'h00000000CCCFDDDF;
defparam \wregval_M[14]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N39
cyclonev_lcell_comb \regs~1710feeder (
// Equation(s):
// \regs~1710feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1710feeder .extended_lut = "off";
defparam \regs~1710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N41
dffeas \regs~1710 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1710 .is_wysiwyg = "true";
defparam \regs~1710 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \regs~1774 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1774 .is_wysiwyg = "true";
defparam \regs~1774 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N58
dffeas \regs~1742 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1742 .is_wysiwyg = "true";
defparam \regs~1742 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \regs~1646 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1646 .is_wysiwyg = "true";
defparam \regs~1646 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N57
cyclonev_lcell_comb \regs~1582feeder (
// Equation(s):
// \regs~1582feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1582feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1582feeder .extended_lut = "off";
defparam \regs~1582feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1582feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \regs~1582 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1582feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1582 .is_wysiwyg = "true";
defparam \regs~1582 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \regs~1614feeder (
// Equation(s):
// \regs~1614feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1614feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1614feeder .extended_lut = "off";
defparam \regs~1614feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1614feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N43
dffeas \regs~1614DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1614DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1614DUPLICATE .is_wysiwyg = "true";
defparam \regs~1614DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N46
dffeas \regs~1550DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1550DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1550DUPLICATE .is_wysiwyg = "true";
defparam \regs~1550DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \regs~3196 (
// Equation(s):
// \regs~3196_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1550DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1582_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1614DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1646_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1646_q ),
	.datab(!\regs~1582_q ),
	.datac(!\regs~1614DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1550DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3196 .extended_lut = "on";
defparam \regs~3196 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \regs~1678feeder (
// Equation(s):
// \regs~1678feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1678feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1678feeder .extended_lut = "off";
defparam \regs~1678feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1678feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \regs~1678 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1678 .is_wysiwyg = "true";
defparam \regs~1678 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \regs~2610 (
// Equation(s):
// \regs~2610_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3196_combout )))) # (\imem~23_combout  & ((!\regs~3196_combout  & ((\regs~1678_q ))) # (\regs~3196_combout  & (\regs~1710_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3196_combout )))) # (\imem~23_combout  & ((!\regs~3196_combout  & ((\regs~1742_q ))) # (\regs~3196_combout  & (\regs~1774_q ))))) ) )

	.dataa(!\regs~1710_q ),
	.datab(!\regs~1774_q ),
	.datac(!\regs~1742_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3196_combout ),
	.datag(!\regs~1678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2610 .extended_lut = "on";
defparam \regs~2610 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N56
dffeas \regs~238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~238 .is_wysiwyg = "true";
defparam \regs~238 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \regs~174feeder (
// Equation(s):
// \regs~174feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~174feeder .extended_lut = "off";
defparam \regs~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N25
dffeas \regs~174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~174 .is_wysiwyg = "true";
defparam \regs~174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \regs~206feeder (
// Equation(s):
// \regs~206feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~206feeder .extended_lut = "off";
defparam \regs~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \regs~206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~206 .is_wysiwyg = "true";
defparam \regs~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N53
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \regs~110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~110 .is_wysiwyg = "true";
defparam \regs~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \regs~78feeder (
// Equation(s):
// \regs~78feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~78feeder .extended_lut = "off";
defparam \regs~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \regs~78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~78 .is_wysiwyg = "true";
defparam \regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N28
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \regs~3184 (
// Equation(s):
// \regs~3184_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~14_q ))) # (\imem~30_combout  & (\regs~46_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~78_q ))) # (\imem~30_combout  & (\regs~110_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~46_q ),
	.datab(!\regs~110_q ),
	.datac(!\regs~78_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3184 .extended_lut = "on";
defparam \regs~3184 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N45
cyclonev_lcell_comb \regs~142feeder (
// Equation(s):
// \regs~142feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142feeder .extended_lut = "off";
defparam \regs~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \regs~142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~142 .is_wysiwyg = "true";
defparam \regs~142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \regs~2598 (
// Equation(s):
// \regs~2598_combout  = ( !\imem~26_combout  & ( ((!\regs~3184_combout  & (((\regs~142_q  & \imem~23_combout )))) # (\regs~3184_combout  & (((!\imem~23_combout )) # (\regs~174_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~3184_combout  & (((\regs~206_q  & 
// \imem~23_combout )))) # (\regs~3184_combout  & (((!\imem~23_combout )) # (\regs~238_q )))) ) )

	.dataa(!\regs~238_q ),
	.datab(!\regs~174_q ),
	.datac(!\regs~206_q ),
	.datad(!\regs~3184_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2598 .extended_lut = "on";
defparam \regs~2598 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N43
dffeas \regs~750 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~750 .is_wysiwyg = "true";
defparam \regs~750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \regs~686feeder (
// Equation(s):
// \regs~686feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~686feeder .extended_lut = "off";
defparam \regs~686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N25
dffeas \regs~686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~686 .is_wysiwyg = "true";
defparam \regs~686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \regs~718feeder (
// Equation(s):
// \regs~718feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~718feeder .extended_lut = "off";
defparam \regs~718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \regs~718 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~718 .is_wysiwyg = "true";
defparam \regs~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \regs~622 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~622 .is_wysiwyg = "true";
defparam \regs~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N59
dffeas \regs~590 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~590 .is_wysiwyg = "true";
defparam \regs~590 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \regs~558feeder (
// Equation(s):
// \regs~558feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~558feeder .extended_lut = "off";
defparam \regs~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N55
dffeas \regs~558DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~558DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~558DUPLICATE .is_wysiwyg = "true";
defparam \regs~558DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N35
dffeas \regs~526 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~526 .is_wysiwyg = "true";
defparam \regs~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \regs~3192 (
// Equation(s):
// \regs~3192_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (\regs~526_q  & (!\imem~23_combout ))) # (\imem~30_combout  & (((\regs~558DUPLICATE_q ) # (\imem~23_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~590_q  & 
// (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~622_q ))) ) )

	.dataa(!\regs~622_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~590_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~558DUPLICATE_q ),
	.datag(!\regs~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3192 .extended_lut = "on";
defparam \regs~3192 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \regs~654feeder (
// Equation(s):
// \regs~654feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~654feeder .extended_lut = "off";
defparam \regs~654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \regs~654 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~654 .is_wysiwyg = "true";
defparam \regs~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \regs~2606 (
// Equation(s):
// \regs~2606_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3192_combout )))) # (\imem~23_combout  & ((!\regs~3192_combout  & ((\regs~654_q ))) # (\regs~3192_combout  & (\regs~686_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3192_combout )))) # (\imem~23_combout  & ((!\regs~3192_combout  & ((\regs~718_q ))) # (\regs~3192_combout  & (\regs~750_q ))))) ) )

	.dataa(!\regs~750_q ),
	.datab(!\regs~686_q ),
	.datac(!\regs~718_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3192_combout ),
	.datag(!\regs~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2606 .extended_lut = "on";
defparam \regs~2606 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \regs~1262 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1262 .is_wysiwyg = "true";
defparam \regs~1262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \regs~1198feeder (
// Equation(s):
// \regs~1198feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1198feeder .extended_lut = "off";
defparam \regs~1198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N50
dffeas \regs~1198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1198 .is_wysiwyg = "true";
defparam \regs~1198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N39
cyclonev_lcell_comb \regs~1230feeder (
// Equation(s):
// \regs~1230feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1230feeder .extended_lut = "off";
defparam \regs~1230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N41
dffeas \regs~1230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1230 .is_wysiwyg = "true";
defparam \regs~1230 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \regs~1070feeder (
// Equation(s):
// \regs~1070feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1070feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1070feeder .extended_lut = "off";
defparam \regs~1070feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1070feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \regs~1070DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1070feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1070DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1070DUPLICATE .is_wysiwyg = "true";
defparam \regs~1070DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \regs~1102feeder (
// Equation(s):
// \regs~1102feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1102feeder .extended_lut = "off";
defparam \regs~1102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \regs~1102DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1102DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1102DUPLICATE .is_wysiwyg = "true";
defparam \regs~1102DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \regs~1134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1134 .is_wysiwyg = "true";
defparam \regs~1134 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N10
dffeas \regs~1038 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1038 .is_wysiwyg = "true";
defparam \regs~1038 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \regs~3188 (
// Equation(s):
// \regs~3188_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1038_q ))) # (\imem~30_combout  & (\regs~1070DUPLICATE_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1102DUPLICATE_q )) # (\imem~30_combout  & ((\regs~1134_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1070DUPLICATE_q ),
	.datac(!\regs~1102DUPLICATE_q ),
	.datad(!\regs~1134_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1038_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3188 .extended_lut = "on";
defparam \regs~3188 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \regs~1166feeder (
// Equation(s):
// \regs~1166feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1166feeder .extended_lut = "off";
defparam \regs~1166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N34
dffeas \regs~1166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1166 .is_wysiwyg = "true";
defparam \regs~1166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \regs~2602 (
// Equation(s):
// \regs~2602_combout  = ( !\imem~26_combout  & ( ((!\regs~3188_combout  & (((\regs~1166_q  & \imem~23_combout )))) # (\regs~3188_combout  & (((!\imem~23_combout )) # (\regs~1198_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~3188_combout  & (((\regs~1230_q  
// & \imem~23_combout )))) # (\regs~3188_combout  & (((!\imem~23_combout )) # (\regs~1262_q )))) ) )

	.dataa(!\regs~1262_q ),
	.datab(!\regs~1198_q ),
	.datac(!\regs~1230_q ),
	.datad(!\regs~3188_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2602 .extended_lut = "on";
defparam \regs~2602 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \regs~2614 (
// Equation(s):
// \regs~2614_combout  = ( \regs~2606_combout  & ( \regs~2602_combout  & ( (!\imem~6_combout  & (((\imem~3_combout ) # (\regs~2598_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2610_combout ))) ) ) ) # ( !\regs~2606_combout  & ( 
// \regs~2602_combout  & ( (!\imem~6_combout  & (((\imem~3_combout ) # (\regs~2598_combout )))) # (\imem~6_combout  & (\regs~2610_combout  & ((\imem~3_combout )))) ) ) ) # ( \regs~2606_combout  & ( !\regs~2602_combout  & ( (!\imem~6_combout  & 
// (((\regs~2598_combout  & !\imem~3_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2610_combout ))) ) ) ) # ( !\regs~2606_combout  & ( !\regs~2602_combout  & ( (!\imem~6_combout  & (((\regs~2598_combout  & !\imem~3_combout )))) # 
// (\imem~6_combout  & (\regs~2610_combout  & ((\imem~3_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2610_combout ),
	.datac(!\regs~2598_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2606_combout ),
	.dataf(!\regs~2602_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2614 .extended_lut = "off";
defparam \regs~2614 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~2614 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \regs~2596 (
// Equation(s):
// \regs~2596_combout  = ( \regs~622_q  & ( \regs~110_q  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & (\regs~1134_q )) # (\imem~22_combout  & ((\regs~1646_q )))) ) ) ) # ( !\regs~622_q  & ( \regs~110_q  & ( (!\imem~14_combout  & (((!\imem~22_combout 
// )))) # (\imem~14_combout  & ((!\imem~22_combout  & (\regs~1134_q )) # (\imem~22_combout  & ((\regs~1646_q ))))) ) ) ) # ( \regs~622_q  & ( !\regs~110_q  & ( (!\imem~14_combout  & (((\imem~22_combout )))) # (\imem~14_combout  & ((!\imem~22_combout  & 
// (\regs~1134_q )) # (\imem~22_combout  & ((\regs~1646_q ))))) ) ) ) # ( !\regs~622_q  & ( !\regs~110_q  & ( (\imem~14_combout  & ((!\imem~22_combout  & (\regs~1134_q )) # (\imem~22_combout  & ((\regs~1646_q ))))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs~1134_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~1646_q ),
	.datae(!\regs~622_q ),
	.dataf(!\regs~110_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2596 .extended_lut = "off";
defparam \regs~2596 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \regs~2596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \regs~1550 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1550 .is_wysiwyg = "true";
defparam \regs~1550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \regs~2593 (
// Equation(s):
// \regs~2593_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1550_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1038_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~526_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~14_q  ) ) )

	.dataa(!\regs~1038_q ),
	.datab(!\regs~14_q ),
	.datac(!\regs~526_q ),
	.datad(!\regs~1550_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2593 .extended_lut = "off";
defparam \regs~2593 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \regs~558 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~558 .is_wysiwyg = "true";
defparam \regs~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N58
dffeas \regs~1070 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1070feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1070 .is_wysiwyg = "true";
defparam \regs~1070 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \regs~2594 (
// Equation(s):
// \regs~2594_combout  = ( \imem~22_combout  & ( \regs~1070_q  & ( (!\imem~14_combout  & (\regs~558_q )) # (\imem~14_combout  & ((\regs~1582_q ))) ) ) ) # ( !\imem~22_combout  & ( \regs~1070_q  & ( (\imem~14_combout ) # (\regs~46_q ) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~1070_q  & ( (!\imem~14_combout  & (\regs~558_q )) # (\imem~14_combout  & ((\regs~1582_q ))) ) ) ) # ( !\imem~22_combout  & ( !\regs~1070_q  & ( (\regs~46_q  & !\imem~14_combout ) ) ) )

	.dataa(!\regs~558_q ),
	.datab(!\regs~1582_q ),
	.datac(!\regs~46_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~1070_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2594 .extended_lut = "off";
defparam \regs~2594 .lut_mask = 64'h0F0055330FFF5533;
defparam \regs~2594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \regs~1102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1102 .is_wysiwyg = "true";
defparam \regs~1102 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \regs~1614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1614 .is_wysiwyg = "true";
defparam \regs~1614 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \regs~2595 (
// Equation(s):
// \regs~2595_combout  = ( \imem~22_combout  & ( \regs~590_q  & ( (!\imem~14_combout ) # (\regs~1614_q ) ) ) ) # ( !\imem~22_combout  & ( \regs~590_q  & ( (!\imem~14_combout  & ((\regs~78_q ))) # (\imem~14_combout  & (\regs~1102_q )) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~590_q  & ( (\regs~1614_q  & \imem~14_combout ) ) ) ) # ( !\imem~22_combout  & ( !\regs~590_q  & ( (!\imem~14_combout  & ((\regs~78_q ))) # (\imem~14_combout  & (\regs~1102_q )) ) ) )

	.dataa(!\regs~1102_q ),
	.datab(!\regs~1614_q ),
	.datac(!\regs~78_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~590_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2595 .extended_lut = "off";
defparam \regs~2595 .lut_mask = 64'h0F5500330F55FF33;
defparam \regs~2595 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \regs~2597 (
// Equation(s):
// \regs~2597_combout  = ( \regs~2594_combout  & ( \regs~2595_combout  & ( (!\imem~18_combout  & (((\regs~2593_combout ) # (\imem~13_combout )))) # (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2596_combout ))) ) ) ) # ( !\regs~2594_combout  & ( 
// \regs~2595_combout  & ( (!\imem~18_combout  & (((!\imem~13_combout  & \regs~2593_combout )))) # (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2596_combout ))) ) ) ) # ( \regs~2594_combout  & ( !\regs~2595_combout  & ( (!\imem~18_combout  & 
// (((\regs~2593_combout ) # (\imem~13_combout )))) # (\imem~18_combout  & (\regs~2596_combout  & (\imem~13_combout ))) ) ) ) # ( !\regs~2594_combout  & ( !\regs~2595_combout  & ( (!\imem~18_combout  & (((!\imem~13_combout  & \regs~2593_combout )))) # 
// (\imem~18_combout  & (\regs~2596_combout  & (\imem~13_combout ))) ) ) )

	.dataa(!\regs~2596_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~2593_combout ),
	.datae(!\regs~2594_combout ),
	.dataf(!\regs~2595_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2597 .extended_lut = "off";
defparam \regs~2597 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regs~2597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \regs~237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~237 .is_wysiwyg = "true";
defparam \regs~237 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \regs~205feeder (
// Equation(s):
// \regs~205feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~205feeder .extended_lut = "off";
defparam \regs~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \regs~205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~205 .is_wysiwyg = "true";
defparam \regs~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N58
dffeas \regs~173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~173 .is_wysiwyg = "true";
defparam \regs~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \regs~109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~109 .is_wysiwyg = "true";
defparam \regs~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N17
dffeas \regs~77 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~77 .is_wysiwyg = "true";
defparam \regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N8
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N21
cyclonev_lcell_comb \regs~13feeder (
// Equation(s):
// \regs~13feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13feeder .extended_lut = "off";
defparam \regs~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \regs~3072 (
// Equation(s):
// \regs~3072_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & (\regs~13_q )) # (\imem~30_combout  & ((\regs~45_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~77_q ))) # (\imem~30_combout  & (\regs~109_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\regs~109_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~77_q ),
	.datad(!\regs~45_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3072 .extended_lut = "on";
defparam \regs~3072 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \regs~141feeder (
// Equation(s):
// \regs~141feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~141feeder .extended_lut = "off";
defparam \regs~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N43
dffeas \regs~141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~141 .is_wysiwyg = "true";
defparam \regs~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \regs~2444 (
// Equation(s):
// \regs~2444_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3072_combout ))))) # (\imem~23_combout  & (((!\regs~3072_combout  & (\regs~141_q )) # (\regs~3072_combout  & ((\regs~173_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3072_combout ))))) # (\imem~23_combout  & (((!\regs~3072_combout  & ((\regs~205_q ))) # (\regs~3072_combout  & (\regs~237_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~237_q ),
	.datac(!\regs~205_q ),
	.datad(!\regs~173_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3072_combout ),
	.datag(!\regs~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2444 .extended_lut = "on";
defparam \regs~2444 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N13
dffeas \regs~1197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1197 .is_wysiwyg = "true";
defparam \regs~1197 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \regs~1261 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1261 .is_wysiwyg = "true";
defparam \regs~1261 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N56
dffeas \regs~1229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1229 .is_wysiwyg = "true";
defparam \regs~1229 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \regs~1069 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1069 .is_wysiwyg = "true";
defparam \regs~1069 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \regs~1101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1101 .is_wysiwyg = "true";
defparam \regs~1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \regs~1133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1133 .is_wysiwyg = "true";
defparam \regs~1133 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N37
dffeas \regs~1037 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1037 .is_wysiwyg = "true";
defparam \regs~1037 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \regs~3076 (
// Equation(s):
// \regs~3076_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((!\imem~30_combout  & (((\regs~1037_q )))) # (\imem~30_combout  & (\regs~1069_q )))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1101_q )) # (\imem~30_combout  & ((\regs~1133_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1069_q ),
	.datac(!\regs~1101_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1133_q ),
	.datag(!\regs~1037_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3076 .extended_lut = "on";
defparam \regs~3076 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~3076 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N19
dffeas \regs~1165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1165 .is_wysiwyg = "true";
defparam \regs~1165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \regs~2448 (
// Equation(s):
// \regs~2448_combout  = ( !\imem~26_combout  & ( ((!\regs~3076_combout  & (((\regs~1165_q  & \imem~23_combout )))) # (\regs~3076_combout  & (((!\imem~23_combout )) # (\regs~1197_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~3076_combout  & (((\regs~1229_q  
// & \imem~23_combout )))) # (\regs~3076_combout  & (((!\imem~23_combout )) # (\regs~1261_q )))) ) )

	.dataa(!\regs~1197_q ),
	.datab(!\regs~1261_q ),
	.datac(!\regs~1229_q ),
	.datad(!\regs~3076_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1165_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2448 .extended_lut = "on";
defparam \regs~2448 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~2448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N52
dffeas \regs~685 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~685 .is_wysiwyg = "true";
defparam \regs~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \regs~749 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~749 .is_wysiwyg = "true";
defparam \regs~749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \regs~717feeder (
// Equation(s):
// \regs~717feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~717feeder .extended_lut = "off";
defparam \regs~717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~717feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N43
dffeas \regs~717 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~717 .is_wysiwyg = "true";
defparam \regs~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \regs~621 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~621 .is_wysiwyg = "true";
defparam \regs~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \regs~589 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~589 .is_wysiwyg = "true";
defparam \regs~589 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \regs~557feeder (
// Equation(s):
// \regs~557feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~557feeder .extended_lut = "off";
defparam \regs~557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N55
dffeas \regs~557DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~557DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~557DUPLICATE .is_wysiwyg = "true";
defparam \regs~557DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N58
dffeas \regs~525 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~525 .is_wysiwyg = "true";
defparam \regs~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \regs~3080 (
// Equation(s):
// \regs~3080_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~525_q )) # (\imem~30_combout  & ((\regs~557DUPLICATE_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~589_q ))) # (\imem~30_combout  & (\regs~621_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~621_q ),
	.datac(!\regs~589_q ),
	.datad(!\regs~557DUPLICATE_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3080 .extended_lut = "on";
defparam \regs~3080 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3080 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N58
dffeas \regs~653 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~653 .is_wysiwyg = "true";
defparam \regs~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \regs~2452 (
// Equation(s):
// \regs~2452_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3080_combout )))) # (\imem~23_combout  & ((!\regs~3080_combout  & ((\regs~653_q ))) # (\regs~3080_combout  & (\regs~685_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3080_combout )))) # (\imem~23_combout  & ((!\regs~3080_combout  & ((\regs~717_q ))) # (\regs~3080_combout  & (\regs~749_q ))))) ) )

	.dataa(!\regs~685_q ),
	.datab(!\regs~749_q ),
	.datac(!\regs~717_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3080_combout ),
	.datag(!\regs~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2452 .extended_lut = "on";
defparam \regs~2452 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N20
dffeas \regs~1773 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1773 .is_wysiwyg = "true";
defparam \regs~1773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \regs~1709feeder (
// Equation(s):
// \regs~1709feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1709feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1709feeder .extended_lut = "off";
defparam \regs~1709feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1709feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N29
dffeas \regs~1709 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1709 .is_wysiwyg = "true";
defparam \regs~1709 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \regs~1741 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1741 .is_wysiwyg = "true";
defparam \regs~1741 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N53
dffeas \regs~1645 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1645 .is_wysiwyg = "true";
defparam \regs~1645 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N41
dffeas \regs~1581 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1581 .is_wysiwyg = "true";
defparam \regs~1581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \regs~1549feeder (
// Equation(s):
// \regs~1549feeder_combout  = ( \wregval_M[13]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1549feeder .extended_lut = "off";
defparam \regs~1549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N29
dffeas \regs~1549 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1549 .is_wysiwyg = "true";
defparam \regs~1549 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \regs~3084 (
// Equation(s):
// \regs~3084_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1549_q ))) # (\imem~30_combout  & (\regs~1581_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1613_q ))) # (\imem~30_combout  & (\regs~1645_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1645_q ),
	.datab(!\regs~1581_q ),
	.datac(!\regs~1613_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1549_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3084 .extended_lut = "on";
defparam \regs~3084 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N2
dffeas \regs~1677 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1677 .is_wysiwyg = "true";
defparam \regs~1677 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \regs~2456 (
// Equation(s):
// \regs~2456_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3084_combout )))) # (\imem~23_combout  & ((!\regs~3084_combout  & ((\regs~1677_q ))) # (\regs~3084_combout  & (\regs~1709_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3084_combout )))) # (\imem~23_combout  & ((!\regs~3084_combout  & ((\regs~1741_q ))) # (\regs~3084_combout  & (\regs~1773_q ))))) ) )

	.dataa(!\regs~1773_q ),
	.datab(!\regs~1709_q ),
	.datac(!\regs~1741_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3084_combout ),
	.datag(!\regs~1677_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2456 .extended_lut = "on";
defparam \regs~2456 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \regs~2460 (
// Equation(s):
// \regs~2460_combout  = ( \regs~2452_combout  & ( \regs~2456_combout  & ( ((!\imem~3_combout  & (\regs~2444_combout )) # (\imem~3_combout  & ((\regs~2448_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2452_combout  & ( \regs~2456_combout  & ( 
// (!\imem~3_combout  & (\regs~2444_combout  & ((!\imem~6_combout )))) # (\imem~3_combout  & (((\imem~6_combout ) # (\regs~2448_combout )))) ) ) ) # ( \regs~2452_combout  & ( !\regs~2456_combout  & ( (!\imem~3_combout  & (((\imem~6_combout )) # 
// (\regs~2444_combout ))) # (\imem~3_combout  & (((\regs~2448_combout  & !\imem~6_combout )))) ) ) ) # ( !\regs~2452_combout  & ( !\regs~2456_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & (\regs~2444_combout )) # (\imem~3_combout  & 
// ((\regs~2448_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2444_combout ),
	.datac(!\regs~2448_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2452_combout ),
	.dataf(!\regs~2456_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2460 .extended_lut = "off";
defparam \regs~2460 .lut_mask = 64'h270027AA275527FF;
defparam \regs~2460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N41
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N11
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \regs~107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~107 .is_wysiwyg = "true";
defparam \regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \regs~75 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~75 .is_wysiwyg = "true";
defparam \regs~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \regs~2659 (
// Equation(s):
// \regs~2659_combout  = ( \regs~75_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~43_q )) # (\imem~18_combout  & ((\regs~107_q ))) ) ) ) # ( !\regs~75_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~43_q )) # (\imem~18_combout  & 
// ((\regs~107_q ))) ) ) ) # ( \regs~75_q  & ( !\imem~13_combout  & ( (\imem~18_combout ) # (\regs~11_q ) ) ) ) # ( !\regs~75_q  & ( !\imem~13_combout  & ( (\regs~11_q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs~11_q ),
	.datab(!\regs~43_q ),
	.datac(!\regs~107_q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~75_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2659 .extended_lut = "off";
defparam \regs~2659 .lut_mask = 64'h550055FF330F330F;
defparam \regs~2659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N40
dffeas \regs~555 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~555 .is_wysiwyg = "true";
defparam \regs~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \regs~619 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~619 .is_wysiwyg = "true";
defparam \regs~619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \regs~523feeder (
// Equation(s):
// \regs~523feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~523feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~523feeder .extended_lut = "off";
defparam \regs~523feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~523feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \regs~523 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~523 .is_wysiwyg = "true";
defparam \regs~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \regs~587 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~587 .is_wysiwyg = "true";
defparam \regs~587 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \regs~2660 (
// Equation(s):
// \regs~2660_combout  = ( \regs~587_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~555_q )) # (\imem~18_combout  & ((\regs~619_q ))) ) ) ) # ( !\regs~587_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~555_q )) # (\imem~18_combout  & 
// ((\regs~619_q ))) ) ) ) # ( \regs~587_q  & ( !\imem~13_combout  & ( (\regs~523_q ) # (\imem~18_combout ) ) ) ) # ( !\regs~587_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & \regs~523_q ) ) ) )

	.dataa(!\regs~555_q ),
	.datab(!\regs~619_q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs~523_q ),
	.datae(!\regs~587_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2660 .extended_lut = "off";
defparam \regs~2660 .lut_mask = 64'h00F00FFF53535353;
defparam \regs~2660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \regs~1099 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1099 .is_wysiwyg = "true";
defparam \regs~1099 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N49
dffeas \regs~1035 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1035 .is_wysiwyg = "true";
defparam \regs~1035 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \regs~1067 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1067 .is_wysiwyg = "true";
defparam \regs~1067 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \regs~1131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1131 .is_wysiwyg = "true";
defparam \regs~1131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \regs~2661 (
// Equation(s):
// \regs~2661_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1131_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1099_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1067_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1035_q  ) ) )

	.dataa(!\regs~1099_q ),
	.datab(!\regs~1035_q ),
	.datac(!\regs~1067_q ),
	.datad(!\regs~1131_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2661 .extended_lut = "off";
defparam \regs~2661 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \regs~1643 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1643 .is_wysiwyg = "true";
defparam \regs~1643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \regs~1611feeder (
// Equation(s):
// \regs~1611feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1611feeder .extended_lut = "off";
defparam \regs~1611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N32
dffeas \regs~1611 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1611 .is_wysiwyg = "true";
defparam \regs~1611 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \regs~1579feeder (
// Equation(s):
// \regs~1579feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1579feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1579feeder .extended_lut = "off";
defparam \regs~1579feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1579feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N55
dffeas \regs~1579 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1579 .is_wysiwyg = "true";
defparam \regs~1579 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \regs~1547 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1547 .is_wysiwyg = "true";
defparam \regs~1547 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \regs~2662 (
// Equation(s):
// \regs~2662_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~1643_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~1579_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~1611_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~1547_q  ) ) )

	.dataa(!\regs~1643_q ),
	.datab(!\regs~1611_q ),
	.datac(!\regs~1579_q ),
	.datad(!\regs~1547_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2662 .extended_lut = "off";
defparam \regs~2662 .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~2662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \regs~2663 (
// Equation(s):
// \regs~2663_combout  = ( \regs~2661_combout  & ( \regs~2662_combout  & ( ((!\imem~22_combout  & (\regs~2659_combout )) # (\imem~22_combout  & ((\regs~2660_combout )))) # (\imem~14_combout ) ) ) ) # ( !\regs~2661_combout  & ( \regs~2662_combout  & ( 
// (!\imem~22_combout  & (!\imem~14_combout  & (\regs~2659_combout ))) # (\imem~22_combout  & (((\regs~2660_combout )) # (\imem~14_combout ))) ) ) ) # ( \regs~2661_combout  & ( !\regs~2662_combout  & ( (!\imem~22_combout  & (((\regs~2659_combout )) # 
// (\imem~14_combout ))) # (\imem~22_combout  & (!\imem~14_combout  & ((\regs~2660_combout )))) ) ) ) # ( !\regs~2661_combout  & ( !\regs~2662_combout  & ( (!\imem~14_combout  & ((!\imem~22_combout  & (\regs~2659_combout )) # (\imem~22_combout  & 
// ((\regs~2660_combout ))))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~2659_combout ),
	.datad(!\regs~2660_combout ),
	.datae(!\regs~2661_combout ),
	.dataf(!\regs~2662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2663 .extended_lut = "off";
defparam \regs~2663 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regs~2663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \regs~554 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~554 .is_wysiwyg = "true";
defparam \regs~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \regs~1578 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1578 .is_wysiwyg = "true";
defparam \regs~1578 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \regs~1066 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1066 .is_wysiwyg = "true";
defparam \regs~1066 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \regs~42feeder (
// Equation(s):
// \regs~42feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42feeder .extended_lut = "off";
defparam \regs~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N49
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \regs~2638 (
// Equation(s):
// \regs~2638_combout  = ( \regs~1066_q  & ( \regs~42_q  & ( (!\imem~22_combout ) # ((!\imem~14_combout  & (\regs~554_q )) # (\imem~14_combout  & ((\regs~1578_q )))) ) ) ) # ( !\regs~1066_q  & ( \regs~42_q  & ( (!\imem~22_combout  & (((!\imem~14_combout )))) 
// # (\imem~22_combout  & ((!\imem~14_combout  & (\regs~554_q )) # (\imem~14_combout  & ((\regs~1578_q ))))) ) ) ) # ( \regs~1066_q  & ( !\regs~42_q  & ( (!\imem~22_combout  & (((\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & 
// (\regs~554_q )) # (\imem~14_combout  & ((\regs~1578_q ))))) ) ) ) # ( !\regs~1066_q  & ( !\regs~42_q  & ( (\imem~22_combout  & ((!\imem~14_combout  & (\regs~554_q )) # (\imem~14_combout  & ((\regs~1578_q ))))) ) ) )

	.dataa(!\regs~554_q ),
	.datab(!\regs~1578_q ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~1066_q ),
	.dataf(!\regs~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2638 .extended_lut = "off";
defparam \regs~2638 .lut_mask = 64'h050305F3F503F5F3;
defparam \regs~2638 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \regs~1642feeder (
// Equation(s):
// \regs~1642feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1642feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1642feeder .extended_lut = "off";
defparam \regs~1642feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1642feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \regs~1642DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1642DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1642DUPLICATE .is_wysiwyg = "true";
defparam \regs~1642DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N20
dffeas \regs~106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~106 .is_wysiwyg = "true";
defparam \regs~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \regs~618 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~618 .is_wysiwyg = "true";
defparam \regs~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \regs~1130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1130 .is_wysiwyg = "true";
defparam \regs~1130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \regs~2640 (
// Equation(s):
// \regs~2640_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1642DUPLICATE_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1130_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~618_q  ) ) ) # ( !\imem~22_combout 
//  & ( !\imem~14_combout  & ( \regs~106_q  ) ) )

	.dataa(!\regs~1642DUPLICATE_q ),
	.datab(!\regs~106_q ),
	.datac(!\regs~618_q ),
	.datad(!\regs~1130_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2640 .extended_lut = "off";
defparam \regs~2640 .lut_mask = 64'h33330F0F00FF5555;
defparam \regs~2640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \regs~1610 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1610 .is_wysiwyg = "true";
defparam \regs~1610 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N59
dffeas \regs~586DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~586DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~586DUPLICATE .is_wysiwyg = "true";
defparam \regs~586DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \regs~74feeder (
// Equation(s):
// \regs~74feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~74feeder .extended_lut = "off";
defparam \regs~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \regs~74DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74DUPLICATE .is_wysiwyg = "true";
defparam \regs~74DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \regs~1098feeder (
// Equation(s):
// \regs~1098feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1098feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1098feeder .extended_lut = "off";
defparam \regs~1098feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1098feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N55
dffeas \regs~1098DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1098feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1098DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1098DUPLICATE .is_wysiwyg = "true";
defparam \regs~1098DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \regs~2639 (
// Equation(s):
// \regs~2639_combout  = ( \regs~1098DUPLICATE_q  & ( \imem~14_combout  & ( (!\imem~22_combout ) # (\regs~1610_q ) ) ) ) # ( !\regs~1098DUPLICATE_q  & ( \imem~14_combout  & ( (\regs~1610_q  & \imem~22_combout ) ) ) ) # ( \regs~1098DUPLICATE_q  & ( 
// !\imem~14_combout  & ( (!\imem~22_combout  & ((\regs~74DUPLICATE_q ))) # (\imem~22_combout  & (\regs~586DUPLICATE_q )) ) ) ) # ( !\regs~1098DUPLICATE_q  & ( !\imem~14_combout  & ( (!\imem~22_combout  & ((\regs~74DUPLICATE_q ))) # (\imem~22_combout  & 
// (\regs~586DUPLICATE_q )) ) ) )

	.dataa(!\regs~1610_q ),
	.datab(!\regs~586DUPLICATE_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~74DUPLICATE_q ),
	.datae(!\regs~1098DUPLICATE_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2639 .extended_lut = "off";
defparam \regs~2639 .lut_mask = 64'h03F303F30505F5F5;
defparam \regs~2639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \regs~1546 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1546 .is_wysiwyg = "true";
defparam \regs~1546 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N3
cyclonev_lcell_comb \regs~10feeder (
// Equation(s):
// \regs~10feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10feeder .extended_lut = "off";
defparam \regs~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N4
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \regs~522 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~522 .is_wysiwyg = "true";
defparam \regs~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \regs~1034feeder (
// Equation(s):
// \regs~1034feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1034feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1034feeder .extended_lut = "off";
defparam \regs~1034feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1034feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N55
dffeas \regs~1034 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1034 .is_wysiwyg = "true";
defparam \regs~1034 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \regs~2637 (
// Equation(s):
// \regs~2637_combout  = ( \regs~1034_q  & ( \imem~14_combout  & ( (!\imem~22_combout ) # (\regs~1546_q ) ) ) ) # ( !\regs~1034_q  & ( \imem~14_combout  & ( (\regs~1546_q  & \imem~22_combout ) ) ) ) # ( \regs~1034_q  & ( !\imem~14_combout  & ( 
// (!\imem~22_combout  & (\regs~10_q )) # (\imem~22_combout  & ((\regs~522_q ))) ) ) ) # ( !\regs~1034_q  & ( !\imem~14_combout  & ( (!\imem~22_combout  & (\regs~10_q )) # (\imem~22_combout  & ((\regs~522_q ))) ) ) )

	.dataa(!\regs~1546_q ),
	.datab(!\regs~10_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~522_q ),
	.datae(!\regs~1034_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2637 .extended_lut = "off";
defparam \regs~2637 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~2637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \regs~2641 (
// Equation(s):
// \regs~2641_combout  = ( \regs~2639_combout  & ( \regs~2637_combout  & ( (!\imem~13_combout ) # ((!\imem~18_combout  & (\regs~2638_combout )) # (\imem~18_combout  & ((\regs~2640_combout )))) ) ) ) # ( !\regs~2639_combout  & ( \regs~2637_combout  & ( 
// (!\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2638_combout ))) # (\imem~18_combout  & (((\regs~2640_combout  & \imem~13_combout )))) ) ) ) # ( \regs~2639_combout  & ( !\regs~2637_combout  & ( (!\imem~18_combout  & (\regs~2638_combout  & 
// ((\imem~13_combout )))) # (\imem~18_combout  & (((!\imem~13_combout ) # (\regs~2640_combout )))) ) ) ) # ( !\regs~2639_combout  & ( !\regs~2637_combout  & ( (\imem~13_combout  & ((!\imem~18_combout  & (\regs~2638_combout )) # (\imem~18_combout  & 
// ((\regs~2640_combout ))))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~2638_combout ),
	.datac(!\regs~2640_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~2639_combout ),
	.dataf(!\regs~2637_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2641 .extended_lut = "off";
defparam \regs~2641 .lut_mask = 64'h00275527AA27FF27;
defparam \regs~2641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \regs~1609 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1609 .is_wysiwyg = "true";
defparam \regs~1609 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N22
dffeas \regs~1545 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1545 .is_wysiwyg = "true";
defparam \regs~1545 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \regs~1641 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1641 .is_wysiwyg = "true";
defparam \regs~1641 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \regs~1577 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1577 .is_wysiwyg = "true";
defparam \regs~1577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \regs~2398 (
// Equation(s):
// \regs~2398_combout  = ( \imem~13_combout  & ( \regs~1577_q  & ( (!\imem~18_combout ) # (\regs~1641_q ) ) ) ) # ( !\imem~13_combout  & ( \regs~1577_q  & ( (!\imem~18_combout  & ((\regs~1545_q ))) # (\imem~18_combout  & (\regs~1609_q )) ) ) ) # ( 
// \imem~13_combout  & ( !\regs~1577_q  & ( (\imem~18_combout  & \regs~1641_q ) ) ) ) # ( !\imem~13_combout  & ( !\regs~1577_q  & ( (!\imem~18_combout  & ((\regs~1545_q ))) # (\imem~18_combout  & (\regs~1609_q )) ) ) )

	.dataa(!\regs~1609_q ),
	.datab(!\regs~1545_q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs~1641_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\regs~1577_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2398 .extended_lut = "off";
defparam \regs~2398 .lut_mask = 64'h3535000F3535F0FF;
defparam \regs~2398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \regs~1033 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1033 .is_wysiwyg = "true";
defparam \regs~1033 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \regs~1129feeder (
// Equation(s):
// \regs~1129feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1129feeder .extended_lut = "off";
defparam \regs~1129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N43
dffeas \regs~1129DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1129DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1129DUPLICATE .is_wysiwyg = "true";
defparam \regs~1129DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \regs~1097 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1097 .is_wysiwyg = "true";
defparam \regs~1097 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N49
dffeas \regs~1065 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1065 .is_wysiwyg = "true";
defparam \regs~1065 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \regs~2397 (
// Equation(s):
// \regs~2397_combout  = ( \regs~1065_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1097_q ))) # (\imem~13_combout  & (\regs~1129DUPLICATE_q )) ) ) ) # ( !\regs~1065_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1097_q ))) # 
// (\imem~13_combout  & (\regs~1129DUPLICATE_q )) ) ) ) # ( \regs~1065_q  & ( !\imem~18_combout  & ( (\imem~13_combout ) # (\regs~1033_q ) ) ) ) # ( !\regs~1065_q  & ( !\imem~18_combout  & ( (\regs~1033_q  & !\imem~13_combout ) ) ) )

	.dataa(!\regs~1033_q ),
	.datab(!\regs~1129DUPLICATE_q ),
	.datac(!\regs~1097_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1065_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2397 .extended_lut = "off";
defparam \regs~2397 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~2397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N58
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N37
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \regs~105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~105 .is_wysiwyg = "true";
defparam \regs~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \regs~73 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~73 .is_wysiwyg = "true";
defparam \regs~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \regs~2395 (
// Equation(s):
// \regs~2395_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~105_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~41_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~73_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~9_q  ) ) )

	.dataa(!\regs~41_q ),
	.datab(!\regs~9_q ),
	.datac(!\regs~105_q ),
	.datad(!\regs~73_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2395 .extended_lut = "off";
defparam \regs~2395 .lut_mask = 64'h333300FF55550F0F;
defparam \regs~2395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \regs~617 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~617 .is_wysiwyg = "true";
defparam \regs~617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \regs~521feeder (
// Equation(s):
// \regs~521feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~521feeder .extended_lut = "off";
defparam \regs~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N2
dffeas \regs~521 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~521 .is_wysiwyg = "true";
defparam \regs~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \regs~553 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~553 .is_wysiwyg = "true";
defparam \regs~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N52
dffeas \regs~585DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~585DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~585DUPLICATE .is_wysiwyg = "true";
defparam \regs~585DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \regs~2396 (
// Equation(s):
// \regs~2396_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~617_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~553_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~585DUPLICATE_q  ) ) ) # ( !\imem~18_combout  
// & ( !\imem~13_combout  & ( \regs~521_q  ) ) )

	.dataa(!\regs~617_q ),
	.datab(!\regs~521_q ),
	.datac(!\regs~553_q ),
	.datad(!\regs~585DUPLICATE_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2396 .extended_lut = "off";
defparam \regs~2396 .lut_mask = 64'h333300FF0F0F5555;
defparam \regs~2396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \regs~2399 (
// Equation(s):
// \regs~2399_combout  = ( \regs~2395_combout  & ( \regs~2396_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & ((\regs~2397_combout ))) # (\imem~22_combout  & (\regs~2398_combout ))) ) ) ) # ( !\regs~2395_combout  & ( \regs~2396_combout  & ( 
// (!\imem~22_combout  & (((\imem~14_combout  & \regs~2397_combout )))) # (\imem~22_combout  & (((!\imem~14_combout )) # (\regs~2398_combout ))) ) ) ) # ( \regs~2395_combout  & ( !\regs~2396_combout  & ( (!\imem~22_combout  & (((!\imem~14_combout ) # 
// (\regs~2397_combout )))) # (\imem~22_combout  & (\regs~2398_combout  & (\imem~14_combout ))) ) ) ) # ( !\regs~2395_combout  & ( !\regs~2396_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2397_combout ))) # (\imem~22_combout  & 
// (\regs~2398_combout )))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~2398_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~2397_combout ),
	.datae(!\regs~2395_combout ),
	.dataf(!\regs~2396_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2399 .extended_lut = "off";
defparam \regs~2399 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regs~2399 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \regs~2399_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2416_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~74_combout )))) ) + ( \Add2~106  ))
// \Add2~14  = CARRY(( \regs~2399_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2416_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~74_combout )))) ) + ( \Add2~106  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2416_combout ),
	.datad(!\regs~2399_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2658_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~80_combout )))) ) + ( \regs~2641_combout  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2658_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~80_combout )))) ) + ( \regs~2641_combout  ) + ( \Add2~14  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2658_combout ),
	.datad(!\imem~80_combout ),
	.datae(gnd),
	.dataf(!\regs~2641_combout ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \regs~2663_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2680_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (!\imem~80_combout ))) ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \regs~2663_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2680_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (!\imem~80_combout ))) ) + ( \Add2~18  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem~80_combout ),
	.datad(!\regs~2663_combout ),
	.datae(gnd),
	.dataf(!\regs~2680_combout ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000013DF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \regs~2421_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2438_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~79_combout )))) ) + ( \Add2~22  ))
// \Add2~66  = CARRY(( \regs~2421_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2438_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~79_combout )))) ) + ( \Add2~22  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2438_combout ),
	.datad(!\regs~2421_combout ),
	.datae(gnd),
	.dataf(!\imem~79_combout ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \regs~2443_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2460_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( \regs~2443_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2460_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~66  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2443_combout ),
	.datae(gnd),
	.dataf(!\regs~2460_combout ),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N3
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2614_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2597_combout  ) + ( \Add2~70  ))
// \Add2~82  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2614_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2597_combout  ) + ( \Add2~70  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2614_combout ),
	.datae(gnd),
	.dataf(!\regs~2597_combout ),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \aluin2_A[14]~31 (
// Equation(s):
// \aluin2_A[14]~31_combout  = ( \regs~2614_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2614_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~31 .extended_lut = "off";
defparam \aluin2_A[14]~31 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \aluin2_A[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \regs~2597_combout  & ( \aluin2_A[14]~31_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & ((!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\regs~2597_combout  & ( \aluin2_A[14]~31_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # 
// ( \regs~2597_combout  & ( !\aluin2_A[14]~31_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) 
// # ( !\regs~2597_combout  & ( !\aluin2_A[14]~31_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~2_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\regs~2597_combout ),
	.dataf(!\aluin2_A[14]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h000E060806080A04;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \regs~2399_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2416_combout )))) # (\WideOr2~1_combout  & (((\imem~74_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~106  ))
// \Add1~14  = CARRY(( \regs~2399_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2416_combout )))) # (\WideOr2~1_combout  & (((\imem~74_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~106  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2416_combout ),
	.datad(!\regs~2399_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \regs~2641_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2658_combout )))) # (\WideOr2~1_combout  & (((\imem~80_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \regs~2641_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2658_combout )))) # (\WideOr2~1_combout  & (((\imem~80_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~14  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2658_combout ),
	.datad(!\regs~2641_combout ),
	.datae(gnd),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000E2C0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \regs~2663_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2680_combout )))) # (\WideOr2~1_combout  & (((\imem~80_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \regs~2663_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2680_combout )))) # (\WideOr2~1_combout  & (((\imem~80_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~18  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2680_combout ),
	.datad(!\regs~2663_combout ),
	.datae(gnd),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000E2C0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \regs~2421_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2438_combout )))) # (\WideOr2~1_combout  & (((\imem~79_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~22  ))
// \Add1~66  = CARRY(( \regs~2421_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2438_combout )))) # (\WideOr2~1_combout  & (((\imem~79_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~22  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2438_combout ),
	.datad(!\regs~2421_combout ),
	.datae(gnd),
	.dataf(!\imem~79_combout ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000E2C0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \regs~2443_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2460_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \regs~2443_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2460_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~66  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2460_combout ),
	.datad(!\regs~2443_combout ),
	.datae(gnd),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F3D1000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \regs~2597_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2614_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~70  ))
// \Add1~82  = CARRY(( \regs~2597_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2614_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~70  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2614_combout ),
	.datad(!\regs~2597_combout ),
	.datae(gnd),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F3D1000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Selector33~0_combout  & ( \Add1~81_sumout  & ( ((\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~81_sumout )))) # (\Selector17~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add1~81_sumout  & ( 
// ((\Selector35~0_combout  & (\Add2~81_sumout  & \Selector30~0_combout ))) # (\Selector17~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Add2~81_sumout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h000001FF00000BFF;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N14
dffeas \aluout_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[14] .is_wysiwyg = "true";
defparam \aluout_M[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~115_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~115_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1402480491A102A9D69D52FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N3
cyclonev_lcell_comb \dbus[3]~98 (
// Equation(s):
// \dbus[3]~98_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~98 .extended_lut = "off";
defparam \dbus[3]~98 .lut_mask = 64'h0F330F3300000000;
defparam \dbus[3]~98 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \keys|wrKctrl (
// Equation(s):
// \keys|wrKctrl~combout  = ( aluout_M[2] & ( \dbus[1]~0_combout  & ( (\Equal4~5_combout  & (!\aluout_M[4]~DUPLICATE_q  & \wrmem_M~q )) ) ) )

	.dataa(!\Equal4~5_combout ),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!aluout_M[2]),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl .extended_lut = "off";
defparam \keys|wrKctrl .lut_mask = 64'h0000000000000404;
defparam \keys|wrKctrl .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \keys|ie~0 (
// Equation(s):
// \keys|ie~0_combout  = ( \dbus[3]~101_combout  & ( (\keys|ie~q ) # (\keys|wrKctrl~combout ) ) ) # ( !\dbus[3]~101_combout  & ( (!\keys|wrKctrl~combout  & ((\keys|ie~q ))) # (\keys|wrKctrl~combout  & (\dbus[3]~97_combout )) ) )

	.dataa(!\dbus[3]~97_combout ),
	.datab(gnd),
	.datac(!\keys|wrKctrl~combout ),
	.datad(!\keys|ie~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ie~0 .extended_lut = "off";
defparam \keys|ie~0 .lut_mask = 64'h05F505F50FFF0FFF;
defparam \keys|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N56
dffeas \keys|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ie .is_wysiwyg = "true";
defparam \keys|ie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \keys|DBUS[31]~0 (
// Equation(s):
// \keys|DBUS[31]~0_combout  = ( \dbus[1]~0_combout  & ( (!\aluout_M[4]~DUPLICATE_q  & !\wrmem_M~q ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!\wrmem_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~0 .extended_lut = "off";
defparam \keys|DBUS[31]~0 .lut_mask = 64'h0000000088888888;
defparam \keys|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N33
cyclonev_lcell_comb \keys|DBUS[31]~1 (
// Equation(s):
// \keys|DBUS[31]~1_combout  = ( \keys|DBUS[31]~0_combout  & ( \Equal4~5_combout  ) )

	.dataa(!\Equal4~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|DBUS[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~1 .extended_lut = "off";
defparam \keys|DBUS[31]~1 .lut_mask = 64'h0000000055555555;
defparam \keys|DBUS[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \dbus[3]~101 (
// Equation(s):
// \dbus[3]~101_combout  = ( \keys|ie~q  & ( \keys|DBUS[31]~1_combout  & ( (((!\KEY[3]~input_o ) # (\dbus[3]~99_combout )) # (\dbus[3]~98_combout )) # (\dbus[3]~100_combout ) ) ) ) # ( !\keys|ie~q  & ( \keys|DBUS[31]~1_combout  & ( (((!\dbus[3]~100_combout  
// & !\KEY[3]~input_o )) # (\dbus[3]~99_combout )) # (\dbus[3]~98_combout ) ) ) ) # ( \keys|ie~q  & ( !\keys|DBUS[31]~1_combout  & ( (\dbus[3]~99_combout ) # (\dbus[3]~98_combout ) ) ) ) # ( !\keys|ie~q  & ( !\keys|DBUS[31]~1_combout  & ( 
// (\dbus[3]~99_combout ) # (\dbus[3]~98_combout ) ) ) )

	.dataa(!\dbus[3]~100_combout ),
	.datab(!\dbus[3]~98_combout ),
	.datac(!\dbus[3]~99_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\keys|ie~q ),
	.dataf(!\keys|DBUS[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~101 .extended_lut = "off";
defparam \dbus[3]~101 .lut_mask = 64'h3F3F3F3FBF3FFF7F;
defparam \dbus[3]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N57
cyclonev_lcell_comb \switches|ie~0 (
// Equation(s):
// \switches|ie~0_combout  = ( \dbus[3]~101_combout  & ( (\switches|ie~q ) # (\switches|wrSctrl~combout ) ) ) # ( !\dbus[3]~101_combout  & ( (!\switches|wrSctrl~combout  & ((\switches|ie~q ))) # (\switches|wrSctrl~combout  & (\dbus[3]~97_combout )) ) )

	.dataa(!\dbus[3]~97_combout ),
	.datab(gnd),
	.datac(!\switches|wrSctrl~combout ),
	.datad(!\switches|ie~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ie~0 .extended_lut = "off";
defparam \switches|ie~0 .lut_mask = 64'h05F505F50FFF0FFF;
defparam \switches|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N59
dffeas \switches|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ie .is_wysiwyg = "true";
defparam \switches|ie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N45
cyclonev_lcell_comb \switches|DBUS[31]~0 (
// Equation(s):
// \switches|DBUS[31]~0_combout  = ( \dbus[1]~0_combout  & ( \Equal4~5_combout  & ( (\aluout_M[4]~DUPLICATE_q  & !\wrmem_M~q ) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!\dbus[1]~0_combout ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|DBUS[31]~0 .extended_lut = "off";
defparam \switches|DBUS[31]~0 .lut_mask = 64'h0000000000005050;
defparam \switches|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \switches|Add0~125 (
// Equation(s):
// \switches|Add0~125_sumout  = SUM(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))
// \switches|Add0~126  = CARRY(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~125_sumout ),
	.cout(\switches|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~125 .extended_lut = "off";
defparam \switches|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \switches|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N39
cyclonev_lcell_comb \switches|prevBounce[1] (
// Equation(s):
// \switches|prevBounce [1] = ( \switches|prevBounce [1] & ( (\SW[1]~input_o ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\switches|prevBounce [1] & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \SW[1]~input_o ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[1] .extended_lut = "off";
defparam \switches|prevBounce[1] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \switches|prevBounce[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \switches|prevBounce[2] (
// Equation(s):
// \switches|prevBounce [2] = ( \switches|prevBounce [2] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\SW[2]~input_o ) ) ) # ( !\switches|prevBounce [2] & ( (\SW[2]~input_o  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[2] .extended_lut = "off";
defparam \switches|prevBounce[2] .lut_mask = 64'h303030303F3F3F3F;
defparam \switches|prevBounce[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \switches|prevBounce[0] (
// Equation(s):
// \switches|prevBounce [0] = ( \switches|prevBounce [0] & ( (\SW[0]~input_o ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\switches|prevBounce [0] & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \SW[0]~input_o ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[0] .extended_lut = "off";
defparam \switches|prevBounce[0] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \switches|prevBounce[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \switches|Equal2~0 (
// Equation(s):
// \switches|Equal2~0_combout  = ( \SW[0]~input_o  & ( \SW[2]~input_o  & ( (\switches|prevBounce [2] & (\switches|prevBounce [0] & (!\SW[1]~input_o  $ (\switches|prevBounce [1])))) ) ) ) # ( !\SW[0]~input_o  & ( \SW[2]~input_o  & ( (\switches|prevBounce [2] 
// & (!\switches|prevBounce [0] & (!\SW[1]~input_o  $ (\switches|prevBounce [1])))) ) ) ) # ( \SW[0]~input_o  & ( !\SW[2]~input_o  & ( (!\switches|prevBounce [2] & (\switches|prevBounce [0] & (!\SW[1]~input_o  $ (\switches|prevBounce [1])))) ) ) ) # ( 
// !\SW[0]~input_o  & ( !\SW[2]~input_o  & ( (!\switches|prevBounce [2] & (!\switches|prevBounce [0] & (!\SW[1]~input_o  $ (\switches|prevBounce [1])))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\switches|prevBounce [1]),
	.datac(!\switches|prevBounce [2]),
	.datad(!\switches|prevBounce [0]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~0 .extended_lut = "off";
defparam \switches|Equal2~0 .lut_mask = 64'h9000009009000009;
defparam \switches|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N57
cyclonev_lcell_comb \switches|prevBounce[9] (
// Equation(s):
// \switches|prevBounce [9] = ( \switches|prevBounce [9] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\SW[9]~input_o ) ) ) # ( !\switches|prevBounce [9] & ( (\SW[9]~input_o  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[9] .extended_lut = "off";
defparam \switches|prevBounce[9] .lut_mask = 64'h303030303F3F3F3F;
defparam \switches|prevBounce[9] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \switches|prevBounce[8] (
// Equation(s):
// \switches|prevBounce [8] = (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\SW[8]~input_o )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\switches|prevBounce [8])))

	.dataa(gnd),
	.datab(!\SW[8]~input_o ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|prevBounce [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[8] .extended_lut = "off";
defparam \switches|prevBounce[8] .lut_mask = 64'h303F303F303F303F;
defparam \switches|prevBounce[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \switches|bounceTimer[31]~0 (
// Equation(s):
// \switches|bounceTimer[31]~0_combout  = ( \SW[8]~input_o  & ( ((!\switches|prevBounce [8]) # (!\switches|prevBounce [9] $ (!\SW[9]~input_o ))) # (\switches|bouncing~q ) ) ) # ( !\SW[8]~input_o  & ( ((!\switches|prevBounce [9] $ (!\SW[9]~input_o )) # 
// (\switches|prevBounce [8])) # (\switches|bouncing~q ) ) )

	.dataa(!\switches|prevBounce [9]),
	.datab(!\SW[9]~input_o ),
	.datac(!\switches|bouncing~q ),
	.datad(!\switches|prevBounce [8]),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~0 .extended_lut = "off";
defparam \switches|bounceTimer[31]~0 .lut_mask = 64'h6FFF6FFFFF6FFF6F;
defparam \switches|bounceTimer[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \switches|prevBounce[5] (
// Equation(s):
// \switches|prevBounce [5] = (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\SW[5]~input_o )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\switches|prevBounce [5])))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|prevBounce [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[5] .extended_lut = "off";
defparam \switches|prevBounce[5] .lut_mask = 64'h303F303F303F303F;
defparam \switches|prevBounce[5] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \switches|prevBounce[4] (
// Equation(s):
// \switches|prevBounce [4] = ( \switches|prevBounce [4] & ( (\SW[4]~input_o ) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\switches|prevBounce [4] & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & \SW[4]~input_o ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[4] .extended_lut = "off";
defparam \switches|prevBounce[4] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \switches|prevBounce[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \switches|prevBounce[3] (
// Equation(s):
// \switches|prevBounce [3] = ( \switches|prevBounce [3] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\SW[3]~input_o ) ) ) # ( !\switches|prevBounce [3] & ( (\SW[3]~input_o  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[3] .extended_lut = "off";
defparam \switches|prevBounce[3] .lut_mask = 64'h303030303F3F3F3F;
defparam \switches|prevBounce[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \switches|Equal2~1 (
// Equation(s):
// \switches|Equal2~1_combout  = ( \SW[4]~input_o  & ( \SW[5]~input_o  & ( (\switches|prevBounce [5] & (\switches|prevBounce [4] & (!\SW[3]~input_o  $ (\switches|prevBounce [3])))) ) ) ) # ( !\SW[4]~input_o  & ( \SW[5]~input_o  & ( (\switches|prevBounce [5] 
// & (!\switches|prevBounce [4] & (!\SW[3]~input_o  $ (\switches|prevBounce [3])))) ) ) ) # ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\switches|prevBounce [5] & (\switches|prevBounce [4] & (!\SW[3]~input_o  $ (\switches|prevBounce [3])))) ) ) ) # ( 
// !\SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\switches|prevBounce [5] & (!\switches|prevBounce [4] & (!\SW[3]~input_o  $ (\switches|prevBounce [3])))) ) ) )

	.dataa(!\switches|prevBounce [5]),
	.datab(!\switches|prevBounce [4]),
	.datac(!\SW[3]~input_o ),
	.datad(!\switches|prevBounce [3]),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~1 .extended_lut = "off";
defparam \switches|Equal2~1 .lut_mask = 64'h8008200240041001;
defparam \switches|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \switches|prevBounce[6] (
// Equation(s):
// \switches|prevBounce [6] = ( \switches|prevBounce [6] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\SW[6]~input_o ) ) ) # ( !\switches|prevBounce [6] & ( (\SW[6]~input_o  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\switches|prevBounce [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[6] .extended_lut = "off";
defparam \switches|prevBounce[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \switches|prevBounce[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N51
cyclonev_lcell_comb \switches|prevBounce[7] (
// Equation(s):
// \switches|prevBounce [7] = ( \switches|prevBounce [7] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\SW[7]~input_o ) ) ) # ( !\switches|prevBounce [7] & ( (\SW[7]~input_o  & !\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prevBounce [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prevBounce [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prevBounce[7] .extended_lut = "off";
defparam \switches|prevBounce[7] .lut_mask = 64'h505050505F5F5F5F;
defparam \switches|prevBounce[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N21
cyclonev_lcell_comb \switches|Equal2~2 (
// Equation(s):
// \switches|Equal2~2_combout  = ( \SW[6]~input_o  & ( (\switches|prevBounce [6] & (!\SW[7]~input_o  $ (\switches|prevBounce [7]))) ) ) # ( !\SW[6]~input_o  & ( (!\switches|prevBounce [6] & (!\SW[7]~input_o  $ (\switches|prevBounce [7]))) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\switches|prevBounce [6]),
	.datad(!\switches|prevBounce [7]),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~2 .extended_lut = "off";
defparam \switches|Equal2~2 .lut_mask = 64'hA050A0500A050A05;
defparam \switches|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \switches|ready~0 (
// Equation(s):
// \switches|ready~0_combout  = ( \dbus[1]~0_combout  & ( (\aluout_M[4]~DUPLICATE_q  & (!\wrmem_M~q  $ (aluout_M[2]))) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~0 .extended_lut = "off";
defparam \switches|ready~0 .lut_mask = 64'h0000000041414141;
defparam \switches|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \switches|bounceTimer[31]~1 (
// Equation(s):
// \switches|bounceTimer[31]~1_combout  = ( \switches|Equal2~2_combout  & ( \switches|ready~0_combout  & ( (!\Equal4~5_combout  & ((!\switches|Equal2~0_combout ) # ((!\switches|Equal2~1_combout ) # (\switches|bounceTimer[31]~0_combout )))) ) ) ) # ( 
// !\switches|Equal2~2_combout  & ( \switches|ready~0_combout  & ( !\Equal4~5_combout  ) ) ) # ( \switches|Equal2~2_combout  & ( !\switches|ready~0_combout  & ( (!\switches|Equal2~0_combout ) # ((!\switches|Equal2~1_combout ) # 
// (\switches|bounceTimer[31]~0_combout )) ) ) ) # ( !\switches|Equal2~2_combout  & ( !\switches|ready~0_combout  ) )

	.dataa(!\Equal4~5_combout ),
	.datab(!\switches|Equal2~0_combout ),
	.datac(!\switches|bounceTimer[31]~0_combout ),
	.datad(!\switches|Equal2~1_combout ),
	.datae(!\switches|Equal2~2_combout ),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~1 .extended_lut = "off";
defparam \switches|bounceTimer[31]~1 .lut_mask = 64'hFFFFFFCFAAAAAA8A;
defparam \switches|bounceTimer[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N2
dffeas \switches|bounceTimer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[0] .is_wysiwyg = "true";
defparam \switches|bounceTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \switches|Add0~121 (
// Equation(s):
// \switches|Add0~121_sumout  = SUM(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))
// \switches|Add0~122  = CARRY(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))

	.dataa(!\switches|bounceTimer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~121_sumout ),
	.cout(\switches|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~121 .extended_lut = "off";
defparam \switches|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \switches|bounceTimer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[1] .is_wysiwyg = "true";
defparam \switches|bounceTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \switches|Add0~117 (
// Equation(s):
// \switches|Add0~117_sumout  = SUM(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))
// \switches|Add0~118  = CARRY(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~117_sumout ),
	.cout(\switches|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~117 .extended_lut = "off";
defparam \switches|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \switches|bounceTimer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[2] .is_wysiwyg = "true";
defparam \switches|bounceTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N9
cyclonev_lcell_comb \switches|Add0~113 (
// Equation(s):
// \switches|Add0~113_sumout  = SUM(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))
// \switches|Add0~114  = CARRY(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~113_sumout ),
	.cout(\switches|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~113 .extended_lut = "off";
defparam \switches|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \switches|bounceTimer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[3] .is_wysiwyg = "true";
defparam \switches|bounceTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \switches|Add0~109 (
// Equation(s):
// \switches|Add0~109_sumout  = SUM(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))
// \switches|Add0~110  = CARRY(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~109_sumout ),
	.cout(\switches|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~109 .extended_lut = "off";
defparam \switches|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N14
dffeas \switches|bounceTimer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[4] .is_wysiwyg = "true";
defparam \switches|bounceTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N15
cyclonev_lcell_comb \switches|Add0~105 (
// Equation(s):
// \switches|Add0~105_sumout  = SUM(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))
// \switches|Add0~106  = CARRY(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~105_sumout ),
	.cout(\switches|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~105 .extended_lut = "off";
defparam \switches|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \switches|bounceTimer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[5] .is_wysiwyg = "true";
defparam \switches|bounceTimer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \switches|Add0~77 (
// Equation(s):
// \switches|Add0~77_sumout  = SUM(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))
// \switches|Add0~78  = CARRY(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~77_sumout ),
	.cout(\switches|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~77 .extended_lut = "off";
defparam \switches|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N20
dffeas \switches|bounceTimer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6] .is_wysiwyg = "true";
defparam \switches|bounceTimer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N21
cyclonev_lcell_comb \switches|Add0~73 (
// Equation(s):
// \switches|Add0~73_sumout  = SUM(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))
// \switches|Add0~74  = CARRY(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))

	.dataa(!\switches|bounceTimer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~73_sumout ),
	.cout(\switches|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~73 .extended_lut = "off";
defparam \switches|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \switches|bounceTimer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7] .is_wysiwyg = "true";
defparam \switches|bounceTimer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \switches|Add0~69 (
// Equation(s):
// \switches|Add0~69_sumout  = SUM(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))
// \switches|Add0~70  = CARRY(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~69_sumout ),
	.cout(\switches|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~69 .extended_lut = "off";
defparam \switches|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \switches|bounceTimer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8] .is_wysiwyg = "true";
defparam \switches|bounceTimer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N27
cyclonev_lcell_comb \switches|Add0~65 (
// Equation(s):
// \switches|Add0~65_sumout  = SUM(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))
// \switches|Add0~66  = CARRY(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~65_sumout ),
	.cout(\switches|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~65 .extended_lut = "off";
defparam \switches|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N28
dffeas \switches|bounceTimer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[9] .is_wysiwyg = "true";
defparam \switches|bounceTimer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \switches|Add0~61 (
// Equation(s):
// \switches|Add0~61_sumout  = SUM(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))
// \switches|Add0~62  = CARRY(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~61_sumout ),
	.cout(\switches|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~61 .extended_lut = "off";
defparam \switches|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \switches|bounceTimer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[10] .is_wysiwyg = "true";
defparam \switches|bounceTimer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \switches|Add0~57 (
// Equation(s):
// \switches|Add0~57_sumout  = SUM(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))
// \switches|Add0~58  = CARRY(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~57_sumout ),
	.cout(\switches|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~57 .extended_lut = "off";
defparam \switches|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N34
dffeas \switches|bounceTimer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[11] .is_wysiwyg = "true";
defparam \switches|bounceTimer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \switches|Add0~53 (
// Equation(s):
// \switches|Add0~53_sumout  = SUM(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~58  ))
// \switches|Add0~54  = CARRY(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~58  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~53_sumout ),
	.cout(\switches|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~53 .extended_lut = "off";
defparam \switches|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N37
dffeas \switches|bounceTimer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12] .is_wysiwyg = "true";
defparam \switches|bounceTimer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \switches|bounceTimer[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \switches|LessThan0~3 (
// Equation(s):
// \switches|LessThan0~3_combout  = ( \switches|bounceTimer [7] & ( \switches|bounceTimer [8] & ( (\switches|bounceTimer[6]~DUPLICATE_q  & (\switches|bounceTimer [9] & \switches|bounceTimer [10])) ) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer[6]~DUPLICATE_q ),
	.datac(!\switches|bounceTimer [9]),
	.datad(!\switches|bounceTimer [10]),
	.datae(!\switches|bounceTimer [7]),
	.dataf(!\switches|bounceTimer [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~3 .extended_lut = "off";
defparam \switches|LessThan0~3 .lut_mask = 64'h0000000000000003;
defparam \switches|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N39
cyclonev_lcell_comb \switches|Add0~49 (
// Equation(s):
// \switches|Add0~49_sumout  = SUM(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))
// \switches|Add0~50  = CARRY(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~49_sumout ),
	.cout(\switches|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~49 .extended_lut = "off";
defparam \switches|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N41
dffeas \switches|bounceTimer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13] .is_wysiwyg = "true";
defparam \switches|bounceTimer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \switches|Add0~101 (
// Equation(s):
// \switches|Add0~101_sumout  = SUM(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))
// \switches|Add0~102  = CARRY(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~101_sumout ),
	.cout(\switches|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~101 .extended_lut = "off";
defparam \switches|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N43
dffeas \switches|bounceTimer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[14] .is_wysiwyg = "true";
defparam \switches|bounceTimer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N45
cyclonev_lcell_comb \switches|Add0~97 (
// Equation(s):
// \switches|Add0~97_sumout  = SUM(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))
// \switches|Add0~98  = CARRY(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~97_sumout ),
	.cout(\switches|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~97 .extended_lut = "off";
defparam \switches|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N47
dffeas \switches|bounceTimer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15] .is_wysiwyg = "true";
defparam \switches|bounceTimer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \switches|Add0~93 (
// Equation(s):
// \switches|Add0~93_sumout  = SUM(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))
// \switches|Add0~94  = CARRY(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~93_sumout ),
	.cout(\switches|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~93 .extended_lut = "off";
defparam \switches|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N50
dffeas \switches|bounceTimer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16] .is_wysiwyg = "true";
defparam \switches|bounceTimer[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \switches|Add0~89 (
// Equation(s):
// \switches|Add0~89_sumout  = SUM(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))
// \switches|Add0~90  = CARRY(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~89_sumout ),
	.cout(\switches|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~89 .extended_lut = "off";
defparam \switches|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N52
dffeas \switches|bounceTimer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[17] .is_wysiwyg = "true";
defparam \switches|bounceTimer[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N49
dffeas \switches|bounceTimer[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \switches|Add0~85 (
// Equation(s):
// \switches|Add0~85_sumout  = SUM(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))
// \switches|Add0~86  = CARRY(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~85_sumout ),
	.cout(\switches|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~85 .extended_lut = "off";
defparam \switches|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N55
dffeas \switches|bounceTimer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[18] .is_wysiwyg = "true";
defparam \switches|bounceTimer[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \switches|Add0~81 (
// Equation(s):
// \switches|Add0~81_sumout  = SUM(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))
// \switches|Add0~82  = CARRY(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~81_sumout ),
	.cout(\switches|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~81 .extended_lut = "off";
defparam \switches|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N59
dffeas \switches|bounceTimer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19] .is_wysiwyg = "true";
defparam \switches|bounceTimer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \switches|LessThan0~4 (
// Equation(s):
// \switches|LessThan0~4_combout  = ( \switches|bounceTimer [18] & ( \switches|bounceTimer [19] ) ) # ( !\switches|bounceTimer [18] & ( (\switches|bounceTimer [19] & ((\switches|bounceTimer[16]~DUPLICATE_q ) # (\switches|bounceTimer [17]))) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [17]),
	.datac(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datad(!\switches|bounceTimer [19]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~4 .extended_lut = "off";
defparam \switches|LessThan0~4 .lut_mask = 64'h003F003F00FF00FF;
defparam \switches|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N40
dffeas \switches|bounceTimer[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N46
dffeas \switches|bounceTimer[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N21
cyclonev_lcell_comb \switches|LessThan0~5 (
// Equation(s):
// \switches|LessThan0~5_combout  = ( !\switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer [14] & (!\switches|bounceTimer [17] & !\switches|bounceTimer [18])) ) )

	.dataa(!\switches|bounceTimer [14]),
	.datab(!\switches|bounceTimer [17]),
	.datac(!\switches|bounceTimer [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|bounceTimer[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~5 .extended_lut = "off";
defparam \switches|LessThan0~5 .lut_mask = 64'h8080808000000000;
defparam \switches|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \switches|LessThan0~6 (
// Equation(s):
// \switches|LessThan0~6_combout  = ( \switches|LessThan0~5_combout  & ( \switches|bounceTimer [11] & ( (!\switches|LessThan0~4_combout ) # (!\switches|bounceTimer[13]~DUPLICATE_q ) ) ) ) # ( !\switches|LessThan0~5_combout  & ( \switches|bounceTimer [11] & ( 
// !\switches|LessThan0~4_combout  ) ) ) # ( \switches|LessThan0~5_combout  & ( !\switches|bounceTimer [11] & ( (!\switches|LessThan0~4_combout ) # ((!\switches|bounceTimer[13]~DUPLICATE_q ) # ((!\switches|bounceTimer [12] & !\switches|LessThan0~3_combout 
// ))) ) ) ) # ( !\switches|LessThan0~5_combout  & ( !\switches|bounceTimer [11] & ( !\switches|LessThan0~4_combout  ) ) )

	.dataa(!\switches|bounceTimer [12]),
	.datab(!\switches|LessThan0~3_combout ),
	.datac(!\switches|LessThan0~4_combout ),
	.datad(!\switches|bounceTimer[13]~DUPLICATE_q ),
	.datae(!\switches|LessThan0~5_combout ),
	.dataf(!\switches|bounceTimer [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~6 .extended_lut = "off";
defparam \switches|LessThan0~6 .lut_mask = 64'hF0F0FFF8F0F0FFF0;
defparam \switches|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \switches|Add0~45 (
// Equation(s):
// \switches|Add0~45_sumout  = SUM(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))
// \switches|Add0~46  = CARRY(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~45_sumout ),
	.cout(\switches|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~45 .extended_lut = "off";
defparam \switches|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N2
dffeas \switches|bounceTimer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[20] .is_wysiwyg = "true";
defparam \switches|bounceTimer[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N3
cyclonev_lcell_comb \switches|Add0~41 (
// Equation(s):
// \switches|Add0~41_sumout  = SUM(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))
// \switches|Add0~42  = CARRY(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))

	.dataa(!\switches|bounceTimer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~41_sumout ),
	.cout(\switches|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~41 .extended_lut = "off";
defparam \switches|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \switches|bounceTimer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21] .is_wysiwyg = "true";
defparam \switches|bounceTimer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \switches|Add0~13 (
// Equation(s):
// \switches|Add0~13_sumout  = SUM(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))
// \switches|Add0~14  = CARRY(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~13_sumout ),
	.cout(\switches|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~13 .extended_lut = "off";
defparam \switches|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N8
dffeas \switches|bounceTimer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[22] .is_wysiwyg = "true";
defparam \switches|bounceTimer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N9
cyclonev_lcell_comb \switches|Add0~9 (
// Equation(s):
// \switches|Add0~9_sumout  = SUM(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~14  ))
// \switches|Add0~10  = CARRY(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~14  ))

	.dataa(!\switches|bounceTimer [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~9_sumout ),
	.cout(\switches|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~9 .extended_lut = "off";
defparam \switches|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N10
dffeas \switches|bounceTimer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23] .is_wysiwyg = "true";
defparam \switches|bounceTimer[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \switches|Add0~37 (
// Equation(s):
// \switches|Add0~37_sumout  = SUM(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~10  ))
// \switches|Add0~38  = CARRY(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~10  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~37_sumout ),
	.cout(\switches|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~37 .extended_lut = "off";
defparam \switches|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N14
dffeas \switches|bounceTimer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[24] .is_wysiwyg = "true";
defparam \switches|bounceTimer[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N15
cyclonev_lcell_comb \switches|Add0~33 (
// Equation(s):
// \switches|Add0~33_sumout  = SUM(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~38  ))
// \switches|Add0~34  = CARRY(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~33_sumout ),
	.cout(\switches|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~33 .extended_lut = "off";
defparam \switches|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \switches|bounceTimer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[25] .is_wysiwyg = "true";
defparam \switches|bounceTimer[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \switches|Add0~29 (
// Equation(s):
// \switches|Add0~29_sumout  = SUM(( \switches|bounceTimer[26]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~34  ))
// \switches|Add0~30  = CARRY(( \switches|bounceTimer[26]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~29_sumout ),
	.cout(\switches|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~29 .extended_lut = "off";
defparam \switches|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N20
dffeas \switches|bounceTimer[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N21
cyclonev_lcell_comb \switches|Add0~25 (
// Equation(s):
// \switches|Add0~25_sumout  = SUM(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~30  ))
// \switches|Add0~26  = CARRY(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~30  ))

	.dataa(!\switches|bounceTimer [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~25_sumout ),
	.cout(\switches|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~25 .extended_lut = "off";
defparam \switches|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \switches|bounceTimer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27] .is_wysiwyg = "true";
defparam \switches|bounceTimer[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \switches|Add0~21 (
// Equation(s):
// \switches|Add0~21_sumout  = SUM(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))
// \switches|Add0~22  = CARRY(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~21_sumout ),
	.cout(\switches|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~21 .extended_lut = "off";
defparam \switches|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N26
dffeas \switches|bounceTimer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[28] .is_wysiwyg = "true";
defparam \switches|bounceTimer[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N27
cyclonev_lcell_comb \switches|Add0~17 (
// Equation(s):
// \switches|Add0~17_sumout  = SUM(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~22  ))
// \switches|Add0~18  = CARRY(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~22  ))

	.dataa(!\switches|bounceTimer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~17_sumout ),
	.cout(\switches|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~17 .extended_lut = "off";
defparam \switches|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \switches|bounceTimer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29] .is_wysiwyg = "true";
defparam \switches|bounceTimer[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \switches|Add0~5 (
// Equation(s):
// \switches|Add0~5_sumout  = SUM(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~18  ))
// \switches|Add0~6  = CARRY(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~5_sumout ),
	.cout(\switches|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~5 .extended_lut = "off";
defparam \switches|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \switches|bounceTimer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[30] .is_wysiwyg = "true";
defparam \switches|bounceTimer[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \switches|LessThan0~1 (
// Equation(s):
// \switches|LessThan0~1_combout  = ( \switches|bounceTimer [25] ) # ( !\switches|bounceTimer [25] & ( ((\switches|bounceTimer [21]) # (\switches|bounceTimer [20])) # (\switches|bounceTimer [24]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(!\switches|bounceTimer [20]),
	.datad(!\switches|bounceTimer [21]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~1 .extended_lut = "off";
defparam \switches|LessThan0~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \switches|bounceTimer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26] .is_wysiwyg = "true";
defparam \switches|bounceTimer[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \switches|LessThan0~0 (
// Equation(s):
// \switches|LessThan0~0_combout  = ( \switches|bounceTimer [28] ) # ( !\switches|bounceTimer [28] & ( ((\switches|bounceTimer [29]) # (\switches|bounceTimer [26])) # (\switches|bounceTimer [27]) ) )

	.dataa(!\switches|bounceTimer [27]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [26]),
	.datad(!\switches|bounceTimer [29]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~0 .extended_lut = "off";
defparam \switches|LessThan0~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N33
cyclonev_lcell_comb \switches|Add0~1 (
// Equation(s):
// \switches|Add0~1_sumout  = SUM(( \switches|bounceTimer [31] ) + ( GND ) + ( \switches|Add0~6  ))

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~1 .extended_lut = "off";
defparam \switches|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N35
dffeas \switches|bounceTimer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31] .is_wysiwyg = "true";
defparam \switches|bounceTimer[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \switches|LessThan0~2 (
// Equation(s):
// \switches|LessThan0~2_combout  = ( \switches|LessThan0~0_combout  & ( \switches|bounceTimer [31] ) ) # ( !\switches|LessThan0~0_combout  & ( \switches|bounceTimer [31] ) ) # ( \switches|LessThan0~0_combout  & ( !\switches|bounceTimer [31] ) ) # ( 
// !\switches|LessThan0~0_combout  & ( !\switches|bounceTimer [31] & ( (((\switches|LessThan0~1_combout ) # (\switches|bounceTimer [30])) # (\switches|bounceTimer [22])) # (\switches|bounceTimer [23]) ) ) )

	.dataa(!\switches|bounceTimer [23]),
	.datab(!\switches|bounceTimer [22]),
	.datac(!\switches|bounceTimer [30]),
	.datad(!\switches|LessThan0~1_combout ),
	.datae(!\switches|LessThan0~0_combout ),
	.dataf(!\switches|bounceTimer [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~2 .extended_lut = "off";
defparam \switches|LessThan0~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \switches|bouncing~0 (
// Equation(s):
// \switches|bouncing~0_combout  = ( \switches|LessThan0~2_combout  & ( !\switches|bouncing~q  $ (((!\switches|bounceTimer[31]~1_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) # ( !\switches|LessThan0~2_combout  & ( 
// (!\switches|bounceTimer[31]~1_combout  & (((\switches|bouncing~q )))) # (\switches|bounceTimer[31]~1_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\switches|bouncing~q ))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((!\switches|bouncing~q ) # (\switches|LessThan0~6_combout ))))) ) )

	.dataa(!\switches|LessThan0~6_combout ),
	.datab(!\switches|bounceTimer[31]~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|bouncing~q ),
	.datae(gnd),
	.dataf(!\switches|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bouncing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bouncing~0 .extended_lut = "off";
defparam \switches|bouncing~0 .lut_mask = 64'h03FD03FD03FC03FC;
defparam \switches|bouncing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N38
dffeas \switches|bouncing (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|bouncing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bouncing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bouncing .is_wysiwyg = "true";
defparam \switches|bouncing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \switches|sdata[0]~0 (
// Equation(s):
// \switches|sdata[0]~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \switches|ready~0_combout  & ( (!\Equal4~5_combout  & (\switches|bouncing~q  & ((!\switches|LessThan0~6_combout ) # (\switches|LessThan0~2_combout )))) ) ) ) # ( 
// \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\switches|ready~0_combout  & ( (\switches|bouncing~q  & ((!\switches|LessThan0~6_combout ) # (\switches|LessThan0~2_combout ))) ) ) )

	.dataa(!\Equal4~5_combout ),
	.datab(!\switches|bouncing~q ),
	.datac(!\switches|LessThan0~6_combout ),
	.datad(!\switches|LessThan0~2_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~0 .extended_lut = "off";
defparam \switches|sdata[0]~0 .lut_mask = 64'h0000303300002022;
defparam \switches|sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N32
dffeas \switches|sdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3] .is_wysiwyg = "true";
defparam \switches|sdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N33
cyclonev_lcell_comb \dbus[3]~99 (
// Equation(s):
// \dbus[3]~99_combout  = ( \wrmem_M~q  & ( \switches|sdata [3] & ( ((\switches|DBUS[31]~0_combout  & ((!aluout_M[2]) # (\switches|ie~q )))) # (wmemval_M[3]) ) ) ) # ( !\wrmem_M~q  & ( \switches|sdata [3] & ( (\switches|DBUS[31]~0_combout  & ((!aluout_M[2]) 
// # (\switches|ie~q ))) ) ) ) # ( \wrmem_M~q  & ( !\switches|sdata [3] & ( ((\switches|ie~q  & (aluout_M[2] & \switches|DBUS[31]~0_combout ))) # (wmemval_M[3]) ) ) ) # ( !\wrmem_M~q  & ( !\switches|sdata [3] & ( (\switches|ie~q  & (aluout_M[2] & 
// \switches|DBUS[31]~0_combout )) ) ) )

	.dataa(!wmemval_M[3]),
	.datab(!\switches|ie~q ),
	.datac(!aluout_M[2]),
	.datad(!\switches|DBUS[31]~0_combout ),
	.datae(!\wrmem_M~q ),
	.dataf(!\switches|sdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~99 .extended_lut = "off";
defparam \dbus[3]~99 .lut_mask = 64'h0003555700F355F7;
defparam \dbus[3]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \dbus[3]~114 (
// Equation(s):
// \dbus[3]~114_combout  = ( \Equal4~5_combout  & ( (\keys|DBUS[31]~0_combout  & ((!\dbus[3]~100_combout  & (!\KEY[3]~input_o )) # (\dbus[3]~100_combout  & ((\keys|ie~q ))))) ) )

	.dataa(!\dbus[3]~100_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\keys|ie~q ),
	.datad(!\keys|DBUS[31]~0_combout ),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~114 .extended_lut = "off";
defparam \dbus[3]~114 .lut_mask = 64'h00000000008D008D;
defparam \dbus[3]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \dbus[3]~115 (
// Equation(s):
// \dbus[3]~115_combout  = ( \dbus[3]~98_combout  ) # ( !\dbus[3]~98_combout  & ( (((\dbus[2]~4_combout  & \dbus[3]~96_combout )) # (\dbus[3]~114_combout )) # (\dbus[3]~99_combout ) ) )

	.dataa(!\dbus[2]~4_combout ),
	.datab(!\dbus[3]~96_combout ),
	.datac(!\dbus[3]~99_combout ),
	.datad(!\dbus[3]~114_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~115 .extended_lut = "off";
defparam \dbus[3]~115 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \dbus[3]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N20
dffeas \timer|lim[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[3]~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[3] .is_wysiwyg = "true";
defparam \timer|lim[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N57
cyclonev_lcell_comb \dbus[3]~96 (
// Equation(s):
// \dbus[3]~96_combout  = ( \timer|lim [3] & ( (!\dbus[8]~5_combout ) # (\timer|cnt [3]) ) ) # ( !\timer|lim [3] & ( (\timer|cnt [3] & \dbus[8]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [3]),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~96 .extended_lut = "off";
defparam \dbus[3]~96 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \dbus[3]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N21
cyclonev_lcell_comb \dbus[3]~97 (
// Equation(s):
// \dbus[3]~97_combout  = ( \dbus[2]~4_combout  & ( \dbus[3]~96_combout  ) )

	.dataa(gnd),
	.datab(!\dbus[3]~96_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~97 .extended_lut = "off";
defparam \dbus[3]~97 .lut_mask = 64'h0000000033333333;
defparam \dbus[3]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N0
cyclonev_lcell_comb \timer|cnt~2 (
// Equation(s):
// \timer|cnt~2_combout  = ( \timer|cnt [2] & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & !\timer|cnt~0_combout )) ) )

	.dataa(!\timer|wrCnt~0_combout ),
	.datab(gnd),
	.datac(!\timer|lim[0]~1_combout ),
	.datad(!\timer|cnt~0_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~2 .extended_lut = "off";
defparam \timer|cnt~2 .lut_mask = 64'h000000000A000A00;
defparam \timer|cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2697_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N9
cyclonev_lcell_comb \dbus[2]~92 (
// Equation(s):
// \dbus[2]~92_combout  = ( \wrmem_M~q  & ( wmemval_M[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~92 .extended_lut = "off";
defparam \dbus[2]~92 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[2]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \dbus[2]~93 (
// Equation(s):
// \dbus[2]~93_combout  = ( \dbus[1]~0_combout  & ( (!\wrmem_M~q  & !aluout_M[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~93 .extended_lut = "off";
defparam \dbus[2]~93 .lut_mask = 64'h00000000F000F000;
defparam \dbus[2]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N14
dffeas \switches|sdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2] .is_wysiwyg = "true";
defparam \switches|sdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y15_N8
dffeas \timer|lim[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[2]~113_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[2] .is_wysiwyg = "true";
defparam \timer|lim[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \dbus[2]~90 (
// Equation(s):
// \dbus[2]~90_combout  = ( \timer|lim [2] & ( (!\dbus[8]~5_combout ) # (\timer|cnt [2]) ) ) # ( !\timer|lim [2] & ( (\dbus[8]~5_combout  & \timer|cnt [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\timer|cnt [2]),
	.datae(gnd),
	.dataf(!\timer|lim [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~90 .extended_lut = "off";
defparam \dbus[2]~90 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dbus[2]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \dbus[2]~94 (
// Equation(s):
// \dbus[2]~94_combout  = ( \switches|sdata [2] & ( (\dbus[2]~93_combout  & (\Equal4~5_combout  & ((!\KEY[2]~input_o ) # (\aluout_M[4]~DUPLICATE_q )))) ) ) # ( !\switches|sdata [2] & ( (\dbus[2]~93_combout  & (!\aluout_M[4]~DUPLICATE_q  & (\Equal4~5_combout  
// & !\KEY[2]~input_o ))) ) )

	.dataa(!\dbus[2]~93_combout ),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\Equal4~5_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\switches|sdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~94 .extended_lut = "off";
defparam \dbus[2]~94 .lut_mask = 64'h0400040005010501;
defparam \dbus[2]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \dbus[2]~113 (
// Equation(s):
// \dbus[2]~113_combout  = ( \dbus[2]~111_combout  ) # ( !\dbus[2]~111_combout  & ( (((\dbus[2]~4_combout  & \dbus[2]~90_combout )) # (\dbus[2]~94_combout )) # (\dbus[2]~92_combout ) ) )

	.dataa(!\dbus[2]~4_combout ),
	.datab(!\dbus[2]~92_combout ),
	.datac(!\dbus[2]~90_combout ),
	.datad(!\dbus[2]~94_combout ),
	.datae(gnd),
	.dataf(!\dbus[2]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~113 .extended_lut = "off";
defparam \dbus[2]~113 .lut_mask = 64'h37FF37FFFFFFFFFF;
defparam \dbus[2]~113 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~113_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C2C3515A68A89949E51FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~113_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \dbus[2]~111 (
// Equation(s):
// \dbus[2]~111_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & !\dbus~1_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~111 .extended_lut = "off";
defparam \dbus[2]~111 .lut_mask = 64'h0C000C003F003F00;
defparam \dbus[2]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \dbus[2]~112 (
// Equation(s):
// \dbus[2]~112_combout  = ( \KEY[2]~input_o  & ( \dbus[2]~111_combout  ) ) # ( !\KEY[2]~input_o  & ( \dbus[2]~111_combout  ) ) # ( \KEY[2]~input_o  & ( !\dbus[2]~111_combout  & ( (\dbus[2]~93_combout  & (\aluout_M[4]~DUPLICATE_q  & (\Equal4~5_combout  & 
// \switches|sdata [2]))) ) ) ) # ( !\KEY[2]~input_o  & ( !\dbus[2]~111_combout  & ( (\dbus[2]~93_combout  & (\Equal4~5_combout  & ((!\aluout_M[4]~DUPLICATE_q ) # (\switches|sdata [2])))) ) ) )

	.dataa(!\dbus[2]~93_combout ),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\Equal4~5_combout ),
	.datad(!\switches|sdata [2]),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\dbus[2]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~112 .extended_lut = "off";
defparam \dbus[2]~112 .lut_mask = 64'h04050001FFFFFFFF;
defparam \dbus[2]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N45
cyclonev_lcell_comb \dbus[2]~91 (
// Equation(s):
// \dbus[2]~91_combout  = ( \dbus[2]~4_combout  & ( \dbus[2]~90_combout  ) )

	.dataa(!\dbus[2]~90_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~91 .extended_lut = "off";
defparam \dbus[2]~91 .lut_mask = 64'h0000000055555555;
defparam \dbus[2]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \timer|cnt~1 (
// Equation(s):
// \timer|cnt~1_combout  = ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & \timer|lim[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|wrCnt~0_combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~1 .extended_lut = "off";
defparam \timer|cnt~1 .lut_mask = 64'h0000000000F000F0;
defparam \timer|cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~116_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N45
cyclonev_lcell_comb \keys|prev[2]~5 (
// Equation(s):
// \keys|prev[2]~5_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[2]~5 .extended_lut = "off";
defparam \keys|prev[2]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \keys|prev[3]~1 (
// Equation(s):
// \keys|prev[3]~1_combout  = ( \dbus[1]~0_combout  & ( (!\aluout_M[4]~DUPLICATE_q  & (!aluout_M[2] $ (\wrmem_M~q ))) ) )

	.dataa(!aluout_M[2]),
	.datab(!\wrmem_M~q ),
	.datac(gnd),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~1 .extended_lut = "off";
defparam \keys|prev[3]~1 .lut_mask = 64'h0000000099009900;
defparam \keys|prev[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N21
cyclonev_lcell_comb \keys|prev[0]~3 (
// Equation(s):
// \keys|prev[0]~3_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[0]~3 .extended_lut = "off";
defparam \keys|prev[0]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \keys|prev[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \keys|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[0] .is_wysiwyg = "true";
defparam \keys|prev[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \keys|prev[1]~4 (
// Equation(s):
// \keys|prev[1]~4_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[1]~4 .extended_lut = "off";
defparam \keys|prev[1]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \keys|prev[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \keys|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[1] .is_wysiwyg = "true";
defparam \keys|prev[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N39
cyclonev_lcell_comb \keys|Equal2~0 (
// Equation(s):
// \keys|Equal2~0_combout  = ( \keys|prev [0] & ( \keys|prev [1] & ( (!\KEY[1]~input_o  & !\KEY[0]~input_o ) ) ) ) # ( !\keys|prev [0] & ( \keys|prev [1] & ( (!\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) ) # ( \keys|prev [0] & ( !\keys|prev [1] & ( 
// (\KEY[1]~input_o  & !\KEY[0]~input_o ) ) ) ) # ( !\keys|prev [0] & ( !\keys|prev [1] & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\keys|prev [0]),
	.dataf(!\keys|prev [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~0 .extended_lut = "off";
defparam \keys|Equal2~0 .lut_mask = 64'h050550500A0AA0A0;
defparam \keys|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \keys|prev[3]~2 (
// Equation(s):
// \keys|prev[3]~2_combout  = ( \keys|Equal2~0_combout  & ( (\keys|Equal2~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal4~5_combout ) # (!\keys|prev[3]~1_combout )))) ) )

	.dataa(!\keys|Equal2~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal4~5_combout ),
	.datad(!\keys|prev[3]~1_combout ),
	.datae(gnd),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~2 .extended_lut = "off";
defparam \keys|prev[3]~2 .lut_mask = 64'h0000000011101110;
defparam \keys|prev[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N47
dffeas \keys|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[2] .is_wysiwyg = "true";
defparam \keys|prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \keys|prev[3]~6 (
// Equation(s):
// \keys|prev[3]~6_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~6 .extended_lut = "off";
defparam \keys|prev[3]~6 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \keys|prev[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N49
dffeas \keys|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[3] .is_wysiwyg = "true";
defparam \keys|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N51
cyclonev_lcell_comb \keys|Equal2~1 (
// Equation(s):
// \keys|Equal2~1_combout  = ( \KEY[2]~input_o  & ( (!\keys|prev [2] & (!\KEY[3]~input_o  $ (!\keys|prev [3]))) ) ) # ( !\KEY[2]~input_o  & ( (\keys|prev [2] & (!\KEY[3]~input_o  $ (!\keys|prev [3]))) ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(!\keys|prev [2]),
	.datad(!\keys|prev [3]),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~1 .extended_lut = "off";
defparam \keys|Equal2~1 .lut_mask = 64'h030C030C30C030C0;
defparam \keys|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \keys|prev[3]~0 (
// Equation(s):
// \keys|prev[3]~0_combout  = ( \dbus[1]~0_combout  & ( (!aluout_M[2] & (!\wrmem_M~q  & !\aluout_M[4]~DUPLICATE_q )) ) )

	.dataa(!aluout_M[2]),
	.datab(!\wrmem_M~q ),
	.datac(!\aluout_M[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~0 .extended_lut = "off";
defparam \keys|prev[3]~0 .lut_mask = 64'h0000000080808080;
defparam \keys|prev[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \keys|ready~0 (
// Equation(s):
// \keys|ready~0_combout  = ( \keys|ready~q  & ( \Equal4~5_combout  & ( (!\keys|prev[3]~0_combout ) # ((!\keys|prev[3]~1_combout  & ((!\keys|Equal2~1_combout ) # (!\keys|Equal2~0_combout )))) ) ) ) # ( !\keys|ready~q  & ( \Equal4~5_combout  & ( 
// (!\keys|prev[3]~1_combout  & ((!\keys|Equal2~1_combout ) # (!\keys|Equal2~0_combout ))) ) ) ) # ( \keys|ready~q  & ( !\Equal4~5_combout  ) ) # ( !\keys|ready~q  & ( !\Equal4~5_combout  & ( (!\keys|Equal2~1_combout ) # (!\keys|Equal2~0_combout ) ) ) )

	.dataa(!\keys|Equal2~1_combout ),
	.datab(!\keys|Equal2~0_combout ),
	.datac(!\keys|prev[3]~1_combout ),
	.datad(!\keys|prev[3]~0_combout ),
	.datae(!\keys|ready~q ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~0 .extended_lut = "off";
defparam \keys|ready~0 .lut_mask = 64'hEEEEFFFFE0E0FFE0;
defparam \keys|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N8
dffeas \keys|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready .is_wysiwyg = "true";
defparam \keys|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \timer|ready~0 (
// Equation(s):
// \timer|ready~0_combout  = ( \timer|lim[0]~1_combout  & ( !\timer|wrCtl~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|wrCtl~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|lim[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~0 .extended_lut = "off";
defparam \timer|ready~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \timer|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N32
dffeas \timer|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|ready .is_wysiwyg = "true";
defparam \timer|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \timer|ready~1 (
// Equation(s):
// \timer|ready~1_combout  = ( \timer|atLim~combout  & ( (\timer|cnt~0_combout  & \timer|lim[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt~0_combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(gnd),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~1 .extended_lut = "off";
defparam \timer|ready~1 .lut_mask = 64'h00000000000F000F;
defparam \timer|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \timer|ready~2 (
// Equation(s):
// \timer|ready~2_combout  = ( \timer|ready~q  & ( \timer|ready~1_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( !\timer|ready~q  & ( \timer|ready~1_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( \timer|ready~q  & ( !\timer|ready~1_combout  & ( 
// (!\timer|wrCnt~0_combout  & (((!\timer|ready~0_combout ) # (\dbus[0]~105_combout )) # (\dbus[0]~103_combout ))) ) ) )

	.dataa(!\dbus[0]~103_combout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\dbus[0]~105_combout ),
	.datad(!\timer|ready~0_combout ),
	.datae(!\timer|ready~q ),
	.dataf(!\timer|ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~2 .extended_lut = "off";
defparam \timer|ready~2 .lut_mask = 64'h0000CC4CCCCCCCCC;
defparam \timer|ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \timer|ready~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|ready~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|ready~DUPLICATE .is_wysiwyg = "true";
defparam \timer|ready~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \timer|lim[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[0]~116_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[0] .is_wysiwyg = "true";
defparam \timer|lim[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \dbus[0]~123 (
// Equation(s):
// \dbus[0]~123_combout  = ( !\dbus[8]~5_combout  & ( (\timer|DBUS[31]~1_combout  & ((!\dbus[2]~3_combout  & (((\timer|lim [0])))) # (\dbus[2]~3_combout  & (\timer|ready~DUPLICATE_q  & ((!\wrmem_M~q ) # (\timer|lim [0])))))) ) ) # ( \dbus[8]~5_combout  & ( 
// (\timer|DBUS[31]~1_combout  & ((!\dbus[2]~3_combout  & (((\timer|cnt [0])))) # (\dbus[2]~3_combout  & (\timer|ready~DUPLICATE_q  & ((!\wrmem_M~q ) # (\timer|cnt [0])))))) ) )

	.dataa(!\timer|DBUS[31]~1_combout ),
	.datab(!\timer|ready~DUPLICATE_q ),
	.datac(!\timer|cnt [0]),
	.datad(!\wrmem_M~q ),
	.datae(!\dbus[8]~5_combout ),
	.dataf(!\dbus[2]~3_combout ),
	.datag(!\timer|lim [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~123 .extended_lut = "on";
defparam \dbus[0]~123 .lut_mask = 64'h0505050511011101;
defparam \dbus[0]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \dbus[2]~35 (
// Equation(s):
// \dbus[2]~35_combout  = ( \aluout_M[4]~DUPLICATE_q  & ( \Equal4~5_combout  & ( (!\wrmem_M~q  & (!aluout_M[2] & \dbus[1]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[2]),
	.datad(!\dbus[1]~0_combout ),
	.datae(!\aluout_M[4]~DUPLICATE_q ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~35 .extended_lut = "off";
defparam \dbus[2]~35 .lut_mask = 64'h00000000000000C0;
defparam \dbus[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N40
dffeas \switches|sdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4] .is_wysiwyg = "true";
defparam \switches|sdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N51
cyclonev_lcell_comb \switches|prev[9]~0 (
// Equation(s):
// \switches|prev[9]~0_combout  = ( \Equal4~5_combout  & ( (\switches|Equal3~4_combout  & (!\switches|ready~0_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) # ( !\Equal4~5_combout  & ( (\switches|Equal3~4_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\switches|Equal3~4_combout ),
	.datab(gnd),
	.datac(!\switches|ready~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~0 .extended_lut = "off";
defparam \switches|prev[9]~0 .lut_mask = 64'h0055005500500050;
defparam \switches|prev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N14
dffeas \switches|prev[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[4] .is_wysiwyg = "true";
defparam \switches|prev[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N53
dffeas \switches|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[3] .is_wysiwyg = "true";
defparam \switches|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \switches|Equal3~1 (
// Equation(s):
// \switches|Equal3~1_combout  = ( \switches|prev [3] & ( (\switches|sdata [3] & (!\switches|prev [4] $ (\switches|sdata [4]))) ) ) # ( !\switches|prev [3] & ( (!\switches|sdata [3] & (!\switches|prev [4] $ (\switches|sdata [4]))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [4]),
	.datac(!\switches|sdata [3]),
	.datad(!\switches|sdata [4]),
	.datae(gnd),
	.dataf(!\switches|prev [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~1 .extended_lut = "off";
defparam \switches|Equal3~1 .lut_mask = 64'hC030C0300C030C03;
defparam \switches|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \switches|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[2] .is_wysiwyg = "true";
defparam \switches|prev[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N44
dffeas \switches|sdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0] .is_wysiwyg = "true";
defparam \switches|sdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N21
cyclonev_lcell_comb \switches|prev[0]~feeder (
// Equation(s):
// \switches|prev[0]~feeder_combout  = ( \switches|sdata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|sdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[0]~feeder .extended_lut = "off";
defparam \switches|prev[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|prev[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N22
dffeas \switches|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|prev[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[0] .is_wysiwyg = "true";
defparam \switches|prev[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \switches|sdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[1] .is_wysiwyg = "true";
defparam \switches|sdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \switches|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[1] .is_wysiwyg = "true";
defparam \switches|prev[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N12
cyclonev_lcell_comb \switches|Equal3~0 (
// Equation(s):
// \switches|Equal3~0_combout  = ( \switches|sdata [2] & ( \switches|sdata [1] & ( (\switches|prev [2] & (\switches|prev [1] & (!\switches|sdata [0] $ (\switches|prev [0])))) ) ) ) # ( !\switches|sdata [2] & ( \switches|sdata [1] & ( (!\switches|prev [2] & 
// (\switches|prev [1] & (!\switches|sdata [0] $ (\switches|prev [0])))) ) ) ) # ( \switches|sdata [2] & ( !\switches|sdata [1] & ( (\switches|prev [2] & (!\switches|prev [1] & (!\switches|sdata [0] $ (\switches|prev [0])))) ) ) ) # ( !\switches|sdata [2] & 
// ( !\switches|sdata [1] & ( (!\switches|prev [2] & (!\switches|prev [1] & (!\switches|sdata [0] $ (\switches|prev [0])))) ) ) )

	.dataa(!\switches|prev [2]),
	.datab(!\switches|sdata [0]),
	.datac(!\switches|prev [0]),
	.datad(!\switches|prev [1]),
	.datae(!\switches|sdata [2]),
	.dataf(!\switches|sdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~0 .extended_lut = "off";
defparam \switches|Equal3~0 .lut_mask = 64'h8200410000820041;
defparam \switches|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N34
dffeas \switches|sdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5] .is_wysiwyg = "true";
defparam \switches|sdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \switches|prev[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[5] .is_wysiwyg = "true";
defparam \switches|prev[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N32
dffeas \switches|sdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[9] .is_wysiwyg = "true";
defparam \switches|sdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N59
dffeas \switches|prev[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[9] .is_wysiwyg = "true";
defparam \switches|prev[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas \switches|sdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[8] .is_wysiwyg = "true";
defparam \switches|sdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N41
dffeas \switches|prev[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[8] .is_wysiwyg = "true";
defparam \switches|prev[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N57
cyclonev_lcell_comb \switches|Equal3~3 (
// Equation(s):
// \switches|Equal3~3_combout  = ( \switches|sdata [8] & ( (\switches|prev [8] & (!\switches|sdata [9] $ (\switches|prev [9]))) ) ) # ( !\switches|sdata [8] & ( (!\switches|prev [8] & (!\switches|sdata [9] $ (\switches|prev [9]))) ) )

	.dataa(!\switches|sdata [9]),
	.datab(!\switches|prev [9]),
	.datac(!\switches|prev [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|sdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~3 .extended_lut = "off";
defparam \switches|Equal3~3 .lut_mask = 64'h9090909009090909;
defparam \switches|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \switches|sdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6] .is_wysiwyg = "true";
defparam \switches|sdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N35
dffeas \switches|prev[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[6] .is_wysiwyg = "true";
defparam \switches|prev[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \switches|sdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7] .is_wysiwyg = "true";
defparam \switches|sdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N50
dffeas \switches|prev[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[7] .is_wysiwyg = "true";
defparam \switches|prev[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \switches|Equal3~2 (
// Equation(s):
// \switches|Equal3~2_combout  = ( \switches|prev [7] & ( (\switches|sdata [7] & (!\switches|prev [6] $ (\switches|sdata [6]))) ) ) # ( !\switches|prev [7] & ( (!\switches|sdata [7] & (!\switches|prev [6] $ (\switches|sdata [6]))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [6]),
	.datac(!\switches|sdata [6]),
	.datad(!\switches|sdata [7]),
	.datae(gnd),
	.dataf(!\switches|prev [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~2 .extended_lut = "off";
defparam \switches|Equal3~2 .lut_mask = 64'hC300C30000C300C3;
defparam \switches|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \switches|Equal3~4 (
// Equation(s):
// \switches|Equal3~4_combout  = ( \switches|sdata [5] & ( \switches|Equal3~2_combout  & ( (\switches|Equal3~1_combout  & (\switches|Equal3~0_combout  & (\switches|prev [5] & \switches|Equal3~3_combout ))) ) ) ) # ( !\switches|sdata [5] & ( 
// \switches|Equal3~2_combout  & ( (\switches|Equal3~1_combout  & (\switches|Equal3~0_combout  & (!\switches|prev [5] & \switches|Equal3~3_combout ))) ) ) )

	.dataa(!\switches|Equal3~1_combout ),
	.datab(!\switches|Equal3~0_combout ),
	.datac(!\switches|prev [5]),
	.datad(!\switches|Equal3~3_combout ),
	.datae(!\switches|sdata [5]),
	.dataf(!\switches|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~4 .extended_lut = "off";
defparam \switches|Equal3~4 .lut_mask = 64'h0000000000100001;
defparam \switches|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N18
cyclonev_lcell_comb \switches|ready~1 (
// Equation(s):
// \switches|ready~1_combout  = ( !\switches|Equal3~4_combout  & ( (!\switches|ready~0_combout ) # (!\Equal4~5_combout ) ) )

	.dataa(gnd),
	.datab(!\switches|ready~0_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~1 .extended_lut = "off";
defparam \switches|ready~1 .lut_mask = 64'hFCFCFCFC00000000;
defparam \switches|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N21
cyclonev_lcell_comb \switches|ready~2 (
// Equation(s):
// \switches|ready~2_combout  = ( \switches|ready~1_combout  ) # ( !\switches|ready~1_combout  & ( (!\dbus[2]~35_combout  & \switches|ready~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[2]~35_combout ),
	.datad(!\switches|ready~q ),
	.datae(gnd),
	.dataf(!\switches|ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~2 .extended_lut = "off";
defparam \switches|ready~2 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \switches|ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N22
dffeas \switches|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready .is_wysiwyg = "true";
defparam \switches|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N27
cyclonev_lcell_comb \dbus[0]~104 (
// Equation(s):
// \dbus[0]~104_combout  = ( aluout_M[2] & ( (\switches|ready~q  & \switches|DBUS[31]~0_combout ) ) ) # ( !aluout_M[2] & ( (\switches|DBUS[31]~0_combout  & \switches|sdata [0]) ) )

	.dataa(!\switches|ready~q ),
	.datab(!\switches|DBUS[31]~0_combout ),
	.datac(!\switches|sdata [0]),
	.datad(gnd),
	.datae(!aluout_M[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~104 .extended_lut = "off";
defparam \dbus[0]~104 .lut_mask = 64'h0303111103031111;
defparam \dbus[0]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N15
cyclonev_lcell_comb \dbus[0]~105 (
// Equation(s):
// \dbus[0]~105_combout  = ( \KEY[0]~input_o  & ( \dbus[0]~104_combout  ) ) # ( !\KEY[0]~input_o  & ( \dbus[0]~104_combout  ) ) # ( \KEY[0]~input_o  & ( !\dbus[0]~104_combout  & ( ((\keys|DBUS[31]~1_combout  & (\keys|ready~q  & \dbus[3]~100_combout ))) # 
// (\dbus[0]~123_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( !\dbus[0]~104_combout  & ( ((\keys|DBUS[31]~1_combout  & ((!\dbus[3]~100_combout ) # (\keys|ready~q )))) # (\dbus[0]~123_combout ) ) ) )

	.dataa(!\keys|DBUS[31]~1_combout ),
	.datab(!\keys|ready~q ),
	.datac(!\dbus[0]~123_combout ),
	.datad(!\dbus[3]~100_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\dbus[0]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~105 .extended_lut = "off";
defparam \dbus[0]~105 .lut_mask = 64'h5F1F0F1FFFFFFFFF;
defparam \dbus[0]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \HexOut[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \led[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led[0] .is_wysiwyg = "true";
defparam \led[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \wregval_M[0]~71 (
// Equation(s):
// \wregval_M[0]~71_combout  = ( led[0] & ( !\memout_M[0]~0_combout  & ( (\Equal4~5_combout  & (((HexOut[0] & \Equal4~6_combout )) # (\wregval_M[8]~0_combout ))) ) ) ) # ( !led[0] & ( !\memout_M[0]~0_combout  & ( (HexOut[0] & (\Equal4~5_combout  & 
// \Equal4~6_combout )) ) ) )

	.dataa(!HexOut[0]),
	.datab(!\Equal4~5_combout ),
	.datac(!\wregval_M[8]~0_combout ),
	.datad(!\Equal4~6_combout ),
	.datae(!led[0]),
	.dataf(!\memout_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~71 .extended_lut = "off";
defparam \wregval_M[0]~71 .lut_mask = 64'h0011031300000000;
defparam \wregval_M[0]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N46
dffeas \regs~1056 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1056 .is_wysiwyg = "true";
defparam \regs~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N28
dffeas \regs~544 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~544 .is_wysiwyg = "true";
defparam \regs~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \regs~1568DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1568DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1568DUPLICATE .is_wysiwyg = "true";
defparam \regs~1568DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N52
dffeas \regs~32DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32DUPLICATE .is_wysiwyg = "true";
defparam \regs~32DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N33
cyclonev_lcell_comb \regs~2726 (
// Equation(s):
// \regs~2726_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1568DUPLICATE_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~544_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1056_q  ) ) ) # ( !\imem~14_combout 
//  & ( !\imem~22_combout  & ( \regs~32DUPLICATE_q  ) ) )

	.dataa(!\regs~1056_q ),
	.datab(!\regs~544_q ),
	.datac(!\regs~1568DUPLICATE_q ),
	.datad(!\regs~32DUPLICATE_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2726 .extended_lut = "off";
defparam \regs~2726 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~2726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \regs~1600feeder (
// Equation(s):
// \regs~1600feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1600feeder .extended_lut = "off";
defparam \regs~1600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \regs~1600 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1600 .is_wysiwyg = "true";
defparam \regs~1600 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N58
dffeas \regs~1088 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1088 .is_wysiwyg = "true";
defparam \regs~1088 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \regs~576feeder (
// Equation(s):
// \regs~576feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~576feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~576feeder .extended_lut = "off";
defparam \regs~576feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~576feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \regs~576 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~576feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~576 .is_wysiwyg = "true";
defparam \regs~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \regs~2727 (
// Equation(s):
// \regs~2727_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1600_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1088_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~576_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~64_q  ) ) )

	.dataa(!\regs~64_q ),
	.datab(!\regs~1600_q ),
	.datac(!\regs~1088_q ),
	.datad(!\regs~576_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2727 .extended_lut = "off";
defparam \regs~2727 .lut_mask = 64'h555500FF0F0F3333;
defparam \regs~2727 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N26
dffeas \regs~1536 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1536 .is_wysiwyg = "true";
defparam \regs~1536 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \regs~0feeder (
// Equation(s):
// \regs~0feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0feeder .extended_lut = "off";
defparam \regs~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N53
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N27
cyclonev_lcell_comb \regs~1024feeder (
// Equation(s):
// \regs~1024feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1024feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1024feeder .extended_lut = "off";
defparam \regs~1024feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1024feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \regs~1024 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1024 .is_wysiwyg = "true";
defparam \regs~1024 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \regs~512feeder (
// Equation(s):
// \regs~512feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~512feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~512feeder .extended_lut = "off";
defparam \regs~512feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~512feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N13
dffeas \regs~512 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~512 .is_wysiwyg = "true";
defparam \regs~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N27
cyclonev_lcell_comb \regs~2725 (
// Equation(s):
// \regs~2725_combout  = ( \regs~512_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1536_q ) ) ) ) # ( !\regs~512_q  & ( \imem~22_combout  & ( (\regs~1536_q  & \imem~14_combout ) ) ) ) # ( \regs~512_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & (\regs~0_q )) # (\imem~14_combout  & ((\regs~1024_q ))) ) ) ) # ( !\regs~512_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & (\regs~0_q )) # (\imem~14_combout  & ((\regs~1024_q ))) ) ) )

	.dataa(!\regs~1536_q ),
	.datab(!\regs~0_q ),
	.datac(!\regs~1024_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~512_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2725 .extended_lut = "off";
defparam \regs~2725 .lut_mask = 64'h330F330F0055FF55;
defparam \regs~2725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \regs~1632 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1632 .is_wysiwyg = "true";
defparam \regs~1632 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \regs~1120DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1120DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1120DUPLICATE .is_wysiwyg = "true";
defparam \regs~1120DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \regs~96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~96 .is_wysiwyg = "true";
defparam \regs~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \regs~608feeder (
// Equation(s):
// \regs~608feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~608feeder .extended_lut = "off";
defparam \regs~608feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \regs~608DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~608DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~608DUPLICATE .is_wysiwyg = "true";
defparam \regs~608DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \regs~2728 (
// Equation(s):
// \regs~2728_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1632_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~608DUPLICATE_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1120DUPLICATE_q  ) ) ) # ( 
// !\imem~14_combout  & ( !\imem~22_combout  & ( \regs~96_q  ) ) )

	.dataa(!\regs~1632_q ),
	.datab(!\regs~1120DUPLICATE_q ),
	.datac(!\regs~96_q ),
	.datad(!\regs~608DUPLICATE_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2728 .extended_lut = "off";
defparam \regs~2728 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~2728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N15
cyclonev_lcell_comb \regs~2729 (
// Equation(s):
// \regs~2729_combout  = ( \regs~2725_combout  & ( \regs~2728_combout  & ( (!\imem~13_combout  & (((!\imem~18_combout ) # (\regs~2727_combout )))) # (\imem~13_combout  & (((\imem~18_combout )) # (\regs~2726_combout ))) ) ) ) # ( !\regs~2725_combout  & ( 
// \regs~2728_combout  & ( (!\imem~13_combout  & (((\regs~2727_combout  & \imem~18_combout )))) # (\imem~13_combout  & (((\imem~18_combout )) # (\regs~2726_combout ))) ) ) ) # ( \regs~2725_combout  & ( !\regs~2728_combout  & ( (!\imem~13_combout  & 
// (((!\imem~18_combout ) # (\regs~2727_combout )))) # (\imem~13_combout  & (\regs~2726_combout  & ((!\imem~18_combout )))) ) ) ) # ( !\regs~2725_combout  & ( !\regs~2728_combout  & ( (!\imem~13_combout  & (((\regs~2727_combout  & \imem~18_combout )))) # 
// (\imem~13_combout  & (\regs~2726_combout  & ((!\imem~18_combout )))) ) ) )

	.dataa(!\regs~2726_combout ),
	.datab(!\regs~2727_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~2725_combout ),
	.dataf(!\regs~2728_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2729 .extended_lut = "off";
defparam \regs~2729 .lut_mask = 64'h0530F530053FF53F;
defparam \regs~2729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( !\Selector37~2_combout  & ( (\regs~2729_combout  & ((!\WideOr2~1_combout  & (\regs~2064_combout )) # (\WideOr2~1_combout  & ((\aluin2_A[0]~3_combout ))))) ) )

	.dataa(!\regs~2064_combout ),
	.datab(!\aluin2_A[0]~3_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2729_combout ),
	.datae(gnd),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0053005300000000;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2064_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~89_combout )))) ) + ( \regs~2729_combout  ) + ( \Add2~130_cout  ))
// \Add2~2  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2064_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~89_combout )))) ) + ( \regs~2729_combout  ) + ( \Add2~130_cout  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2064_combout ),
	.datad(!\imem~89_combout ),
	.datae(gnd),
	.dataf(!\regs~2729_combout ),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \regs~2729_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2064_combout )))) # (\WideOr2~1_combout  & (((\imem~89_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( !VCC ))
// \Add1~2  = CARRY(( \regs~2729_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2064_combout )))) # (\WideOr2~1_combout  & (((\imem~89_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( !VCC ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2064_combout ),
	.datad(!\regs~2729_combout ),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \Add2~1_sumout  & ( \Add1~1_sumout  & ( (!\Selector36~1_combout  & (!\Selector37~2_combout )) # (\Selector36~1_combout  & (!\Selector35~0_combout  $ (((!\Selector37~2_combout  & !\Selector31~5_combout ))))) ) ) ) # ( 
// !\Add2~1_sumout  & ( \Add1~1_sumout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\Selector31~5_combout  & \Selector36~1_combout ))))) # (\Selector37~2_combout  & (((!\Selector35~0_combout  & \Selector36~1_combout )))) ) ) ) # ( 
// \Add2~1_sumout  & ( !\Add1~1_sumout  & ( (!\Selector36~1_combout  & (!\Selector37~2_combout  & ((\Selector35~0_combout )))) # (\Selector36~1_combout  & ((!\Selector31~5_combout  $ (!\Selector35~0_combout )))) ) ) ) # ( !\Add2~1_sumout  & ( !\Add1~1_sumout 
//  & ( (\Selector36~1_combout  & (!\Selector31~5_combout  $ (!\Selector35~0_combout ))) ) ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\Selector31~5_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\Add2~1_sumout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h003C0A3CA078AA78;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( \Selector36~1_combout  & ( !\Selector37~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "off";
defparam \Selector31~13 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \Selector31~14 (
// Equation(s):
// \Selector31~14_combout  = ( \Selector31~13_combout  & ( \regs~2064_combout  & ( !\Selector35~0_combout  $ (((!\regs~2729_combout  & (\WideOr2~1_combout  & !\aluin2_A[0]~3_combout )))) ) ) ) # ( \Selector31~13_combout  & ( !\regs~2064_combout  & ( 
// !\Selector35~0_combout  $ (((!\regs~2729_combout  & ((!\WideOr2~1_combout ) # (!\aluin2_A[0]~3_combout ))))) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\regs~2729_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[0]~3_combout ),
	.datae(!\Selector31~13_combout ),
	.dataf(!\regs~2064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~14 .extended_lut = "off";
defparam \Selector31~14 .lut_mask = 64'h0000666A0000A6AA;
defparam \Selector31~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N28
dffeas \regs~1209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1209 .is_wysiwyg = "true";
defparam \regs~1209 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N32
dffeas \regs~1273 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1273 .is_wysiwyg = "true";
defparam \regs~1273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \regs~1241feeder (
// Equation(s):
// \regs~1241feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1241feeder .extended_lut = "off";
defparam \regs~1241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N8
dffeas \regs~1241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1241 .is_wysiwyg = "true";
defparam \regs~1241 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N2
dffeas \regs~1145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1145 .is_wysiwyg = "true";
defparam \regs~1145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \regs~1081feeder (
// Equation(s):
// \regs~1081feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1081feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1081feeder .extended_lut = "off";
defparam \regs~1081feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1081feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \regs~1081 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1081 .is_wysiwyg = "true";
defparam \regs~1081 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N40
dffeas \regs~1113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1113 .is_wysiwyg = "true";
defparam \regs~1113 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N35
dffeas \regs~1049 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1049 .is_wysiwyg = "true";
defparam \regs~1049 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \regs~2852 (
// Equation(s):
// \regs~2852_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1049_q ))) # (\imem~30_combout  & (\regs~1081_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1113_q ))) # (\imem~30_combout  & (\regs~1145_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1145_q ),
	.datab(!\regs~1081_q ),
	.datac(!\regs~1113_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1049_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2852 .extended_lut = "on";
defparam \regs~2852 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2852 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N29
dffeas \regs~1177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1177 .is_wysiwyg = "true";
defparam \regs~1177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \regs~2140 (
// Equation(s):
// \regs~2140_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2852_combout )))) # (\imem~23_combout  & ((!\regs~2852_combout  & ((\regs~1177_q ))) # (\regs~2852_combout  & (\regs~1209_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2852_combout )))) # (\imem~23_combout  & ((!\regs~2852_combout  & ((\regs~1241_q ))) # (\regs~2852_combout  & (\regs~1273_q ))))) ) )

	.dataa(!\regs~1209_q ),
	.datab(!\regs~1273_q ),
	.datac(!\regs~1241_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2852_combout ),
	.datag(!\regs~1177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2140 .extended_lut = "on";
defparam \regs~2140 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N38
dffeas \regs~761 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~761 .is_wysiwyg = "true";
defparam \regs~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N17
dffeas \regs~697 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~697 .is_wysiwyg = "true";
defparam \regs~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N59
dffeas \regs~729 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~729 .is_wysiwyg = "true";
defparam \regs~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \regs~569 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~569 .is_wysiwyg = "true";
defparam \regs~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N49
dffeas \regs~601 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~601 .is_wysiwyg = "true";
defparam \regs~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N16
dffeas \regs~537 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~537 .is_wysiwyg = "true";
defparam \regs~537 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N30
cyclonev_lcell_comb \regs~2856 (
// Equation(s):
// \regs~2856_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~537_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~569_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~601_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~633_q )))) ) )

	.dataa(!\regs~633_q ),
	.datab(!\regs~569_q ),
	.datac(!\regs~601_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2856 .extended_lut = "on";
defparam \regs~2856 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2856 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N49
dffeas \regs~665 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~665 .is_wysiwyg = "true";
defparam \regs~665 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \regs~2144 (
// Equation(s):
// \regs~2144_combout  = ( !\imem~26_combout  & ( ((!\regs~2856_combout  & (((\regs~665_q  & \imem~23_combout )))) # (\regs~2856_combout  & (((!\imem~23_combout )) # (\regs~697_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~2856_combout  & (((\regs~729_q  & 
// \imem~23_combout )))) # (\regs~2856_combout  & (((!\imem~23_combout )) # (\regs~761_q )))) ) )

	.dataa(!\regs~761_q ),
	.datab(!\regs~697_q ),
	.datac(!\regs~729_q ),
	.datad(!\regs~2856_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2144 .extended_lut = "on";
defparam \regs~2144 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N2
dffeas \regs~249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~249 .is_wysiwyg = "true";
defparam \regs~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N10
dffeas \regs~185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~185 .is_wysiwyg = "true";
defparam \regs~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \regs~217feeder (
// Equation(s):
// \regs~217feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~217feeder .extended_lut = "off";
defparam \regs~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N4
dffeas \regs~217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~217 .is_wysiwyg = "true";
defparam \regs~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N40
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N26
dffeas \regs~121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~121 .is_wysiwyg = "true";
defparam \regs~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N20
dffeas \regs~89 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89 .is_wysiwyg = "true";
defparam \regs~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \regs~25feeder (
// Equation(s):
// \regs~25feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~25feeder .extended_lut = "off";
defparam \regs~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N22
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N24
cyclonev_lcell_comb \regs~2848 (
// Equation(s):
// \regs~2848_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~25_q ))) # (\imem~30_combout  & (\regs~57_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~89_q ))) # (\imem~30_combout  & (\regs~121_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~57_q ),
	.datab(!\regs~121_q ),
	.datac(!\regs~89_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2848 .extended_lut = "on";
defparam \regs~2848 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2848 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \regs~153feeder (
// Equation(s):
// \regs~153feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~153feeder .extended_lut = "off";
defparam \regs~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N59
dffeas \regs~153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~153 .is_wysiwyg = "true";
defparam \regs~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N0
cyclonev_lcell_comb \regs~2136 (
// Equation(s):
// \regs~2136_combout  = ( !\imem~26_combout  & ( ((!\regs~2848_combout  & (((\regs~153_q  & \imem~23_combout )))) # (\regs~2848_combout  & (((!\imem~23_combout )) # (\regs~185_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~2848_combout  & (((\regs~217_q  & 
// \imem~23_combout )))) # (\regs~2848_combout  & (((!\imem~23_combout )) # (\regs~249_q )))) ) )

	.dataa(!\regs~249_q ),
	.datab(!\regs~185_q ),
	.datac(!\regs~217_q ),
	.datad(!\regs~2848_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2136 .extended_lut = "on";
defparam \regs~2136 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \regs~1593feeder (
// Equation(s):
// \regs~1593feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1593feeder .extended_lut = "off";
defparam \regs~1593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N16
dffeas \regs~1593 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1593 .is_wysiwyg = "true";
defparam \regs~1593 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \regs~1625 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1625 .is_wysiwyg = "true";
defparam \regs~1625 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \regs~1657 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1657 .is_wysiwyg = "true";
defparam \regs~1657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \regs~1561feeder (
// Equation(s):
// \regs~1561feeder_combout  = ( \wregval_M[25]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1561feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1561feeder .extended_lut = "off";
defparam \regs~1561feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1561feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N40
dffeas \regs~1561 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1561 .is_wysiwyg = "true";
defparam \regs~1561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \regs~2860 (
// Equation(s):
// \regs~2860_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1561_q ))) # (\imem~30_combout  & (\regs~1593_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1625_q )) # (\imem~30_combout  & ((\regs~1657_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1593_q ),
	.datac(!\regs~1625_q ),
	.datad(!\regs~1657_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2860 .extended_lut = "on";
defparam \regs~2860 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2860 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N28
dffeas \regs~1721 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1721 .is_wysiwyg = "true";
defparam \regs~1721 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N10
dffeas \regs~1753 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1753 .is_wysiwyg = "true";
defparam \regs~1753 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \regs~1785 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1785 .is_wysiwyg = "true";
defparam \regs~1785 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \regs~1689 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1689 .is_wysiwyg = "true";
defparam \regs~1689 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \regs~2148 (
// Equation(s):
// \regs~2148_combout  = ( !\imem~26_combout  & ( (!\regs~2860_combout  & (((\regs~1689_q  & ((\imem~23_combout )))))) # (\regs~2860_combout  & ((((!\imem~23_combout ))) # (\regs~1721_q ))) ) ) # ( \imem~26_combout  & ( (!\regs~2860_combout  & 
// (((\regs~1753_q  & ((\imem~23_combout )))))) # (\regs~2860_combout  & ((((!\imem~23_combout ) # (\regs~1785_q ))))) ) )

	.dataa(!\regs~2860_combout ),
	.datab(!\regs~1721_q ),
	.datac(!\regs~1753_q ),
	.datad(!\regs~1785_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2148 .extended_lut = "on";
defparam \regs~2148 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \regs~2152 (
// Equation(s):
// \regs~2152_combout  = ( \imem~6_combout  & ( \regs~2148_combout  & ( (\imem~3_combout ) # (\regs~2144_combout ) ) ) ) # ( !\imem~6_combout  & ( \regs~2148_combout  & ( (!\imem~3_combout  & ((\regs~2136_combout ))) # (\imem~3_combout  & (\regs~2140_combout 
// )) ) ) ) # ( \imem~6_combout  & ( !\regs~2148_combout  & ( (\regs~2144_combout  & !\imem~3_combout ) ) ) ) # ( !\imem~6_combout  & ( !\regs~2148_combout  & ( (!\imem~3_combout  & ((\regs~2136_combout ))) # (\imem~3_combout  & (\regs~2140_combout )) ) ) )

	.dataa(!\regs~2140_combout ),
	.datab(!\regs~2144_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\regs~2136_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\regs~2148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2152 .extended_lut = "off";
defparam \regs~2152 .lut_mask = 64'h05F5303005F53F3F;
defparam \regs~2152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N38
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \imem~96_combout  & ( \imem~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N41
dffeas \regs~1780 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1780 .is_wysiwyg = "true";
defparam \regs~1780 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N28
dffeas \regs~1748 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1748 .is_wysiwyg = "true";
defparam \regs~1748 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \regs~1716 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1716 .is_wysiwyg = "true";
defparam \regs~1716 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N10
dffeas \regs~1588 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1588 .is_wysiwyg = "true";
defparam \regs~1588 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \regs~1620DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1620DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1620DUPLICATE .is_wysiwyg = "true";
defparam \regs~1620DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N34
dffeas \regs~1652 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1652 .is_wysiwyg = "true";
defparam \regs~1652 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \regs~1556 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1556 .is_wysiwyg = "true";
defparam \regs~1556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \regs~3100 (
// Equation(s):
// \regs~3100_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1556_q ))) # (\imem~30_combout  & (\regs~1588_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1620DUPLICATE_q )) # (\imem~30_combout  & ((\regs~1652_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1588_q ),
	.datac(!\regs~1620DUPLICATE_q ),
	.datad(!\regs~1652_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3100 .extended_lut = "on";
defparam \regs~3100 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \regs~1684 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1684 .is_wysiwyg = "true";
defparam \regs~1684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \regs~2478 (
// Equation(s):
// \regs~2478_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3100_combout ))))) # (\imem~23_combout  & (((!\regs~3100_combout  & (\regs~1684_q )) # (\regs~3100_combout  & ((\regs~1716_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3100_combout ))))) # (\imem~23_combout  & (((!\regs~3100_combout  & ((\regs~1748_q ))) # (\regs~3100_combout  & (\regs~1780_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1780_q ),
	.datac(!\regs~1748_q ),
	.datad(!\regs~1716_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3100_combout ),
	.datag(!\regs~1684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2478 .extended_lut = "on";
defparam \regs~2478 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N2
dffeas \regs~244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~244 .is_wysiwyg = "true";
defparam \regs~244 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \regs~180feeder (
// Equation(s):
// \regs~180feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~180feeder .extended_lut = "off";
defparam \regs~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \regs~180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~180 .is_wysiwyg = "true";
defparam \regs~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \regs~212feeder (
// Equation(s):
// \regs~212feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~212feeder .extended_lut = "off";
defparam \regs~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N44
dffeas \regs~212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~212 .is_wysiwyg = "true";
defparam \regs~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \regs~52DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52DUPLICATE .is_wysiwyg = "true";
defparam \regs~52DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \regs~84feeder (
// Equation(s):
// \regs~84feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~84feeder .extended_lut = "off";
defparam \regs~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \regs~84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~84 .is_wysiwyg = "true";
defparam \regs~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N14
dffeas \regs~116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116 .is_wysiwyg = "true";
defparam \regs~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N43
dffeas \regs~20DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20DUPLICATE .is_wysiwyg = "true";
defparam \regs~20DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \regs~3088 (
// Equation(s):
// \regs~3088_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~20DUPLICATE_q  & (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~52DUPLICATE_q ))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & 
// (\regs~84_q  & (!\imem~23_combout ))) # (\imem~30_combout  & (((\regs~116_q ) # (\imem~23_combout ))))) ) )

	.dataa(!\regs~52DUPLICATE_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~84_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~116_q ),
	.datag(!\regs~20DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3088 .extended_lut = "on";
defparam \regs~3088 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~3088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \regs~148feeder (
// Equation(s):
// \regs~148feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~148feeder .extended_lut = "off";
defparam \regs~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N7
dffeas \regs~148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~148 .is_wysiwyg = "true";
defparam \regs~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \regs~2466 (
// Equation(s):
// \regs~2466_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3088_combout )))) # (\imem~23_combout  & ((!\regs~3088_combout  & ((\regs~148_q ))) # (\regs~3088_combout  & (\regs~180_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3088_combout )))) # (\imem~23_combout  & ((!\regs~3088_combout  & ((\regs~212_q ))) # (\regs~3088_combout  & (\regs~244_q ))))) ) )

	.dataa(!\regs~244_q ),
	.datab(!\regs~180_q ),
	.datac(!\regs~212_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3088_combout ),
	.datag(!\regs~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2466 .extended_lut = "on";
defparam \regs~2466 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N59
dffeas \regs~1268 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1268 .is_wysiwyg = "true";
defparam \regs~1268 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N47
dffeas \regs~1236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1236 .is_wysiwyg = "true";
defparam \regs~1236 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \regs~1204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1204 .is_wysiwyg = "true";
defparam \regs~1204 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \regs~1076 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1076 .is_wysiwyg = "true";
defparam \regs~1076 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \regs~1140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1140 .is_wysiwyg = "true";
defparam \regs~1140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \regs~1108feeder (
// Equation(s):
// \regs~1108feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1108feeder .extended_lut = "off";
defparam \regs~1108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \regs~1108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1108 .is_wysiwyg = "true";
defparam \regs~1108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \regs~1044feeder (
// Equation(s):
// \regs~1044feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1044feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1044feeder .extended_lut = "off";
defparam \regs~1044feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1044feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \regs~1044 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1044 .is_wysiwyg = "true";
defparam \regs~1044 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \regs~3092 (
// Equation(s):
// \regs~3092_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1044_q ))) # (\imem~30_combout  & (\regs~1076_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1108_q ))) # (\imem~30_combout  & (\regs~1140_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1076_q ),
	.datab(!\regs~1140_q ),
	.datac(!\regs~1108_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1044_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3092 .extended_lut = "on";
defparam \regs~3092 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \regs~1172feeder (
// Equation(s):
// \regs~1172feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1172feeder .extended_lut = "off";
defparam \regs~1172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N16
dffeas \regs~1172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1172 .is_wysiwyg = "true";
defparam \regs~1172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \regs~2470 (
// Equation(s):
// \regs~2470_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3092_combout ))))) # (\imem~23_combout  & (((!\regs~3092_combout  & (\regs~1172_q )) # (\regs~3092_combout  & ((\regs~1204_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3092_combout ))))) # (\imem~23_combout  & (((!\regs~3092_combout  & ((\regs~1236_q ))) # (\regs~3092_combout  & (\regs~1268_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1268_q ),
	.datac(!\regs~1236_q ),
	.datad(!\regs~1204_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3092_combout ),
	.datag(!\regs~1172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2470 .extended_lut = "on";
defparam \regs~2470 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2470 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \regs~756 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~756 .is_wysiwyg = "true";
defparam \regs~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N28
dffeas \regs~724 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~724 .is_wysiwyg = "true";
defparam \regs~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \regs~692 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~692 .is_wysiwyg = "true";
defparam \regs~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N53
dffeas \regs~564 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~564 .is_wysiwyg = "true";
defparam \regs~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \regs~628 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~628 .is_wysiwyg = "true";
defparam \regs~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N50
dffeas \regs~532 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~532 .is_wysiwyg = "true";
defparam \regs~532 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \regs~3096 (
// Equation(s):
// \regs~3096_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~532_q ))) # (\imem~30_combout  & (\regs~564_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~596_q ))) # (\imem~30_combout  & (\regs~628_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~564_q ),
	.datab(!\regs~628_q ),
	.datac(!\regs~596_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3096 .extended_lut = "on";
defparam \regs~3096 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N22
dffeas \regs~660 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~660 .is_wysiwyg = "true";
defparam \regs~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \regs~2474 (
// Equation(s):
// \regs~2474_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3096_combout )))) # (\imem~23_combout  & ((!\regs~3096_combout  & (\regs~660_q )) # (\regs~3096_combout  & ((\regs~692_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~3096_combout ))))) # (\imem~23_combout  & (((!\regs~3096_combout  & ((\regs~724_q ))) # (\regs~3096_combout  & (\regs~756_q ))))) ) )

	.dataa(!\regs~756_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~724_q ),
	.datad(!\regs~692_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3096_combout ),
	.datag(!\regs~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2474 .extended_lut = "on";
defparam \regs~2474 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \regs~2482 (
// Equation(s):
// \regs~2482_combout  = ( \regs~2470_combout  & ( \regs~2474_combout  & ( (!\imem~6_combout  & (((\regs~2466_combout ) # (\imem~3_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2478_combout ))) ) ) ) # ( !\regs~2470_combout  & ( 
// \regs~2474_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout  & \regs~2466_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2478_combout ))) ) ) ) # ( \regs~2470_combout  & ( !\regs~2474_combout  & ( (!\imem~6_combout  & 
// (((\regs~2466_combout ) # (\imem~3_combout )))) # (\imem~6_combout  & (\regs~2478_combout  & (\imem~3_combout ))) ) ) ) # ( !\regs~2470_combout  & ( !\regs~2474_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout  & \regs~2466_combout )))) # 
// (\imem~6_combout  & (\regs~2478_combout  & (\imem~3_combout ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2478_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\regs~2466_combout ),
	.datae(!\regs~2470_combout ),
	.dataf(!\regs~2474_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2482 .extended_lut = "off";
defparam \regs~2482 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regs~2482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2482_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \HexOut[20]~8 (
// Equation(s):
// \HexOut[20]~8_combout  = ( !wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[20]~8 .extended_lut = "off";
defparam \HexOut[20]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \HexOut[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[20]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \pcplus_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[20] .is_wysiwyg = "true";
defparam \pcplus_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \aluin2_A[20]~26 (
// Equation(s):
// \aluin2_A[20]~26_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2482_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2482_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~26 .extended_lut = "off";
defparam \aluin2_A[20]~26 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \aluin2_A[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \regs~2465_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[20]~26_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\regs~2465_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\aluin2_A[20]~26_combout ) # (!\Selector37~2_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[20]~26_combout )))) 
// ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\aluin2_A[20]~26_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h566056606A906A90;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2548_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \HexOut[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \aluin2_A[19]~23 (
// Equation(s):
// \aluin2_A[19]~23_combout  = ( \regs~2548_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2548_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~23 .extended_lut = "off";
defparam \aluin2_A[19]~23 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \aluin2_A[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \regs~2531_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout  $ (\aluin2_A[19]~23_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & (!\Selector37~2_combout ))) ) ) # ( 
// !\regs~2531_combout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\aluin2_A[19]~23_combout ) # (!\Selector38~0_combout ))))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[19]~23_combout )))) 
// ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector37~2_combout ),
	.datac(!\aluin2_A[19]~23_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\regs~2531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h5648564869886988;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N59
dffeas \regs~178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178 .is_wysiwyg = "true";
defparam \regs~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \regs~242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~242 .is_wysiwyg = "true";
defparam \regs~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \regs~210feeder (
// Equation(s):
// \regs~210feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~210feeder .extended_lut = "off";
defparam \regs~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \regs~210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210 .is_wysiwyg = "true";
defparam \regs~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \regs~114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~114 .is_wysiwyg = "true";
defparam \regs~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N55
dffeas \regs~82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~82 .is_wysiwyg = "true";
defparam \regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \regs~18feeder (
// Equation(s):
// \regs~18feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~18feeder .extended_lut = "off";
defparam \regs~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N46
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \regs~3120 (
// Equation(s):
// \regs~3120_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~18_q )) # (\imem~30_combout  & ((\regs~50_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~82_q ))) # (\imem~30_combout  & (\regs~114_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~114_q ),
	.datac(!\regs~82_q ),
	.datad(!\regs~50_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3120 .extended_lut = "on";
defparam \regs~3120 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \regs~146feeder (
// Equation(s):
// \regs~146feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146feeder .extended_lut = "off";
defparam \regs~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N28
dffeas \regs~146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146 .is_wysiwyg = "true";
defparam \regs~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \regs~2510 (
// Equation(s):
// \regs~2510_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3120_combout )))) # (\imem~23_combout  & ((!\regs~3120_combout  & ((\regs~146_q ))) # (\regs~3120_combout  & (\regs~178_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3120_combout )))) # (\imem~23_combout  & ((!\regs~3120_combout  & ((\regs~210_q ))) # (\regs~3120_combout  & (\regs~242_q ))))) ) )

	.dataa(!\regs~178_q ),
	.datab(!\regs~242_q ),
	.datac(!\regs~210_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3120_combout ),
	.datag(!\regs~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2510 .extended_lut = "on";
defparam \regs~2510 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2510 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \regs~1138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1138 .is_wysiwyg = "true";
defparam \regs~1138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \regs~1074feeder (
// Equation(s):
// \regs~1074feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1074feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1074feeder .extended_lut = "off";
defparam \regs~1074feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1074feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N49
dffeas \regs~1074 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1074 .is_wysiwyg = "true";
defparam \regs~1074 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \regs~1106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1106 .is_wysiwyg = "true";
defparam \regs~1106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \regs~1042feeder (
// Equation(s):
// \regs~1042feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1042feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1042feeder .extended_lut = "off";
defparam \regs~1042feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1042feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \regs~1042 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1042 .is_wysiwyg = "true";
defparam \regs~1042 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \regs~3124 (
// Equation(s):
// \regs~3124_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1042_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1074_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1106_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1138_q )))) ) )

	.dataa(!\regs~1138_q ),
	.datab(!\regs~1074_q ),
	.datac(!\regs~1106_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1042_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3124 .extended_lut = "on";
defparam \regs~3124 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas \regs~1266 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1266 .is_wysiwyg = "true";
defparam \regs~1266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N45
cyclonev_lcell_comb \regs~1234feeder (
// Equation(s):
// \regs~1234feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1234feeder .extended_lut = "off";
defparam \regs~1234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N47
dffeas \regs~1234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1234 .is_wysiwyg = "true";
defparam \regs~1234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \regs~1202feeder (
// Equation(s):
// \regs~1202feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1202feeder .extended_lut = "off";
defparam \regs~1202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N2
dffeas \regs~1202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1202 .is_wysiwyg = "true";
defparam \regs~1202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N9
cyclonev_lcell_comb \regs~1170feeder (
// Equation(s):
// \regs~1170feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1170feeder .extended_lut = "off";
defparam \regs~1170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N11
dffeas \regs~1170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1170 .is_wysiwyg = "true";
defparam \regs~1170 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \regs~2514 (
// Equation(s):
// \regs~2514_combout  = ( !\imem~26_combout  & ( (!\regs~3124_combout  & (((\regs~1170_q  & ((\imem~23_combout )))))) # (\regs~3124_combout  & ((((!\imem~23_combout ) # (\regs~1202_q ))))) ) ) # ( \imem~26_combout  & ( (!\regs~3124_combout  & 
// (((\regs~1234_q  & ((\imem~23_combout )))))) # (\regs~3124_combout  & ((((!\imem~23_combout ))) # (\regs~1266_q ))) ) )

	.dataa(!\regs~3124_combout ),
	.datab(!\regs~1266_q ),
	.datac(!\regs~1234_q ),
	.datad(!\regs~1202_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2514 .extended_lut = "on";
defparam \regs~2514 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~2514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N7
dffeas \regs~754 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~754 .is_wysiwyg = "true";
defparam \regs~754 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N30
cyclonev_lcell_comb \regs~690feeder (
// Equation(s):
// \regs~690feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~690feeder .extended_lut = "off";
defparam \regs~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \regs~690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~690 .is_wysiwyg = "true";
defparam \regs~690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \regs~722feeder (
// Equation(s):
// \regs~722feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~722feeder .extended_lut = "off";
defparam \regs~722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N49
dffeas \regs~722 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~722 .is_wysiwyg = "true";
defparam \regs~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \regs~562 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~562 .is_wysiwyg = "true";
defparam \regs~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N43
dffeas \regs~594 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~594 .is_wysiwyg = "true";
defparam \regs~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \regs~626 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~626 .is_wysiwyg = "true";
defparam \regs~626 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \regs~530feeder (
// Equation(s):
// \regs~530feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~530feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~530feeder .extended_lut = "off";
defparam \regs~530feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~530feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \regs~530 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~530 .is_wysiwyg = "true";
defparam \regs~530 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \regs~3128 (
// Equation(s):
// \regs~3128_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~530_q ))) # (\imem~30_combout  & (\regs~562_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & (\regs~594_q )) # (\imem~30_combout  & ((\regs~626_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~562_q ),
	.datac(!\regs~594_q ),
	.datad(!\regs~626_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3128 .extended_lut = "on";
defparam \regs~3128 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \regs~658 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~658 .is_wysiwyg = "true";
defparam \regs~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \regs~2518 (
// Equation(s):
// \regs~2518_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3128_combout )))) # (\imem~23_combout  & ((!\regs~3128_combout  & ((\regs~658_q ))) # (\regs~3128_combout  & (\regs~690_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3128_combout )))) # (\imem~23_combout  & ((!\regs~3128_combout  & ((\regs~722_q ))) # (\regs~3128_combout  & (\regs~754_q ))))) ) )

	.dataa(!\regs~754_q ),
	.datab(!\regs~690_q ),
	.datac(!\regs~722_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3128_combout ),
	.datag(!\regs~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2518 .extended_lut = "on";
defparam \regs~2518 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2518 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \regs~1778 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1778 .is_wysiwyg = "true";
defparam \regs~1778 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N35
dffeas \regs~1714 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1714 .is_wysiwyg = "true";
defparam \regs~1714 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \regs~1746 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1746 .is_wysiwyg = "true";
defparam \regs~1746 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regs~1586 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1586 .is_wysiwyg = "true";
defparam \regs~1586 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \regs~1618feeder (
// Equation(s):
// \regs~1618feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1618feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1618feeder .extended_lut = "off";
defparam \regs~1618feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1618feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \regs~1618 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1618 .is_wysiwyg = "true";
defparam \regs~1618 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \regs~1554feeder (
// Equation(s):
// \regs~1554feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1554feeder .extended_lut = "off";
defparam \regs~1554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N43
dffeas \regs~1554 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1554 .is_wysiwyg = "true";
defparam \regs~1554 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \regs~3132 (
// Equation(s):
// \regs~3132_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1554_q ))) # (\imem~30_combout  & (\regs~1586_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1618_q ))) # (\imem~30_combout  & (\regs~1650_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1586_q ),
	.datab(!\regs~1650_q ),
	.datac(!\regs~1618_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3132 .extended_lut = "on";
defparam \regs~3132 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \regs~1682feeder (
// Equation(s):
// \regs~1682feeder_combout  = ( \wregval_M[18]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1682feeder .extended_lut = "off";
defparam \regs~1682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1682feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \regs~1682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1682 .is_wysiwyg = "true";
defparam \regs~1682 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \regs~2522 (
// Equation(s):
// \regs~2522_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3132_combout )))) # (\imem~23_combout  & ((!\regs~3132_combout  & ((\regs~1682_q ))) # (\regs~3132_combout  & (\regs~1714_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3132_combout )))) # (\imem~23_combout  & ((!\regs~3132_combout  & ((\regs~1746_q ))) # (\regs~3132_combout  & (\regs~1778_q ))))) ) )

	.dataa(!\regs~1778_q ),
	.datab(!\regs~1714_q ),
	.datac(!\regs~1746_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3132_combout ),
	.datag(!\regs~1682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2522 .extended_lut = "on";
defparam \regs~2522 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2522 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \regs~2526 (
// Equation(s):
// \regs~2526_combout  = ( \imem~3_combout  & ( \regs~2522_combout  & ( (\imem~6_combout ) # (\regs~2514_combout ) ) ) ) # ( !\imem~3_combout  & ( \regs~2522_combout  & ( (!\imem~6_combout  & (\regs~2510_combout )) # (\imem~6_combout  & ((\regs~2518_combout 
// ))) ) ) ) # ( \imem~3_combout  & ( !\regs~2522_combout  & ( (\regs~2514_combout  & !\imem~6_combout ) ) ) ) # ( !\imem~3_combout  & ( !\regs~2522_combout  & ( (!\imem~6_combout  & (\regs~2510_combout )) # (\imem~6_combout  & ((\regs~2518_combout ))) ) ) )

	.dataa(!\regs~2510_combout ),
	.datab(!\regs~2514_combout ),
	.datac(!\regs~2518_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\regs~2522_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2526 .extended_lut = "off";
defparam \regs~2526 .lut_mask = 64'h550F3300550F33FF;
defparam \regs~2526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2526_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N29
dffeas \HexOut[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \aluin2_A[18]~22 (
// Equation(s):
// \aluin2_A[18]~22_combout  = ( \regs~2526_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2526_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~22 .extended_lut = "off";
defparam \aluin2_A[18]~22 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \aluin2_A[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N30
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \Selector38~0_combout  & ( \aluin2_A[18]~22_combout  & ( (!\Selector35~0_combout  & !\Selector37~2_combout ) ) ) ) # ( !\Selector38~0_combout  & ( \aluin2_A[18]~22_combout  & ( !\regs~2509_combout  $ (!\Selector35~0_combout  $ 
// (\Selector37~2_combout )) ) ) ) # ( \Selector38~0_combout  & ( !\aluin2_A[18]~22_combout  & ( (!\Selector37~2_combout  & (!\regs~2509_combout  $ (!\Selector35~0_combout ))) ) ) ) # ( !\Selector38~0_combout  & ( !\aluin2_A[18]~22_combout  & ( 
// !\Selector35~0_combout  $ (((!\regs~2509_combout ) # (!\Selector37~2_combout ))) ) ) )

	.dataa(!\regs~2509_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(gnd),
	.datae(!\Selector38~0_combout ),
	.dataf(!\aluin2_A[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h363660606969C0C0;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2592_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \HexOut[17]~7 (
// Equation(s):
// \HexOut[17]~7_combout  = ( !wmemval_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[17]~7 .extended_lut = "off";
defparam \HexOut[17]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \HexOut[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N39
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \imem~57_combout  ) # ( !\imem~57_combout  & ( !\imem~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~67_combout ),
	.datae(gnd),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \imem~73_combout  & ( (!PC[9]) # (!\imem~67_combout ) ) ) # ( !\imem~73_combout  & ( !\imem~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~67_combout ),
	.datae(gnd),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'hFF00FF00FFF0FFF0;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( !\imem~114_combout  & ( (\imem~51_combout  & (\imem~50_combout  & \imem~31_combout )) ) )

	.dataa(!\imem~51_combout ),
	.datab(gnd),
	.datac(!\imem~50_combout ),
	.datad(!\imem~31_combout ),
	.datae(gnd),
	.dataf(!\imem~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h0005000500000000;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \imem~59_combout  ) # ( !\imem~59_combout  & ( ((!\imem~46_combout ) # (\imem~54_combout )) # (\imem~57_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~57_combout ),
	.datac(!\imem~54_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\imem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'hFF3FFF3FFFFFFFFF;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( \imem~46_combout  & ( \imem~71_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h000000000000FFFF;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \Add0~5_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~98_combout ))) ) + ( \Add3~98  ))
// \Add3~6  = CARRY(( \Add0~5_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~98_combout ))) ) + ( \Add3~98  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N21
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Add0~1_sumout  ) + ( (((\imem~97_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~6  ))
// \Add3~2  = CARRY(( \Add0~1_sumout  ) + ( (((\imem~97_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add3~6  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\imem~97_combout ),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h00008000000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \Add0~9_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~99_combout ))) ) + ( \Add3~2  ))
// \Add3~10  = CARRY(( \Add0~9_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~99_combout ))) ) + ( \Add3~2  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N27
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( (((\imem~100_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~13_sumout  ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( (((\imem~100_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~13_sumout  ) + ( \Add3~10  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~100_combout ),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( (((\imem~105_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~49_sumout  ) + ( \Add3~14  ))
// \Add3~50  = CARRY(( (((\imem~105_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~49_sumout  ) + ( \Add3~14  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~105_combout ),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N33
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( (((\imem~105_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~53_sumout  ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( (((\imem~105_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~53_sumout  ) + ( \Add3~50  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~105_combout ),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( (((\imem~78_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~17_sumout  ) + ( \Add3~54  ))
// \Add3~18  = CARRY(( (((\imem~78_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) + ( \Add0~17_sumout  ) + ( \Add3~54  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~78_combout ),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N39
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \Add0~21_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \Add0~21_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~18  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~25_sumout  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~25_sumout  ) + ( \Add3~22  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \pcplus_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[16] .is_wysiwyg = "true";
defparam \pcplus_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \regs~1264 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1264 .is_wysiwyg = "true";
defparam \regs~1264 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N42
cyclonev_lcell_comb \regs~1232feeder (
// Equation(s):
// \regs~1232feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1232feeder .extended_lut = "off";
defparam \regs~1232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N43
dffeas \regs~1232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1232 .is_wysiwyg = "true";
defparam \regs~1232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \regs~1200feeder (
// Equation(s):
// \regs~1200feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1200feeder .extended_lut = "off";
defparam \regs~1200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \regs~1200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1200 .is_wysiwyg = "true";
defparam \regs~1200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \regs~1136feeder (
// Equation(s):
// \regs~1136feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1136feeder .extended_lut = "off";
defparam \regs~1136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \regs~1136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1136 .is_wysiwyg = "true";
defparam \regs~1136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \regs~1072feeder (
// Equation(s):
// \regs~1072feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1072feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1072feeder .extended_lut = "off";
defparam \regs~1072feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1072feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \regs~1072 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1072feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1072 .is_wysiwyg = "true";
defparam \regs~1072 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N34
dffeas \regs~1104DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1104DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1104DUPLICATE .is_wysiwyg = "true";
defparam \regs~1104DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N53
dffeas \regs~1040 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1040 .is_wysiwyg = "true";
defparam \regs~1040 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \regs~3156 (
// Equation(s):
// \regs~3156_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1040_q ))) # (\imem~30_combout  & (\regs~1072_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1104DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1136_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1136_q ),
	.datab(!\regs~1072_q ),
	.datac(!\regs~1104DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1040_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3156 .extended_lut = "on";
defparam \regs~3156 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \regs~1168feeder (
// Equation(s):
// \regs~1168feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1168feeder .extended_lut = "off";
defparam \regs~1168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N8
dffeas \regs~1168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1168 .is_wysiwyg = "true";
defparam \regs~1168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \regs~2558 (
// Equation(s):
// \regs~2558_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3156_combout ))))) # (\imem~23_combout  & (((!\regs~3156_combout  & (\regs~1168_q )) # (\regs~3156_combout  & ((\regs~1200_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3156_combout ))))) # (\imem~23_combout  & (((!\regs~3156_combout  & ((\regs~1232_q ))) # (\regs~3156_combout  & (\regs~1264_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1264_q ),
	.datac(!\regs~1232_q ),
	.datad(!\regs~1200_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3156_combout ),
	.datag(!\regs~1168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2558 .extended_lut = "on";
defparam \regs~2558 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \regs~1712feeder (
// Equation(s):
// \regs~1712feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1712feeder .extended_lut = "off";
defparam \regs~1712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1712feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \regs~1712 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1712 .is_wysiwyg = "true";
defparam \regs~1712 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N37
dffeas \regs~1776 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1776 .is_wysiwyg = "true";
defparam \regs~1776 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N22
dffeas \regs~1744 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1744 .is_wysiwyg = "true";
defparam \regs~1744 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \regs~1648 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1648 .is_wysiwyg = "true";
defparam \regs~1648 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \regs~1616 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1616 .is_wysiwyg = "true";
defparam \regs~1616 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \regs~1584 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1584 .is_wysiwyg = "true";
defparam \regs~1584 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N40
dffeas \regs~1552 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1552 .is_wysiwyg = "true";
defparam \regs~1552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \regs~3164 (
// Equation(s):
// \regs~3164_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1552_q )) # (\imem~30_combout  & ((\regs~1584_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1616_q ))) # (\imem~30_combout  & (\regs~1648_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1648_q ),
	.datac(!\regs~1616_q ),
	.datad(!\regs~1584_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3164 .extended_lut = "on";
defparam \regs~3164 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \regs~1680feeder (
// Equation(s):
// \regs~1680feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1680feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1680feeder .extended_lut = "off";
defparam \regs~1680feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1680feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \regs~1680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1680 .is_wysiwyg = "true";
defparam \regs~1680 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \regs~2566 (
// Equation(s):
// \regs~2566_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3164_combout )))) # (\imem~23_combout  & ((!\regs~3164_combout  & ((\regs~1680_q ))) # (\regs~3164_combout  & (\regs~1712_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3164_combout )))) # (\imem~23_combout  & ((!\regs~3164_combout  & ((\regs~1744_q ))) # (\regs~3164_combout  & (\regs~1776_q ))))) ) )

	.dataa(!\regs~1712_q ),
	.datab(!\regs~1776_q ),
	.datac(!\regs~1744_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3164_combout ),
	.datag(!\regs~1680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2566 .extended_lut = "on";
defparam \regs~2566 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N13
dffeas \regs~752 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~752 .is_wysiwyg = "true";
defparam \regs~752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \regs~720feeder (
// Equation(s):
// \regs~720feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~720feeder .extended_lut = "off";
defparam \regs~720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~720feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \regs~720 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~720 .is_wysiwyg = "true";
defparam \regs~720 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \regs~688feeder (
// Equation(s):
// \regs~688feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~688feeder .extended_lut = "off";
defparam \regs~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N49
dffeas \regs~688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~688 .is_wysiwyg = "true";
defparam \regs~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \regs~624 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~624 .is_wysiwyg = "true";
defparam \regs~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N40
dffeas \regs~560 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~560 .is_wysiwyg = "true";
defparam \regs~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \regs~592feeder (
// Equation(s):
// \regs~592feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~592feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~592feeder .extended_lut = "off";
defparam \regs~592feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~592feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \regs~592 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~592 .is_wysiwyg = "true";
defparam \regs~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N52
dffeas \regs~528DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~528DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~528DUPLICATE .is_wysiwyg = "true";
defparam \regs~528DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \regs~3160 (
// Equation(s):
// \regs~3160_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~528DUPLICATE_q ))) # (\imem~30_combout  & (\regs~560_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~592_q ))) # (\imem~30_combout  & (\regs~624_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~624_q ),
	.datab(!\regs~560_q ),
	.datac(!\regs~592_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~528DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3160 .extended_lut = "on";
defparam \regs~3160 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \regs~656feeder (
// Equation(s):
// \regs~656feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~656feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~656feeder .extended_lut = "off";
defparam \regs~656feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~656feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N13
dffeas \regs~656 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~656 .is_wysiwyg = "true";
defparam \regs~656 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \regs~2562 (
// Equation(s):
// \regs~2562_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3160_combout ))))) # (\imem~23_combout  & (((!\regs~3160_combout  & (\regs~656_q )) # (\regs~3160_combout  & ((\regs~688_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3160_combout ))))) # (\imem~23_combout  & (((!\regs~3160_combout  & ((\regs~720_q ))) # (\regs~3160_combout  & (\regs~752_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~752_q ),
	.datac(!\regs~720_q ),
	.datad(!\regs~688_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3160_combout ),
	.datag(!\regs~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2562 .extended_lut = "on";
defparam \regs~2562 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2562 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \regs~240feeder (
// Equation(s):
// \regs~240feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~240feeder .extended_lut = "off";
defparam \regs~240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \regs~240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~240 .is_wysiwyg = "true";
defparam \regs~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \regs~208feeder (
// Equation(s):
// \regs~208feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~208feeder .extended_lut = "off";
defparam \regs~208feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~208feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \regs~208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~208 .is_wysiwyg = "true";
defparam \regs~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \regs~176feeder (
// Equation(s):
// \regs~176feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~176feeder .extended_lut = "off";
defparam \regs~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \regs~176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~176 .is_wysiwyg = "true";
defparam \regs~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N32
dffeas \regs~112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~112 .is_wysiwyg = "true";
defparam \regs~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N8
dffeas \regs~80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~80 .is_wysiwyg = "true";
defparam \regs~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \regs~16feeder (
// Equation(s):
// \regs~16feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~16feeder .extended_lut = "off";
defparam \regs~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N2
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \regs~3152 (
// Equation(s):
// \regs~3152_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~16_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~48_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~80_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~112_q )))) ) )

	.dataa(!\regs~48_q ),
	.datab(!\regs~112_q ),
	.datac(!\regs~80_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3152 .extended_lut = "on";
defparam \regs~3152 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \regs~144feeder (
// Equation(s):
// \regs~144feeder_combout  = ( \wregval_M[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~144feeder .extended_lut = "off";
defparam \regs~144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~144feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N8
dffeas \regs~144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~144 .is_wysiwyg = "true";
defparam \regs~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \regs~2554 (
// Equation(s):
// \regs~2554_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3152_combout )))) # (\imem~23_combout  & ((!\regs~3152_combout  & (\regs~144_q )) # (\regs~3152_combout  & ((\regs~176_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~3152_combout ))))) # (\imem~23_combout  & (((!\regs~3152_combout  & ((\regs~208_q ))) # (\regs~3152_combout  & (\regs~240_q ))))) ) )

	.dataa(!\regs~240_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~208_q ),
	.datad(!\regs~176_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3152_combout ),
	.datag(!\regs~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2554 .extended_lut = "on";
defparam \regs~2554 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2554 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \regs~2570 (
// Equation(s):
// \regs~2570_combout  = ( \regs~2562_combout  & ( \regs~2554_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & (\regs~2558_combout )) # (\imem~6_combout  & ((\regs~2566_combout )))) ) ) ) # ( !\regs~2562_combout  & ( \regs~2554_combout  & ( 
// (!\imem~3_combout  & (!\imem~6_combout )) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2558_combout )) # (\imem~6_combout  & ((\regs~2566_combout ))))) ) ) ) # ( \regs~2562_combout  & ( !\regs~2554_combout  & ( (!\imem~3_combout  & (\imem~6_combout 
// )) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2558_combout )) # (\imem~6_combout  & ((\regs~2566_combout ))))) ) ) ) # ( !\regs~2562_combout  & ( !\regs~2554_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2558_combout )) # 
// (\imem~6_combout  & ((\regs~2566_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2558_combout ),
	.datad(!\regs~2566_combout ),
	.datae(!\regs~2562_combout ),
	.dataf(!\regs~2554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2570 .extended_lut = "off";
defparam \regs~2570 .lut_mask = 64'h041526378C9DAEBF;
defparam \regs~2570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N20
dffeas \regs~111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~111 .is_wysiwyg = "true";
defparam \regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N10
dffeas \regs~79 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~79 .is_wysiwyg = "true";
defparam \regs~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N49
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \regs~2615 (
// Equation(s):
// \regs~2615_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~111_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~47_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~79_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~15_q  ) ) )

	.dataa(!\regs~47_q ),
	.datab(!\regs~111_q ),
	.datac(!\regs~79_q ),
	.datad(!\regs~15_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2615 .extended_lut = "off";
defparam \regs~2615 .lut_mask = 64'h00FF0F0F55553333;
defparam \regs~2615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N28
dffeas \regs~527 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~527 .is_wysiwyg = "true";
defparam \regs~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \regs~559 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~559 .is_wysiwyg = "true";
defparam \regs~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \regs~623 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~623 .is_wysiwyg = "true";
defparam \regs~623 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \regs~591feeder (
// Equation(s):
// \regs~591feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~591feeder .extended_lut = "off";
defparam \regs~591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~591feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \regs~591DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~591DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~591DUPLICATE .is_wysiwyg = "true";
defparam \regs~591DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \regs~2616 (
// Equation(s):
// \regs~2616_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~623_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~559_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~591DUPLICATE_q  ) ) ) # ( !\imem~18_combout  
// & ( !\imem~13_combout  & ( \regs~527_q  ) ) )

	.dataa(!\regs~527_q ),
	.datab(!\regs~559_q ),
	.datac(!\regs~623_q ),
	.datad(!\regs~591DUPLICATE_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2616 .extended_lut = "off";
defparam \regs~2616 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~2616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \regs~1135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1135 .is_wysiwyg = "true";
defparam \regs~1135 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N59
dffeas \regs~1071 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1071 .is_wysiwyg = "true";
defparam \regs~1071 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \regs~1103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1103 .is_wysiwyg = "true";
defparam \regs~1103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N57
cyclonev_lcell_comb \regs~1039feeder (
// Equation(s):
// \regs~1039feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1039feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1039feeder .extended_lut = "off";
defparam \regs~1039feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1039feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N58
dffeas \regs~1039 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1039 .is_wysiwyg = "true";
defparam \regs~1039 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \regs~2617 (
// Equation(s):
// \regs~2617_combout  = ( \regs~1039_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1103_q ))) # (\imem~13_combout  & (\regs~1135_q )) ) ) ) # ( !\regs~1039_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1103_q ))) # 
// (\imem~13_combout  & (\regs~1135_q )) ) ) ) # ( \regs~1039_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1071_q ) ) ) ) # ( !\regs~1039_q  & ( !\imem~18_combout  & ( (\regs~1071_q  & \imem~13_combout ) ) ) )

	.dataa(!\regs~1135_q ),
	.datab(!\regs~1071_q ),
	.datac(!\regs~1103_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1039_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2617 .extended_lut = "off";
defparam \regs~2617 .lut_mask = 64'h0033FF330F550F55;
defparam \regs~2617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \regs~1615 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1615 .is_wysiwyg = "true";
defparam \regs~1615 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \regs~1583feeder (
// Equation(s):
// \regs~1583feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1583feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1583feeder .extended_lut = "off";
defparam \regs~1583feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1583feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N14
dffeas \regs~1583 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1583 .is_wysiwyg = "true";
defparam \regs~1583 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N41
dffeas \regs~1647 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1647 .is_wysiwyg = "true";
defparam \regs~1647 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \regs~1551feeder (
// Equation(s):
// \regs~1551feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1551feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1551feeder .extended_lut = "off";
defparam \regs~1551feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1551feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \regs~1551 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1551 .is_wysiwyg = "true";
defparam \regs~1551 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N27
cyclonev_lcell_comb \regs~2618 (
// Equation(s):
// \regs~2618_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~1647_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~1583_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~1615_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~1551_q  ) ) )

	.dataa(!\regs~1615_q ),
	.datab(!\regs~1583_q ),
	.datac(!\regs~1647_q ),
	.datad(!\regs~1551_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2618 .extended_lut = "off";
defparam \regs~2618 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~2618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \regs~2619 (
// Equation(s):
// \regs~2619_combout  = ( \regs~2617_combout  & ( \regs~2618_combout  & ( ((!\imem~22_combout  & (\regs~2615_combout )) # (\imem~22_combout  & ((\regs~2616_combout )))) # (\imem~14_combout ) ) ) ) # ( !\regs~2617_combout  & ( \regs~2618_combout  & ( 
// (!\imem~22_combout  & (\regs~2615_combout  & (!\imem~14_combout ))) # (\imem~22_combout  & (((\regs~2616_combout ) # (\imem~14_combout )))) ) ) ) # ( \regs~2617_combout  & ( !\regs~2618_combout  & ( (!\imem~22_combout  & (((\imem~14_combout )) # 
// (\regs~2615_combout ))) # (\imem~22_combout  & (((!\imem~14_combout  & \regs~2616_combout )))) ) ) ) # ( !\regs~2617_combout  & ( !\regs~2618_combout  & ( (!\imem~14_combout  & ((!\imem~22_combout  & (\regs~2615_combout )) # (\imem~22_combout  & 
// ((\regs~2616_combout ))))) ) ) )

	.dataa(!\regs~2615_combout ),
	.datab(!\imem~22_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~2616_combout ),
	.datae(!\regs~2617_combout ),
	.dataf(!\regs~2618_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2619 .extended_lut = "off";
defparam \regs~2619 .lut_mask = 64'h40704C7C43734F7F;
defparam \regs~2619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N45
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \regs~2619_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2636_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \regs~2619_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2636_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~49_combout )))) ) + ( \Add1~82  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2636_combout ),
	.datad(!\regs~2619_combout ),
	.datae(gnd),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F3D1000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2570_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2553_combout  ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2570_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2553_combout  ) + ( \Add1~86  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2570_combout ),
	.datae(gnd),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF00000002CE;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2636_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2619_combout  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2636_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2619_combout  ) + ( \Add2~82  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2636_combout ),
	.datae(gnd),
	.dataf(!\regs~2619_combout ),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FF000000FB51;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N9
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \regs~2553_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2570_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \regs~2553_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2570_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~86  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2553_combout ),
	.datae(gnd),
	.dataf(!\regs~2570_combout ),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000004AE000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Add2~89_sumout  & ( (\Selector30~0_combout  & ((\Add1~89_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~89_sumout  & ( (\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~89_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(gnd),
	.datac(!\Selector35~0_combout ),
	.datad(!\Add1~89_sumout ),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0050005005550555;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N45
cyclonev_lcell_comb \aluin2_A[16]~33 (
// Equation(s):
// \aluin2_A[16]~33_combout  = ((\regs~2570_combout  & !\WideOr2~1_combout )) # (\aluin2_A[13]~0_combout )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(!\regs~2570_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~33 .extended_lut = "off";
defparam \aluin2_A[16]~33 .lut_mask = 64'h5F555F555F555F55;
defparam \aluin2_A[16]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \regs~2553_combout  & ( (!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\Selector35~0_combout  $ (\aluin2_A[16]~33_combout )))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout ))) ) ) # ( 
// !\regs~2553_combout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\Selector38~0_combout ) # (!\aluin2_A[16]~33_combout ))))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[16]~33_combout )))) 
// ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\aluin2_A[16]~33_combout ),
	.datae(gnd),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h3268326868986898;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \Selector15~1_combout  & ( (\Selector33~0_combout  & ((\Selector15~0_combout ) # (\Selector36~1_combout ))) ) ) # ( !\Selector15~1_combout  & ( (\Selector33~0_combout  & \Selector15~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h0033003303330333;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N55
dffeas \aluout_M[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2570_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N53
dffeas \HexOut[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N7
dffeas \timer|lim[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[16]~74_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[16] .is_wysiwyg = "true";
defparam \timer|lim[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N45
cyclonev_lcell_comb \timer|Add1~101 (
// Equation(s):
// \timer|Add1~101_sumout  = SUM(( \timer|cnt [15] ) + ( GND ) + ( \timer|Add1~98  ))
// \timer|Add1~102  = CARRY(( \timer|cnt [15] ) + ( GND ) + ( \timer|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~101_sumout ),
	.cout(\timer|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~101 .extended_lut = "off";
defparam \timer|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \timer|cnt~28 (
// Equation(s):
// \timer|cnt~28_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [15]))) # (\timer|wrCnt~0_combout  & (((\dbus[15]~83_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~101_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[15]~83_combout ))))) ) )

	.dataa(!\timer|Add1~101_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\dbus[15]~83_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [15]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~28 .extended_lut = "on";
defparam \timer|cnt~28 .lut_mask = 64'h0303101000FF00FF;
defparam \timer|cnt~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N43
dffeas \timer|cnt[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[15] .is_wysiwyg = "true";
defparam \timer|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \timer|Add1~89 (
// Equation(s):
// \timer|Add1~89_sumout  = SUM(( \timer|cnt [16] ) + ( GND ) + ( \timer|Add1~102  ))
// \timer|Add1~90  = CARRY(( \timer|cnt [16] ) + ( GND ) + ( \timer|Add1~102  ))

	.dataa(gnd),
	.datab(!\timer|cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~89_sumout ),
	.cout(\timer|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~89 .extended_lut = "off";
defparam \timer|Add1~89 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N54
cyclonev_lcell_comb \timer|cnt~40 (
// Equation(s):
// \timer|cnt~40_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [16]))) # (\timer|wrCnt~0_combout  & (((\dbus[16]~74_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~89_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[16]~74_combout ))))) ) )

	.dataa(!\timer|Add1~89_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[16]~74_combout ),
	.datag(!\timer|cnt [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~40 .extended_lut = "on";
defparam \timer|cnt~40 .lut_mask = 64'h0300100003FF10FF;
defparam \timer|cnt~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N55
dffeas \timer|cnt[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[16] .is_wysiwyg = "true";
defparam \timer|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N39
cyclonev_lcell_comb \dbus[16]~73 (
// Equation(s):
// \dbus[16]~73_combout  = ( \dbus[8]~5_combout  & ( (\dbus[2]~4_combout  & \timer|cnt [16]) ) ) # ( !\dbus[8]~5_combout  & ( (\timer|lim [16] & \dbus[2]~4_combout ) ) )

	.dataa(!\timer|lim [16]),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\timer|cnt [16]),
	.datae(gnd),
	.dataf(!\dbus[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~73 .extended_lut = "off";
defparam \dbus[16]~73 .lut_mask = 64'h05050505000F000F;
defparam \dbus[16]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~74_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007400C802400880200000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~74_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N30
cyclonev_lcell_comb \dbus[16]~72 (
// Equation(s):
// \dbus[16]~72_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dbus~1_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~72 .extended_lut = "off";
defparam \dbus[16]~72 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \dbus[16]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \dbus[16]~74 (
// Equation(s):
// \dbus[16]~74_combout  = ( \dbus[16]~72_combout  ) # ( !\dbus[16]~72_combout  & ( ((wmemval_M[16] & \wrmem_M~q )) # (\dbus[16]~73_combout ) ) )

	.dataa(!wmemval_M[16]),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!\dbus[16]~73_combout ),
	.datae(gnd),
	.dataf(!\dbus[16]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~74 .extended_lut = "off";
defparam \dbus[16]~74 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \wregval_M[16]~53 (
// Equation(s):
// \wregval_M[16]~53_combout  = ( \wregval_M[25]~1_combout  & ( (\selmemout_M~q  & (!\dbus[16]~74_combout  & ((!\wregval_M[10]~3_combout ) # (!HexOut[16])))) ) ) # ( !\wregval_M[25]~1_combout  & ( (\selmemout_M~q  & ((!\wregval_M[10]~3_combout ) # 
// (!HexOut[16]))) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\wregval_M[10]~3_combout ),
	.datac(!HexOut[16]),
	.datad(!\dbus[16]~74_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~53 .extended_lut = "off";
defparam \wregval_M[16]~53 .lut_mask = 64'h5454545454005400;
defparam \wregval_M[16]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \wregval_M[16]~54 (
// Equation(s):
// \wregval_M[16]~54_combout  = ( \selaluout_M~q  & ( \wregval_M[16]~53_combout  & ( \aluout_M[16]~DUPLICATE_q  ) ) ) # ( \selaluout_M~q  & ( !\wregval_M[16]~53_combout  & ( \aluout_M[16]~DUPLICATE_q  ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[16]~53_combout 
//  & ( ((\selpcplus_M~q  & pcplus_M[16])) # (\selmemout_M~q ) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selmemout_M~q ),
	.datac(!pcplus_M[16]),
	.datad(!\aluout_M[16]~DUPLICATE_q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[16]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~54 .extended_lut = "off";
defparam \wregval_M[16]~54 .lut_mask = 64'h373700FF000000FF;
defparam \wregval_M[16]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \regs~1104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1104 .is_wysiwyg = "true";
defparam \regs~1104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \regs~2551 (
// Equation(s):
// \regs~2551_combout  = ( \imem~22_combout  & ( \regs~80_q  & ( (!\imem~14_combout  & (\regs~592_q )) # (\imem~14_combout  & ((\regs~1616_q ))) ) ) ) # ( !\imem~22_combout  & ( \regs~80_q  & ( (!\imem~14_combout ) # (\regs~1104_q ) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~80_q  & ( (!\imem~14_combout  & (\regs~592_q )) # (\imem~14_combout  & ((\regs~1616_q ))) ) ) ) # ( !\imem~22_combout  & ( !\regs~80_q  & ( (\regs~1104_q  & \imem~14_combout ) ) ) )

	.dataa(!\regs~1104_q ),
	.datab(!\regs~592_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1616_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2551 .extended_lut = "off";
defparam \regs~2551 .lut_mask = 64'h0505303FF5F5303F;
defparam \regs~2551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N7
dffeas \regs~1072DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1072feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1072DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1072DUPLICATE .is_wysiwyg = "true";
defparam \regs~1072DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \regs~2550 (
// Equation(s):
// \regs~2550_combout  = ( \imem~22_combout  & ( \regs~1584_q  & ( (\imem~14_combout ) # (\regs~560_q ) ) ) ) # ( !\imem~22_combout  & ( \regs~1584_q  & ( (!\imem~14_combout  & (\regs~48_q )) # (\imem~14_combout  & ((\regs~1072DUPLICATE_q ))) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~1584_q  & ( (\regs~560_q  & !\imem~14_combout ) ) ) ) # ( !\imem~22_combout  & ( !\regs~1584_q  & ( (!\imem~14_combout  & (\regs~48_q )) # (\imem~14_combout  & ((\regs~1072DUPLICATE_q ))) ) ) )

	.dataa(!\regs~48_q ),
	.datab(!\regs~560_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1072DUPLICATE_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~1584_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2550 .extended_lut = "off";
defparam \regs~2550 .lut_mask = 64'h505F3030505F3F3F;
defparam \regs~2550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N53
dffeas \regs~528 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~528 .is_wysiwyg = "true";
defparam \regs~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N1
dffeas \regs~16DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16DUPLICATE .is_wysiwyg = "true";
defparam \regs~16DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N21
cyclonev_lcell_comb \regs~2549 (
// Equation(s):
// \regs~2549_combout  = ( \regs~1040_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & (\regs~528_q )) # (\imem~14_combout  & ((\regs~1552_q ))) ) ) ) # ( !\regs~1040_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & (\regs~528_q )) # (\imem~14_combout  & 
// ((\regs~1552_q ))) ) ) ) # ( \regs~1040_q  & ( !\imem~22_combout  & ( (\imem~14_combout ) # (\regs~16DUPLICATE_q ) ) ) ) # ( !\regs~1040_q  & ( !\imem~22_combout  & ( (\regs~16DUPLICATE_q  & !\imem~14_combout ) ) ) )

	.dataa(!\regs~528_q ),
	.datab(!\regs~1552_q ),
	.datac(!\regs~16DUPLICATE_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~1040_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2549 .extended_lut = "off";
defparam \regs~2549 .lut_mask = 64'h0F000FFF55335533;
defparam \regs~2549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N55
dffeas \regs~1136DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1136DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1136DUPLICATE .is_wysiwyg = "true";
defparam \regs~1136DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \regs~2552 (
// Equation(s):
// \regs~2552_combout  = ( \imem~22_combout  & ( \regs~624_q  & ( (!\imem~14_combout ) # (\regs~1648_q ) ) ) ) # ( !\imem~22_combout  & ( \regs~624_q  & ( (!\imem~14_combout  & ((\regs~112_q ))) # (\imem~14_combout  & (\regs~1136DUPLICATE_q )) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~624_q  & ( (\regs~1648_q  & \imem~14_combout ) ) ) ) # ( !\imem~22_combout  & ( !\regs~624_q  & ( (!\imem~14_combout  & ((\regs~112_q ))) # (\imem~14_combout  & (\regs~1136DUPLICATE_q )) ) ) )

	.dataa(!\regs~1136DUPLICATE_q ),
	.datab(!\regs~1648_q ),
	.datac(!\regs~112_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~624_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2552 .extended_lut = "off";
defparam \regs~2552 .lut_mask = 64'h0F5500330F55FF33;
defparam \regs~2552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \regs~2553 (
// Equation(s):
// \regs~2553_combout  = ( \regs~2549_combout  & ( \regs~2552_combout  & ( (!\imem~13_combout  & (((!\imem~18_combout )) # (\regs~2551_combout ))) # (\imem~13_combout  & (((\imem~18_combout ) # (\regs~2550_combout )))) ) ) ) # ( !\regs~2549_combout  & ( 
// \regs~2552_combout  & ( (!\imem~13_combout  & (\regs~2551_combout  & ((\imem~18_combout )))) # (\imem~13_combout  & (((\imem~18_combout ) # (\regs~2550_combout )))) ) ) ) # ( \regs~2549_combout  & ( !\regs~2552_combout  & ( (!\imem~13_combout  & 
// (((!\imem~18_combout )) # (\regs~2551_combout ))) # (\imem~13_combout  & (((\regs~2550_combout  & !\imem~18_combout )))) ) ) ) # ( !\regs~2549_combout  & ( !\regs~2552_combout  & ( (!\imem~13_combout  & (\regs~2551_combout  & ((\imem~18_combout )))) # 
// (\imem~13_combout  & (((\regs~2550_combout  & !\imem~18_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs~2551_combout ),
	.datac(!\regs~2550_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~2549_combout ),
	.dataf(!\regs~2552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2553 .extended_lut = "off";
defparam \regs~2553 .lut_mask = 64'h0522AF220577AF77;
defparam \regs~2553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \regs~2702_combout  ) + ( (((\imem~102_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( !VCC ))
// \Add4~34  = CARRY(( \regs~2702_combout  ) + ( (((\imem~102_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( !VCC ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\regs~2702_combout ),
	.datae(gnd),
	.dataf(!\imem~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h00008000000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \regs~2724_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~92_combout ))) ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \regs~2724_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~92_combout ))) ) + ( \Add4~34  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\regs~2724_combout ),
	.datae(gnd),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \regs~2350_combout  ) + ( (((\imem~103_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( \regs~2350_combout  ) + ( (((\imem~103_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~38  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2350_combout ),
	.datae(gnd),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h00008000000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( (((\imem~104_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2372_combout  ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( (((\imem~104_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2372_combout  ) + ( \Add4~42  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~104_combout ),
	.datae(gnd),
	.dataf(!\regs~2372_combout ),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \regs~2394_combout  ) + ( (!PC[14] & (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~106_combout ))) ) + ( \Add4~46  ))
// \Add4~94  = CARRY(( \regs~2394_combout  ) + ( (!PC[14] & (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~106_combout ))) ) + ( \Add4~46  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2394_combout ),
	.datae(gnd),
	.dataf(!\imem~106_combout ),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \regs~2328_combout  ) + ( (((\imem~107_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( \regs~2328_combout  ) + ( (((\imem~107_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~94  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2328_combout ),
	.datae(gnd),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h00008000000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \regs~2306_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!PC[14] & \imem~98_combout ))) ) + ( \Add4~98  ))
// \Add4~6  = CARRY(( \regs~2306_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!PC[14] & \imem~98_combout ))) ) + ( \Add4~98  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\regs~2306_combout ),
	.datae(gnd),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( (((\imem~97_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2399_combout  ) + ( \Add4~6  ))
// \Add4~2  = CARRY(( (((\imem~97_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2399_combout  ) + ( \Add4~6  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~97_combout ),
	.datae(gnd),
	.dataf(!\regs~2399_combout ),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \regs~2641_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~99_combout ))) ) + ( \Add4~2  ))
// \Add4~10  = CARRY(( \regs~2641_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~99_combout ))) ) + ( \Add4~2  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\regs~2641_combout ),
	.datae(gnd),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \regs~2663_combout  ) + ( (((\imem~100_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \regs~2663_combout  ) + ( (((\imem~100_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~10  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2663_combout ),
	.datae(gnd),
	.dataf(!\imem~100_combout ),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h00008000000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( (((\imem~105_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2421_combout  ) + ( \Add4~14  ))
// \Add4~50  = CARRY(( (((\imem~105_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2421_combout  ) + ( \Add4~14  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~105_combout ),
	.datae(gnd),
	.dataf(!\regs~2421_combout ),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \regs~2443_combout  ) + ( (((\imem~105_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \regs~2443_combout  ) + ( (((\imem~105_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \Add4~50  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\regs~2443_combout ),
	.datae(gnd),
	.dataf(!\imem~105_combout ),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h00008000000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( (((\imem~78_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2597_combout  ) + ( \Add4~54  ))
// \Add4~18  = CARRY(( (((\imem~78_combout ) # (PC[14])) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q ) ) + ( \regs~2597_combout  ) + ( \Add4~54  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~78_combout ),
	.datae(gnd),
	.dataf(!\regs~2597_combout ),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \regs~2619_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \regs~2619_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~18  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\regs~2619_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \regs~2553_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \regs~2553_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~22  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\regs~2553_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \pcgood_B[16]~6 (
// Equation(s):
// \pcgood_B[16]~6_combout  = ( \Add0~25_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((!\isjump_D~0_combout ) # (\Add4~25_sumout )))) # (\dobranch_A~0_combout  & (\Add3~25_sumout )) ) ) ) # ( !\Add0~25_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout  & \Add4~25_sumout )))) # (\dobranch_A~0_combout  & (\Add3~25_sumout )) ) ) ) # ( \Add0~25_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout ) # (\Add4~25_sumout ) 
// ) ) ) # ( !\Add0~25_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout  & \Add4~25_sumout ) ) ) )

	.dataa(!\Add3~25_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add4~25_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add0~25_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~6 .extended_lut = "off";
defparam \pcgood_B[16]~6 .lut_mask = 64'h0303CFCF0355CF55;
defparam \pcgood_B[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \PC~63 (
// Equation(s):
// \PC~63_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[16]~6_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[16]~6_combout ))) # (\Equal1~2_combout  & 
// (\Add0~25_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[16])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~25_sumout ),
	.datac(!PC[16]),
	.datad(!\pcgood_B[16]~6_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~63 .extended_lut = "on";
defparam \PC~63 .lut_mask = 64'h0055050501510505;
defparam \PC~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N1
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N39
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N45
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \Add0~29_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \Add0~29_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~26  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \regs~1073 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1073 .is_wysiwyg = "true";
defparam \regs~1073 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \regs~1137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1137 .is_wysiwyg = "true";
defparam \regs~1137 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N35
dffeas \regs~1105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1105 .is_wysiwyg = "true";
defparam \regs~1105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N46
dffeas \regs~1041 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1041 .is_wysiwyg = "true";
defparam \regs~1041 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \regs~2573 (
// Equation(s):
// \regs~2573_combout  = ( \imem~13_combout  & ( \regs~1041_q  & ( (!\imem~18_combout  & (\regs~1073_q )) # (\imem~18_combout  & ((\regs~1137_q ))) ) ) ) # ( !\imem~13_combout  & ( \regs~1041_q  & ( (!\imem~18_combout ) # (\regs~1105_q ) ) ) ) # ( 
// \imem~13_combout  & ( !\regs~1041_q  & ( (!\imem~18_combout  & (\regs~1073_q )) # (\imem~18_combout  & ((\regs~1137_q ))) ) ) ) # ( !\imem~13_combout  & ( !\regs~1041_q  & ( (\regs~1105_q  & \imem~18_combout ) ) ) )

	.dataa(!\regs~1073_q ),
	.datab(!\regs~1137_q ),
	.datac(!\regs~1105_q ),
	.datad(!\imem~18_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\regs~1041_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2573 .extended_lut = "off";
defparam \regs~2573 .lut_mask = 64'h000F5533FF0F5533;
defparam \regs~2573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N53
dffeas \regs~1649DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1649DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1649DUPLICATE .is_wysiwyg = "true";
defparam \regs~1649DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N51
cyclonev_lcell_comb \regs~1553feeder (
// Equation(s):
// \regs~1553feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1553feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1553feeder .extended_lut = "off";
defparam \regs~1553feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1553feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N52
dffeas \regs~1553 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1553 .is_wysiwyg = "true";
defparam \regs~1553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \regs~1585feeder (
// Equation(s):
// \regs~1585feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1585feeder .extended_lut = "off";
defparam \regs~1585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1585feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \regs~1585 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1585 .is_wysiwyg = "true";
defparam \regs~1585 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \regs~1617 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1617 .is_wysiwyg = "true";
defparam \regs~1617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \regs~2574 (
// Equation(s):
// \regs~2574_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1649DUPLICATE_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1617_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1585_q  ) ) ) # ( 
// !\imem~13_combout  & ( !\imem~18_combout  & ( \regs~1553_q  ) ) )

	.dataa(!\regs~1649DUPLICATE_q ),
	.datab(!\regs~1553_q ),
	.datac(!\regs~1585_q ),
	.datad(!\regs~1617_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2574 .extended_lut = "off";
defparam \regs~2574 .lut_mask = 64'h33330F0F00FF5555;
defparam \regs~2574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \regs~561feeder (
// Equation(s):
// \regs~561feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~561feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~561feeder .extended_lut = "off";
defparam \regs~561feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~561feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \regs~561 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~561 .is_wysiwyg = "true";
defparam \regs~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N58
dffeas \regs~529 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~529 .is_wysiwyg = "true";
defparam \regs~529 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \regs~593feeder (
// Equation(s):
// \regs~593feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~593feeder .extended_lut = "off";
defparam \regs~593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N8
dffeas \regs~593 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~593 .is_wysiwyg = "true";
defparam \regs~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \regs~625 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~625 .is_wysiwyg = "true";
defparam \regs~625 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \regs~2572 (
// Equation(s):
// \regs~2572_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~625_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~561_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~593_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~529_q  ) ) )

	.dataa(!\regs~561_q ),
	.datab(!\regs~529_q ),
	.datac(!\regs~593_q ),
	.datad(!\regs~625_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2572 .extended_lut = "off";
defparam \regs~2572 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N43
dffeas \regs~81 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~81 .is_wysiwyg = "true";
defparam \regs~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \regs~49feeder (
// Equation(s):
// \regs~49feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~49feeder .extended_lut = "off";
defparam \regs~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N43
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N5
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \regs~113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~113 .is_wysiwyg = "true";
defparam \regs~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \regs~2571 (
// Equation(s):
// \regs~2571_combout  = ( \regs~113_q  & ( \imem~18_combout  & ( (\imem~13_combout ) # (\regs~81_q ) ) ) ) # ( !\regs~113_q  & ( \imem~18_combout  & ( (\regs~81_q  & !\imem~13_combout ) ) ) ) # ( \regs~113_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & 
// ((\regs~17_q ))) # (\imem~13_combout  & (\regs~49_q )) ) ) ) # ( !\regs~113_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & ((\regs~17_q ))) # (\imem~13_combout  & (\regs~49_q )) ) ) )

	.dataa(!\regs~81_q ),
	.datab(!\regs~49_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~17_q ),
	.datae(!\regs~113_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2571 .extended_lut = "off";
defparam \regs~2571 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~2571 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \regs~2575 (
// Equation(s):
// \regs~2575_combout  = ( \regs~2572_combout  & ( \regs~2571_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & (\regs~2573_combout )) # (\imem~22_combout  & ((\regs~2574_combout )))) ) ) ) # ( !\regs~2572_combout  & ( \regs~2571_combout  & ( 
// (!\imem~14_combout  & (((!\imem~22_combout )))) # (\imem~14_combout  & ((!\imem~22_combout  & (\regs~2573_combout )) # (\imem~22_combout  & ((\regs~2574_combout ))))) ) ) ) # ( \regs~2572_combout  & ( !\regs~2571_combout  & ( (!\imem~14_combout  & 
// (((\imem~22_combout )))) # (\imem~14_combout  & ((!\imem~22_combout  & (\regs~2573_combout )) # (\imem~22_combout  & ((\regs~2574_combout ))))) ) ) ) # ( !\regs~2572_combout  & ( !\regs~2571_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & 
// (\regs~2573_combout )) # (\imem~22_combout  & ((\regs~2574_combout ))))) ) ) )

	.dataa(!\regs~2573_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~2574_combout ),
	.datad(!\imem~22_combout ),
	.datae(!\regs~2572_combout ),
	.dataf(!\regs~2571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2575 .extended_lut = "off";
defparam \regs~2575 .lut_mask = 64'h110311CFDD03DDCF;
defparam \regs~2575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \regs~2575_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \regs~2575_combout  ) + ( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~26  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\regs~2575_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \pcgood_B[17]~7 (
// Equation(s):
// \pcgood_B[17]~7_combout  = ( \dobranch_A~0_combout  & ( \Selector31~15_combout  & ( \Add3~29_sumout  ) ) ) # ( !\dobranch_A~0_combout  & ( \Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout 
// ))) ) ) ) # ( \dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout ))) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & 
// (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout ))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add3~29_sumout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add4~29_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~7 .extended_lut = "off";
defparam \pcgood_B[17]~7 .lut_mask = 64'h0A5F0A5F0A5F3333;
defparam \pcgood_B[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[17]~7_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[17]~7_combout ))) # (\Equal1~2_combout  & 
// (\Add0~29_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[17] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~29_sumout ),
	.datab(!\pcgood_B[17]~7_combout ),
	.datac(!PC[17]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "on";
defparam \PC~59 .lut_mask = 64'h0033000F0035000F;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N45
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \pcplus_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[17] .is_wysiwyg = "true";
defparam \pcplus_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2592_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2575_combout  ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2592_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2575_combout  ) + ( \Add2~90  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2592_combout ),
	.datae(gnd),
	.dataf(!\regs~2575_combout ),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FF000000FB51;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \regs~2575_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2592_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( \regs~2575_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2592_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~90  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2575_combout ),
	.datae(gnd),
	.dataf(!\regs~2592_combout ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FD31000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \Add1~93_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~93_sumout ))) ) ) # ( !\Add1~93_sumout  & ( (\Selector35~0_combout  & (\Selector30~0_combout  & \Add2~93_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000300030C0F0C0F;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \aluin2_A[17]~34 (
// Equation(s):
// \aluin2_A[17]~34_combout  = ( \regs~2592_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2592_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2592_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~34 .extended_lut = "off";
defparam \aluin2_A[17]~34 .lut_mask = 64'h55555555F5F5F5F5;
defparam \aluin2_A[17]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \aluin2_A[17]~34_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2575_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\aluin2_A[17]~34_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\regs~2575_combout ) # (!\Selector37~2_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\regs~2575_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2575_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[17]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h362836286C826C82;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \Selector14~1_combout  & ( (\Selector33~0_combout  & ((\Selector14~0_combout ) # (\Selector36~1_combout ))) ) ) # ( !\Selector14~1_combout  & ( (\Selector33~0_combout  & \Selector14~0_combout ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h0303030313131313;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \aluout_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17] .is_wysiwyg = "true";
defparam \aluout_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N45
cyclonev_lcell_comb \wregval_M[17]~55 (
// Equation(s):
// \wregval_M[17]~55_combout  = ( aluout_M[17] & ( (((\selpcplus_M~q  & pcplus_M[17])) # (\selaluout_M~q )) # (\selmemout_M~q ) ) ) # ( !aluout_M[17] & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[17])) # (\selmemout_M~q ))) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!\selpcplus_M~q ),
	.datad(!pcplus_M[17]),
	.datae(gnd),
	.dataf(!aluout_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~55 .extended_lut = "off";
defparam \wregval_M[17]~55 .lut_mask = 64'h444C444C777F777F;
defparam \wregval_M[17]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \timer|cnt[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[17] .is_wysiwyg = "true";
defparam \timer|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N51
cyclonev_lcell_comb \timer|Add1~93 (
// Equation(s):
// \timer|Add1~93_sumout  = SUM(( \timer|cnt [17] ) + ( GND ) + ( \timer|Add1~90  ))
// \timer|Add1~94  = CARRY(( \timer|cnt [17] ) + ( GND ) + ( \timer|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~93_sumout ),
	.cout(\timer|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~93 .extended_lut = "off";
defparam \timer|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \timer|cnt~36 (
// Equation(s):
// \timer|cnt~36_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt [17])))) # (\timer|wrCnt~0_combout  & (((\dbus[17]~77_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~93_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[17]~77_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[17]~77_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~93_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~36 .extended_lut = "on";
defparam \timer|cnt~36 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N20
dffeas \timer|cnt[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \timer|lim[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[17]~77_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[17] .is_wysiwyg = "true";
defparam \timer|lim[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \dbus[17]~76 (
// Equation(s):
// \dbus[17]~76_combout  = ( \timer|lim [17] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt[17]~DUPLICATE_q ))) ) ) # ( !\timer|lim [17] & ( (\dbus[8]~5_combout  & (\timer|cnt[17]~DUPLICATE_q  & \dbus[2]~4_combout )) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\timer|cnt[17]~DUPLICATE_q ),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~76 .extended_lut = "off";
defparam \dbus[17]~76 .lut_mask = 64'h0005000500AF00AF;
defparam \dbus[17]~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~77_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~77_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N9
cyclonev_lcell_comb \dbus[17]~75 (
// Equation(s):
// \dbus[17]~75_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~75 .extended_lut = "off";
defparam \dbus[17]~75 .lut_mask = 64'h1B1B00001B1B0000;
defparam \dbus[17]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N15
cyclonev_lcell_comb \dbus[17]~77 (
// Equation(s):
// \dbus[17]~77_combout  = ( \dbus[17]~75_combout  ) # ( !\dbus[17]~75_combout  & ( ((wmemval_M[17] & \wrmem_M~q )) # (\dbus[17]~76_combout ) ) )

	.dataa(!\dbus[17]~76_combout ),
	.datab(gnd),
	.datac(!wmemval_M[17]),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[17]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~77 .extended_lut = "off";
defparam \dbus[17]~77 .lut_mask = 64'h555F555FFFFFFFFF;
defparam \dbus[17]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \wregval_M[17]~56 (
// Equation(s):
// \wregval_M[17]~56_combout  = ( \dbus[17]~77_combout  & ( \wregval_M[25]~1_combout  & ( \wregval_M[17]~55_combout  ) ) ) # ( !\dbus[17]~77_combout  & ( \wregval_M[25]~1_combout  & ( (\wregval_M[17]~55_combout  & ((!\wregval_M[29]~2_combout ) # 
// ((!HexOut[17] & \wregval_M[10]~3_combout )))) ) ) ) # ( \dbus[17]~77_combout  & ( !\wregval_M[25]~1_combout  & ( (\wregval_M[17]~55_combout  & ((!\wregval_M[29]~2_combout ) # ((!HexOut[17] & \wregval_M[10]~3_combout )))) ) ) ) # ( !\dbus[17]~77_combout  & 
// ( !\wregval_M[25]~1_combout  & ( (\wregval_M[17]~55_combout  & ((!\wregval_M[29]~2_combout ) # ((!HexOut[17] & \wregval_M[10]~3_combout )))) ) ) )

	.dataa(!HexOut[17]),
	.datab(!\wregval_M[17]~55_combout ),
	.datac(!\wregval_M[29]~2_combout ),
	.datad(!\wregval_M[10]~3_combout ),
	.datae(!\dbus[17]~77_combout ),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~56 .extended_lut = "off";
defparam \wregval_M[17]~56 .lut_mask = 64'h3032303230323333;
defparam \wregval_M[17]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \regs~1713feeder (
// Equation(s):
// \regs~1713feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1713feeder .extended_lut = "off";
defparam \regs~1713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N40
dffeas \regs~1713 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1713 .is_wysiwyg = "true";
defparam \regs~1713 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N52
dffeas \regs~1745 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1745 .is_wysiwyg = "true";
defparam \regs~1745 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \regs~1777 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1777 .is_wysiwyg = "true";
defparam \regs~1777 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N52
dffeas \regs~1649 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1649 .is_wysiwyg = "true";
defparam \regs~1649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \regs~3180 (
// Equation(s):
// \regs~3180_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1553_q ))) # (\imem~30_combout  & (\regs~1585_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1617_q )) # (\imem~30_combout  & ((\regs~1649_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1585_q ),
	.datac(!\regs~1617_q ),
	.datad(!\regs~1649_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3180 .extended_lut = "on";
defparam \regs~3180 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N19
dffeas \regs~1681 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1681 .is_wysiwyg = "true";
defparam \regs~1681 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \regs~2588 (
// Equation(s):
// \regs~2588_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3180_combout ))))) # (\imem~23_combout  & (((!\regs~3180_combout  & ((\regs~1681_q ))) # (\regs~3180_combout  & (\regs~1713_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3180_combout ))))) # (\imem~23_combout  & (((!\regs~3180_combout  & (\regs~1745_q )) # (\regs~3180_combout  & ((\regs~1777_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1713_q ),
	.datac(!\regs~1745_q ),
	.datad(!\regs~1777_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3180_combout ),
	.datag(!\regs~1681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2588 .extended_lut = "on";
defparam \regs~2588 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \regs~241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~241 .is_wysiwyg = "true";
defparam \regs~241 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \regs~177feeder (
// Equation(s):
// \regs~177feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~177feeder .extended_lut = "off";
defparam \regs~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \regs~177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~177 .is_wysiwyg = "true";
defparam \regs~177 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \regs~209feeder (
// Equation(s):
// \regs~209feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~209feeder .extended_lut = "off";
defparam \regs~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \regs~209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~209 .is_wysiwyg = "true";
defparam \regs~209 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \regs~3168 (
// Equation(s):
// \regs~3168_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~17_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~49_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~81_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~113_q )))) ) )

	.dataa(!\regs~113_q ),
	.datab(!\regs~49_q ),
	.datac(!\regs~81_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3168 .extended_lut = "on";
defparam \regs~3168 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \regs~145feeder (
// Equation(s):
// \regs~145feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~145feeder .extended_lut = "off";
defparam \regs~145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~145feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N19
dffeas \regs~145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~145 .is_wysiwyg = "true";
defparam \regs~145 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \regs~2576 (
// Equation(s):
// \regs~2576_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3168_combout )))) # (\imem~23_combout  & ((!\regs~3168_combout  & ((\regs~145_q ))) # (\regs~3168_combout  & (\regs~177_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3168_combout )))) # (\imem~23_combout  & ((!\regs~3168_combout  & ((\regs~209_q ))) # (\regs~3168_combout  & (\regs~241_q ))))) ) )

	.dataa(!\regs~241_q ),
	.datab(!\regs~177_q ),
	.datac(!\regs~209_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3168_combout ),
	.datag(!\regs~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2576 .extended_lut = "on";
defparam \regs~2576 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \regs~1265 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1265 .is_wysiwyg = "true";
defparam \regs~1265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N15
cyclonev_lcell_comb \regs~1233feeder (
// Equation(s):
// \regs~1233feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1233feeder .extended_lut = "off";
defparam \regs~1233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N16
dffeas \regs~1233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1233 .is_wysiwyg = "true";
defparam \regs~1233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \regs~1201feeder (
// Equation(s):
// \regs~1201feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1201feeder .extended_lut = "off";
defparam \regs~1201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N25
dffeas \regs~1201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1201 .is_wysiwyg = "true";
defparam \regs~1201 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \regs~3172 (
// Equation(s):
// \regs~3172_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1041_q ))) # (\imem~30_combout  & (\regs~1073_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1105_q ))) # (\imem~30_combout  & (\regs~1137_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1073_q ),
	.datab(!\regs~1137_q ),
	.datac(!\regs~1105_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1041_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3172 .extended_lut = "on";
defparam \regs~3172 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N6
cyclonev_lcell_comb \regs~1169feeder (
// Equation(s):
// \regs~1169feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1169feeder .extended_lut = "off";
defparam \regs~1169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \regs~1169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1169 .is_wysiwyg = "true";
defparam \regs~1169 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \regs~2580 (
// Equation(s):
// \regs~2580_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3172_combout ))))) # (\imem~23_combout  & (((!\regs~3172_combout  & (\regs~1169_q )) # (\regs~3172_combout  & ((\regs~1201_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3172_combout ))))) # (\imem~23_combout  & (((!\regs~3172_combout  & ((\regs~1233_q ))) # (\regs~3172_combout  & (\regs~1265_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1265_q ),
	.datac(!\regs~1233_q ),
	.datad(!\regs~1201_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3172_combout ),
	.datag(!\regs~1169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2580 .extended_lut = "on";
defparam \regs~2580 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2580 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N27
cyclonev_lcell_comb \regs~689feeder (
// Equation(s):
// \regs~689feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~689feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~689feeder .extended_lut = "off";
defparam \regs~689feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~689feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N29
dffeas \regs~689 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~689 .is_wysiwyg = "true";
defparam \regs~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N7
dffeas \regs~593DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~593DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~593DUPLICATE .is_wysiwyg = "true";
defparam \regs~593DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \regs~3176 (
// Equation(s):
// \regs~3176_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~529_q ))) # (\imem~30_combout  & (\regs~561_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~593DUPLICATE_q ))) # (\imem~30_combout  & (\regs~625_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~625_q ),
	.datab(!\regs~561_q ),
	.datac(!\regs~593DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3176 .extended_lut = "on";
defparam \regs~3176 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \regs~721feeder (
// Equation(s):
// \regs~721feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~721feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~721feeder .extended_lut = "off";
defparam \regs~721feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~721feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N52
dffeas \regs~721 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~721 .is_wysiwyg = "true";
defparam \regs~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \regs~753 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~753 .is_wysiwyg = "true";
defparam \regs~753 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \regs~657feeder (
// Equation(s):
// \regs~657feeder_combout  = ( \wregval_M[17]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~657feeder .extended_lut = "off";
defparam \regs~657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~657feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N16
dffeas \regs~657 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~657 .is_wysiwyg = "true";
defparam \regs~657 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \regs~2584 (
// Equation(s):
// \regs~2584_combout  = ( !\imem~26_combout  & ( (!\regs~3176_combout  & (((\regs~657_q  & (\imem~23_combout ))))) # (\regs~3176_combout  & ((((!\imem~23_combout ))) # (\regs~689_q ))) ) ) # ( \imem~26_combout  & ( ((!\regs~3176_combout  & (\regs~721_q  & 
// (\imem~23_combout ))) # (\regs~3176_combout  & (((!\imem~23_combout ) # (\regs~753_q ))))) ) )

	.dataa(!\regs~689_q ),
	.datab(!\regs~3176_combout ),
	.datac(!\regs~721_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~753_q ),
	.datag(!\regs~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2584 .extended_lut = "on";
defparam \regs~2584 .lut_mask = 64'h331D330C331D333F;
defparam \regs~2584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \regs~2592 (
// Equation(s):
// \regs~2592_combout  = ( \imem~3_combout  & ( \regs~2584_combout  & ( (!\imem~6_combout  & ((\regs~2580_combout ))) # (\imem~6_combout  & (\regs~2588_combout )) ) ) ) # ( !\imem~3_combout  & ( \regs~2584_combout  & ( (\regs~2576_combout ) # 
// (\imem~6_combout ) ) ) ) # ( \imem~3_combout  & ( !\regs~2584_combout  & ( (!\imem~6_combout  & ((\regs~2580_combout ))) # (\imem~6_combout  & (\regs~2588_combout )) ) ) ) # ( !\imem~3_combout  & ( !\regs~2584_combout  & ( (!\imem~6_combout  & 
// \regs~2576_combout ) ) ) )

	.dataa(!\regs~2588_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2576_combout ),
	.datad(!\regs~2580_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\regs~2584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2592 .extended_lut = "off";
defparam \regs~2592 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \regs~2592 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2526_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2509_combout  ) + ( \Add2~94  ))
// \Add2~26  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2526_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2509_combout  ) + ( \Add2~94  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2526_combout ),
	.datae(gnd),
	.dataf(!\regs~2509_combout ),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FF000000FB51;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \regs~2509_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2526_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~94  ))
// \Add1~26  = CARRY(( \regs~2509_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2526_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~94  ))

	.dataa(!\imem~49_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2509_combout ),
	.datae(gnd),
	.dataf(!\regs~2526_combout ),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Add1~25_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~25_sumout ))) ) ) # ( !\Add1~25_sumout  & ( (\Selector35~0_combout  & (\Add2~25_sumout  & \Selector30~0_combout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0005000500AF00AF;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \Selector13~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector13~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector13~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h0101010155555555;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \aluout_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18] .is_wysiwyg = "true";
defparam \aluout_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~57_sumout  ) + ( \Add3~30  ))
// \Add3~58  = CARRY(( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~57_sumout  ) + ( \Add3~30  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \regs~2509_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~30  ))
// \Add4~58  = CARRY(( \regs~2509_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~30  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\regs~2509_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \pcgood_B[18]~10 (
// Equation(s):
// \pcgood_B[18]~10_combout  = ( \Add3~57_sumout  & ( \Add4~57_sumout  & ( (((\dobranch_A~0_combout  & \Selector31~15_combout )) # (\Add0~57_sumout )) # (\isjump_D~0_combout ) ) ) ) # ( !\Add3~57_sumout  & ( \Add4~57_sumout  & ( (!\isjump_D~0_combout  & 
// (\Add0~57_sumout  & ((!\dobranch_A~0_combout ) # (!\Selector31~15_combout )))) # (\isjump_D~0_combout  & ((!\dobranch_A~0_combout ) # ((!\Selector31~15_combout )))) ) ) ) # ( \Add3~57_sumout  & ( !\Add4~57_sumout  & ( (!\isjump_D~0_combout  & 
// (((\dobranch_A~0_combout  & \Selector31~15_combout )) # (\Add0~57_sumout ))) # (\isjump_D~0_combout  & (\dobranch_A~0_combout  & (\Selector31~15_combout ))) ) ) ) # ( !\Add3~57_sumout  & ( !\Add4~57_sumout  & ( (!\isjump_D~0_combout  & (\Add0~57_sumout  & 
// ((!\dobranch_A~0_combout ) # (!\Selector31~15_combout )))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Selector31~15_combout ),
	.datad(!\Add0~57_sumout ),
	.datae(!\Add3~57_sumout ),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~10 .extended_lut = "off";
defparam \pcgood_B[18]~10 .lut_mask = 64'h00A803AB54FC57FF;
defparam \pcgood_B[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[18]~10_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[18]~10_combout ))) # (\Equal1~2_combout  & 
// (\Add0~57_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[18] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\pcgood_B[18]~10_combout ),
	.datac(!PC[18]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "on";
defparam \PC~55 .lut_mask = 64'h0033000F0035000F;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~30  ))
// \Add0~58  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N50
dffeas \pcplus_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[18] .is_wysiwyg = "true";
defparam \pcplus_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \wregval_M[18]~49 (
// Equation(s):
// \wregval_M[18]~49_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[18]) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[18])))) # (\selaluout_M~q  & (aluout_M[18])) ) )

	.dataa(!aluout_M[18]),
	.datab(!\selpcplus_M~q ),
	.datac(!pcplus_M[18]),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~49 .extended_lut = "off";
defparam \wregval_M[18]~49 .lut_mask = 64'h03550355FF55FF55;
defparam \wregval_M[18]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \timer|Add1~81 (
// Equation(s):
// \timer|Add1~81_sumout  = SUM(( \timer|cnt [18] ) + ( GND ) + ( \timer|Add1~94  ))
// \timer|Add1~82  = CARRY(( \timer|cnt [18] ) + ( GND ) + ( \timer|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~81_sumout ),
	.cout(\timer|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~81 .extended_lut = "off";
defparam \timer|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \timer|cnt~48 (
// Equation(s):
// \timer|cnt~48_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|cnt [18] & (\timer|lim[0]~1_combout ))) # (\timer|wrCnt~0_combout  & (((\dbus[18]~68_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~81_sumout  & (!\timer|atLim~combout  & (\timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[18]~68_combout ))))) ) )

	.dataa(!\timer|Add1~81_sumout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[18]~68_combout ),
	.datag(!\timer|cnt [18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~48 .extended_lut = "on";
defparam \timer|cnt~48 .lut_mask = 64'h000C0040333F3373;
defparam \timer|cnt~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \timer|cnt[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[18] .is_wysiwyg = "true";
defparam \timer|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N50
dffeas \timer|lim[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[18]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[18] .is_wysiwyg = "true";
defparam \timer|lim[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \dbus[18]~67 (
// Equation(s):
// \dbus[18]~67_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & ((\timer|lim [18]))) # (\dbus[8]~5_combout  & (\timer|cnt [18])) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\timer|cnt [18]),
	.datad(!\timer|lim [18]),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~67 .extended_lut = "off";
defparam \dbus[18]~67 .lut_mask = 64'h0000000005AF05AF;
defparam \dbus[18]~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~68_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA263581F70BC339F1C00000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~68_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N21
cyclonev_lcell_comb \dbus[18]~66 (
// Equation(s):
// \dbus[18]~66_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~66 .extended_lut = "off";
defparam \dbus[18]~66 .lut_mask = 64'h0A0A00005F5F0000;
defparam \dbus[18]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \dbus[18]~68 (
// Equation(s):
// \dbus[18]~68_combout  = ( \dbus[18]~66_combout  ) # ( !\dbus[18]~66_combout  & ( ((\wrmem_M~q  & wmemval_M[18])) # (\dbus[18]~67_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[18]~67_combout ),
	.datad(!wmemval_M[18]),
	.datae(gnd),
	.dataf(!\dbus[18]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~68 .extended_lut = "off";
defparam \dbus[18]~68 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[18]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \wregval_M[18]~50 (
// Equation(s):
// \wregval_M[18]~50_combout  = ( \wregval_M[29]~2_combout  & ( \dbus[18]~68_combout  & ( (\wregval_M[18]~49_combout  & (((HexOut[18] & \wregval_M[10]~3_combout )) # (\wregval_M[25]~1_combout ))) ) ) ) # ( !\wregval_M[29]~2_combout  & ( \dbus[18]~68_combout  
// & ( \wregval_M[18]~49_combout  ) ) ) # ( \wregval_M[29]~2_combout  & ( !\dbus[18]~68_combout  & ( (HexOut[18] & (\wregval_M[10]~3_combout  & \wregval_M[18]~49_combout )) ) ) ) # ( !\wregval_M[29]~2_combout  & ( !\dbus[18]~68_combout  & ( 
// \wregval_M[18]~49_combout  ) ) )

	.dataa(!HexOut[18]),
	.datab(!\wregval_M[10]~3_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[18]~49_combout ),
	.datae(!\wregval_M[29]~2_combout ),
	.dataf(!\dbus[18]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~50 .extended_lut = "off";
defparam \wregval_M[18]~50 .lut_mask = 64'h00FF001100FF001F;
defparam \wregval_M[18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N32
dffeas \regs~1650 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1650 .is_wysiwyg = "true";
defparam \regs~1650 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \regs~2508 (
// Equation(s):
// \regs~2508_combout  = ( \regs~1138_q  & ( \regs~626_q  & ( (!\imem~14_combout  & (((\imem~22_combout ) # (\regs~114_q )))) # (\imem~14_combout  & (((!\imem~22_combout )) # (\regs~1650_q ))) ) ) ) # ( !\regs~1138_q  & ( \regs~626_q  & ( (!\imem~14_combout  
// & (((\imem~22_combout ) # (\regs~114_q )))) # (\imem~14_combout  & (\regs~1650_q  & ((\imem~22_combout )))) ) ) ) # ( \regs~1138_q  & ( !\regs~626_q  & ( (!\imem~14_combout  & (((\regs~114_q  & !\imem~22_combout )))) # (\imem~14_combout  & 
// (((!\imem~22_combout )) # (\regs~1650_q ))) ) ) ) # ( !\regs~1138_q  & ( !\regs~626_q  & ( (!\imem~14_combout  & (((\regs~114_q  & !\imem~22_combout )))) # (\imem~14_combout  & (\regs~1650_q  & ((\imem~22_combout )))) ) ) )

	.dataa(!\regs~1650_q ),
	.datab(!\regs~114_q ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~22_combout ),
	.datae(!\regs~1138_q ),
	.dataf(!\regs~626_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2508 .extended_lut = "off";
defparam \regs~2508 .lut_mask = 64'h30053F0530F53FF5;
defparam \regs~2508 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N9
cyclonev_lcell_comb \regs~2507 (
// Equation(s):
// \regs~2507_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1618_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1106_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~594_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~82_q  ) ) )

	.dataa(!\regs~1618_q ),
	.datab(!\regs~82_q ),
	.datac(!\regs~594_q ),
	.datad(!\regs~1106_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2507 .extended_lut = "off";
defparam \regs~2507 .lut_mask = 64'h33330F0F00FF5555;
defparam \regs~2507 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \regs~2505 (
// Equation(s):
// \regs~2505_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1554_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1042_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~530_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~18_q  ) ) )

	.dataa(!\regs~1554_q ),
	.datab(!\regs~18_q ),
	.datac(!\regs~530_q ),
	.datad(!\regs~1042_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2505 .extended_lut = "off";
defparam \regs~2505 .lut_mask = 64'h33330F0F00FF5555;
defparam \regs~2505 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N49
dffeas \regs~1586DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1586DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1586DUPLICATE .is_wysiwyg = "true";
defparam \regs~1586DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \regs~2506 (
// Equation(s):
// \regs~2506_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1586DUPLICATE_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~562_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1074_q  ) ) ) # ( !\imem~14_combout 
//  & ( !\imem~22_combout  & ( \regs~50_q  ) ) )

	.dataa(!\regs~1586DUPLICATE_q ),
	.datab(!\regs~50_q ),
	.datac(!\regs~1074_q ),
	.datad(!\regs~562_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2506 .extended_lut = "off";
defparam \regs~2506 .lut_mask = 64'h33330F0F00FF5555;
defparam \regs~2506 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \regs~2509 (
// Equation(s):
// \regs~2509_combout  = ( \regs~2505_combout  & ( \regs~2506_combout  & ( (!\imem~18_combout ) # ((!\imem~13_combout  & ((\regs~2507_combout ))) # (\imem~13_combout  & (\regs~2508_combout ))) ) ) ) # ( !\regs~2505_combout  & ( \regs~2506_combout  & ( 
// (!\imem~13_combout  & (\imem~18_combout  & ((\regs~2507_combout )))) # (\imem~13_combout  & ((!\imem~18_combout ) # ((\regs~2508_combout )))) ) ) ) # ( \regs~2505_combout  & ( !\regs~2506_combout  & ( (!\imem~13_combout  & ((!\imem~18_combout ) # 
// ((\regs~2507_combout )))) # (\imem~13_combout  & (\imem~18_combout  & (\regs~2508_combout ))) ) ) ) # ( !\regs~2505_combout  & ( !\regs~2506_combout  & ( (\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2507_combout ))) # (\imem~13_combout  & 
// (\regs~2508_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~2508_combout ),
	.datad(!\regs~2507_combout ),
	.datae(!\regs~2505_combout ),
	.dataf(!\regs~2506_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2509 .extended_lut = "off";
defparam \regs~2509 .lut_mask = 64'h012389AB4567CDEF;
defparam \regs~2509 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N57
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \regs~2531_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2548_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \regs~2531_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2548_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~26  ))

	.dataa(!\imem~49_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2531_combout ),
	.datae(gnd),
	.dataf(!\regs~2548_combout ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2548_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2531_combout  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2548_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2531_combout  ) + ( \Add2~26  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2548_combout ),
	.datae(gnd),
	.dataf(!\regs~2531_combout ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Add1~29_sumout  & ( \Add2~29_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add1~29_sumout  & ( \Add2~29_sumout  & ( (\Selector30~0_combout  & \Selector35~0_combout ) ) ) ) # ( \Add1~29_sumout  & ( !\Add2~29_sumout  & ( 
// (\Selector30~0_combout  & !\Selector35~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0000303003033333;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( \Selector12~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector12~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector12~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector12~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'h0101010155555555;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N38
dffeas \aluout_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19] .is_wysiwyg = "true";
defparam \aluout_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N52
dffeas \pcplus_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[19] .is_wysiwyg = "true";
defparam \pcplus_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \wregval_M[19]~51 (
// Equation(s):
// \wregval_M[19]~51_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[19]) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[19])))) # (\selaluout_M~q  & (aluout_M[19])) ) )

	.dataa(!aluout_M[19]),
	.datab(!\selpcplus_M~q ),
	.datac(!pcplus_M[19]),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~51 .extended_lut = "off";
defparam \wregval_M[19]~51 .lut_mask = 64'h03550355FF55FF55;
defparam \wregval_M[19]~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0513C83E0074130037F80000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N27
cyclonev_lcell_comb \dbus[19]~69 (
// Equation(s):
// \dbus[19]~69_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~69 .extended_lut = "off";
defparam \dbus[19]~69 .lut_mask = 64'h00550000AAFF0000;
defparam \dbus[19]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N53
dffeas \timer|lim[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[19]~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[19] .is_wysiwyg = "true";
defparam \timer|lim[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N57
cyclonev_lcell_comb \timer|Add1~85 (
// Equation(s):
// \timer|Add1~85_sumout  = SUM(( \timer|cnt[19]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~82  ))
// \timer|Add1~86  = CARRY(( \timer|cnt[19]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~85_sumout ),
	.cout(\timer|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~85 .extended_lut = "off";
defparam \timer|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N2
dffeas \timer|cnt[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[19] .is_wysiwyg = "true";
defparam \timer|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \timer|cnt~44 (
// Equation(s):
// \timer|cnt~44_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [19]))) # (\timer|wrCnt~0_combout  & (((\dbus[19]~71_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~85_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[19]~71_combout ))))) ) )

	.dataa(!\timer|Add1~85_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[19]~71_combout ),
	.datag(!\timer|cnt [19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~44 .extended_lut = "on";
defparam \timer|cnt~44 .lut_mask = 64'h0300100003FF10FF;
defparam \timer|cnt~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \timer|cnt[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[19]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \dbus[19]~70 (
// Equation(s):
// \dbus[19]~70_combout  = ( \timer|cnt[19]~DUPLICATE_q  & ( (\dbus[2]~4_combout  & ((\dbus[8]~5_combout ) # (\timer|lim [19]))) ) ) # ( !\timer|cnt[19]~DUPLICATE_q  & ( (\timer|lim [19] & (\dbus[2]~4_combout  & !\dbus[8]~5_combout )) ) )

	.dataa(!\timer|lim [19]),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~70 .extended_lut = "off";
defparam \dbus[19]~70 .lut_mask = 64'h05000500050F050F;
defparam \dbus[19]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \dbus[19]~71 (
// Equation(s):
// \dbus[19]~71_combout  = ( \dbus[19]~70_combout  ) # ( !\dbus[19]~70_combout  & ( ((\wrmem_M~q  & wmemval_M[19])) # (\dbus[19]~69_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[19]),
	.datad(!\dbus[19]~69_combout ),
	.datae(gnd),
	.dataf(!\dbus[19]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~71 .extended_lut = "off";
defparam \dbus[19]~71 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[19]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \wregval_M[19]~52 (
// Equation(s):
// \wregval_M[19]~52_combout  = ( \wregval_M[29]~2_combout  & ( \dbus[19]~71_combout  & ( (\wregval_M[19]~51_combout  & (((HexOut[19] & \wregval_M[10]~3_combout )) # (\wregval_M[25]~1_combout ))) ) ) ) # ( !\wregval_M[29]~2_combout  & ( \dbus[19]~71_combout  
// & ( \wregval_M[19]~51_combout  ) ) ) # ( \wregval_M[29]~2_combout  & ( !\dbus[19]~71_combout  & ( (HexOut[19] & (\wregval_M[10]~3_combout  & \wregval_M[19]~51_combout )) ) ) ) # ( !\wregval_M[29]~2_combout  & ( !\dbus[19]~71_combout  & ( 
// \wregval_M[19]~51_combout  ) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!HexOut[19]),
	.datac(!\wregval_M[10]~3_combout ),
	.datad(!\wregval_M[19]~51_combout ),
	.datae(!\wregval_M[29]~2_combout ),
	.dataf(!\dbus[19]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~52 .extended_lut = "off";
defparam \wregval_M[19]~52 .lut_mask = 64'h00FF000300FF0057;
defparam \wregval_M[19]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \regs~755 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~755 .is_wysiwyg = "true";
defparam \regs~755 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \regs~723feeder (
// Equation(s):
// \regs~723feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~723feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~723feeder .extended_lut = "off";
defparam \regs~723feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~723feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N11
dffeas \regs~723 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~723 .is_wysiwyg = "true";
defparam \regs~723 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \regs~691feeder (
// Equation(s):
// \regs~691feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~691feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~691feeder .extended_lut = "off";
defparam \regs~691feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~691feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \regs~691 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~691 .is_wysiwyg = "true";
defparam \regs~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \regs~627 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~627 .is_wysiwyg = "true";
defparam \regs~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \regs~563 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~563 .is_wysiwyg = "true";
defparam \regs~563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \regs~595feeder (
// Equation(s):
// \regs~595feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~595feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~595feeder .extended_lut = "off";
defparam \regs~595feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~595feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \regs~595 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~595 .is_wysiwyg = "true";
defparam \regs~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N23
dffeas \regs~531 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~531 .is_wysiwyg = "true";
defparam \regs~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \regs~3144 (
// Equation(s):
// \regs~3144_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~531_q ))) # (\imem~30_combout  & (\regs~563_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~595_q ))) # (\imem~30_combout  & (\regs~627_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~627_q ),
	.datab(!\regs~563_q ),
	.datac(!\regs~595_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3144 .extended_lut = "on";
defparam \regs~3144 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N33
cyclonev_lcell_comb \regs~659feeder (
// Equation(s):
// \regs~659feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~659feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~659feeder .extended_lut = "off";
defparam \regs~659feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~659feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N35
dffeas \regs~659 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~659 .is_wysiwyg = "true";
defparam \regs~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \regs~2540 (
// Equation(s):
// \regs~2540_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3144_combout )))) # (\imem~23_combout  & ((!\regs~3144_combout  & (\regs~659_q )) # (\regs~3144_combout  & ((\regs~691_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~3144_combout ))))) # (\imem~23_combout  & (((!\regs~3144_combout  & ((\regs~723_q ))) # (\regs~3144_combout  & (\regs~755_q ))))) ) )

	.dataa(!\regs~755_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~723_q ),
	.datad(!\regs~691_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3144_combout ),
	.datag(!\regs~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2540 .extended_lut = "on";
defparam \regs~2540 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \regs~243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~243 .is_wysiwyg = "true";
defparam \regs~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \regs~179feeder (
// Equation(s):
// \regs~179feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~179feeder .extended_lut = "off";
defparam \regs~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \regs~179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~179 .is_wysiwyg = "true";
defparam \regs~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \regs~211feeder (
// Equation(s):
// \regs~211feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~211feeder .extended_lut = "off";
defparam \regs~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \regs~211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~211 .is_wysiwyg = "true";
defparam \regs~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N38
dffeas \regs~115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~115 .is_wysiwyg = "true";
defparam \regs~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N49
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \regs~83feeder (
// Equation(s):
// \regs~83feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~83feeder .extended_lut = "off";
defparam \regs~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N26
dffeas \regs~83 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~83 .is_wysiwyg = "true";
defparam \regs~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \regs~19feeder (
// Equation(s):
// \regs~19feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~19feeder .extended_lut = "off";
defparam \regs~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N1
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \regs~3136 (
// Equation(s):
// \regs~3136_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~19_q ))) # (\imem~30_combout  & (\regs~51_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~83_q ))) # (\imem~30_combout  & (\regs~115_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~115_q ),
	.datab(!\regs~51_q ),
	.datac(!\regs~83_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3136 .extended_lut = "on";
defparam \regs~3136 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \regs~147feeder (
// Equation(s):
// \regs~147feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~147feeder .extended_lut = "off";
defparam \regs~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N40
dffeas \regs~147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~147 .is_wysiwyg = "true";
defparam \regs~147 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \regs~2532 (
// Equation(s):
// \regs~2532_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3136_combout )))) # (\imem~23_combout  & ((!\regs~3136_combout  & ((\regs~147_q ))) # (\regs~3136_combout  & (\regs~179_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3136_combout )))) # (\imem~23_combout  & ((!\regs~3136_combout  & ((\regs~211_q ))) # (\regs~3136_combout  & (\regs~243_q ))))) ) )

	.dataa(!\regs~243_q ),
	.datab(!\regs~179_q ),
	.datac(!\regs~211_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3136_combout ),
	.datag(!\regs~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2532 .extended_lut = "on";
defparam \regs~2532 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \regs~1779 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1779 .is_wysiwyg = "true";
defparam \regs~1779 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N56
dffeas \regs~1747 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1747 .is_wysiwyg = "true";
defparam \regs~1747 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \regs~1587 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1587 .is_wysiwyg = "true";
defparam \regs~1587 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \regs~1651 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1651 .is_wysiwyg = "true";
defparam \regs~1651 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N56
dffeas \regs~1619 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1619 .is_wysiwyg = "true";
defparam \regs~1619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \regs~1555feeder (
// Equation(s):
// \regs~1555feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1555feeder .extended_lut = "off";
defparam \regs~1555feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1555feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \regs~1555 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1555 .is_wysiwyg = "true";
defparam \regs~1555 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \regs~3148 (
// Equation(s):
// \regs~3148_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1555_q ))) # (\imem~30_combout  & (\regs~1587_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1619_q ))) # (\imem~30_combout  & (\regs~1651_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1587_q ),
	.datab(!\regs~1651_q ),
	.datac(!\regs~1619_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3148 .extended_lut = "on";
defparam \regs~3148 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \regs~1715 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1715 .is_wysiwyg = "true";
defparam \regs~1715 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \regs~1683feeder (
// Equation(s):
// \regs~1683feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1683feeder .extended_lut = "off";
defparam \regs~1683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N40
dffeas \regs~1683 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1683 .is_wysiwyg = "true";
defparam \regs~1683 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \regs~2544 (
// Equation(s):
// \regs~2544_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3148_combout )))) # (\imem~23_combout  & ((!\regs~3148_combout  & (\regs~1683_q )) # (\regs~3148_combout  & ((\regs~1715_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3148_combout ))))) # (\imem~23_combout  & ((!\regs~3148_combout  & (((\regs~1747_q )))) # (\regs~3148_combout  & (\regs~1779_q )))) ) )

	.dataa(!\regs~1779_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1747_q ),
	.datad(!\regs~3148_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1715_q ),
	.datag(!\regs~1683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2544 .extended_lut = "on";
defparam \regs~2544 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N43
dffeas \regs~1267 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1267 .is_wysiwyg = "true";
defparam \regs~1267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \regs~1235feeder (
// Equation(s):
// \regs~1235feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1235feeder .extended_lut = "off";
defparam \regs~1235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N43
dffeas \regs~1235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1235 .is_wysiwyg = "true";
defparam \regs~1235 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \regs~1075feeder (
// Equation(s):
// \regs~1075feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1075feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1075feeder .extended_lut = "off";
defparam \regs~1075feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1075feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N56
dffeas \regs~1075 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1075feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1075 .is_wysiwyg = "true";
defparam \regs~1075 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \regs~1139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1139 .is_wysiwyg = "true";
defparam \regs~1139 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \regs~1107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1107 .is_wysiwyg = "true";
defparam \regs~1107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \regs~1043feeder (
// Equation(s):
// \regs~1043feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1043feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1043feeder .extended_lut = "off";
defparam \regs~1043feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1043feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \regs~1043 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1043feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1043 .is_wysiwyg = "true";
defparam \regs~1043 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \regs~3140 (
// Equation(s):
// \regs~3140_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1043_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1075_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1107_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1139_q )))) ) )

	.dataa(!\regs~1075_q ),
	.datab(!\regs~1139_q ),
	.datac(!\regs~1107_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1043_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3140 .extended_lut = "on";
defparam \regs~3140 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \regs~1203feeder (
// Equation(s):
// \regs~1203feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1203feeder .extended_lut = "off";
defparam \regs~1203feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1203feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N52
dffeas \regs~1203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1203 .is_wysiwyg = "true";
defparam \regs~1203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \regs~1171feeder (
// Equation(s):
// \regs~1171feeder_combout  = ( \wregval_M[19]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1171feeder .extended_lut = "off";
defparam \regs~1171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \regs~1171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1171 .is_wysiwyg = "true";
defparam \regs~1171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \regs~2536 (
// Equation(s):
// \regs~2536_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3140_combout ))))) # (\imem~23_combout  & (((!\regs~3140_combout  & (\regs~1171_q )) # (\regs~3140_combout  & ((\regs~1203_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3140_combout ))))) # (\imem~23_combout  & ((!\regs~3140_combout  & (((\regs~1235_q )))) # (\regs~3140_combout  & (\regs~1267_q )))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1267_q ),
	.datac(!\regs~1235_q ),
	.datad(!\regs~3140_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1203_q ),
	.datag(!\regs~1171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2536 .extended_lut = "on";
defparam \regs~2536 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~2536 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \regs~2548 (
// Equation(s):
// \regs~2548_combout  = ( \regs~2544_combout  & ( \regs~2536_combout  & ( ((!\imem~6_combout  & ((\regs~2532_combout ))) # (\imem~6_combout  & (\regs~2540_combout ))) # (\imem~3_combout ) ) ) ) # ( !\regs~2544_combout  & ( \regs~2536_combout  & ( 
// (!\imem~6_combout  & (((\imem~3_combout ) # (\regs~2532_combout )))) # (\imem~6_combout  & (\regs~2540_combout  & ((!\imem~3_combout )))) ) ) ) # ( \regs~2544_combout  & ( !\regs~2536_combout  & ( (!\imem~6_combout  & (((\regs~2532_combout  & 
// !\imem~3_combout )))) # (\imem~6_combout  & (((\imem~3_combout )) # (\regs~2540_combout ))) ) ) ) # ( !\regs~2544_combout  & ( !\regs~2536_combout  & ( (!\imem~3_combout  & ((!\imem~6_combout  & ((\regs~2532_combout ))) # (\imem~6_combout  & 
// (\regs~2540_combout )))) ) ) )

	.dataa(!\regs~2540_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2532_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2544_combout ),
	.dataf(!\regs~2536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2548 .extended_lut = "off";
defparam \regs~2548 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regs~2548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2482_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2465_combout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2482_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2465_combout  ) + ( \Add1~30  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2482_combout ),
	.datae(gnd),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2482_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2465_combout  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2482_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2465_combout  ) + ( \Add2~30  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2482_combout ),
	.datae(gnd),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Add2~33_sumout  & ( (\Selector30~0_combout  & ((\Add1~33_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~33_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~33_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h000A000A050F050F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = ( \Selector11~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector11~0_combout  & ( (\Selector11~1_combout  & (\Selector36~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector11~1_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~2 .extended_lut = "off";
defparam \Selector11~2 .lut_mask = 64'h010101010F0F0F0F;
defparam \Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N37
dffeas \aluout_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[20] .is_wysiwyg = "true";
defparam \aluout_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \wregval_M[20]~45 (
// Equation(s):
// \wregval_M[20]~45_combout  = ( aluout_M[20] & ( (((pcplus_M[20] & \selpcplus_M~q )) # (\selaluout_M~q )) # (\selmemout_M~q ) ) ) # ( !aluout_M[20] & ( (!\selaluout_M~q  & (((pcplus_M[20] & \selpcplus_M~q )) # (\selmemout_M~q ))) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!pcplus_M[20]),
	.datad(!\selpcplus_M~q ),
	.datae(gnd),
	.dataf(!aluout_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~45 .extended_lut = "off";
defparam \wregval_M[20]~45 .lut_mask = 64'h444C444C777F777F;
defparam \wregval_M[20]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \timer|Add1~73 (
// Equation(s):
// \timer|Add1~73_sumout  = SUM(( \timer|cnt [20] ) + ( GND ) + ( \timer|Add1~86  ))
// \timer|Add1~74  = CARRY(( \timer|cnt [20] ) + ( GND ) + ( \timer|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~73_sumout ),
	.cout(\timer|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~73 .extended_lut = "off";
defparam \timer|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \timer|cnt~56 (
// Equation(s):
// \timer|cnt~56_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|cnt [20] & \timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & (\dbus[20]~62_combout ))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~73_sumout  & (((!\timer|atLim~combout  & \timer|lim[0]~1_combout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[20]~62_combout )))) ) )

	.dataa(!\timer|Add1~73_sumout ),
	.datab(!\dbus[20]~62_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~56 .extended_lut = "on";
defparam \timer|cnt~56 .lut_mask = 64'h000F005033333333;
defparam \timer|cnt~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \timer|cnt[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[20] .is_wysiwyg = "true";
defparam \timer|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N26
dffeas \timer|lim[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[20]~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[20] .is_wysiwyg = "true";
defparam \timer|lim[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N27
cyclonev_lcell_comb \dbus[20]~61 (
// Equation(s):
// \dbus[20]~61_combout  = ( \timer|lim [20] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [20]))) ) ) # ( !\timer|lim [20] & ( (\dbus[8]~5_combout  & (\dbus[2]~4_combout  & \timer|cnt [20])) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\timer|cnt [20]),
	.datae(gnd),
	.dataf(!\timer|lim [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~61 .extended_lut = "off";
defparam \dbus[20]~61 .lut_mask = 64'h000500050A0F0A0F;
defparam \dbus[20]~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~62_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E80201000001052101200000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~62_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N42
cyclonev_lcell_comb \dbus[20]~60 (
// Equation(s):
// \dbus[20]~60_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( !\dbus~1_combout  & ( (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~60 .extended_lut = "off";
defparam \dbus[20]~60 .lut_mask = 64'h0C0C3F3F00000000;
defparam \dbus[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \dbus[20]~62 (
// Equation(s):
// \dbus[20]~62_combout  = ( \dbus[20]~60_combout  ) # ( !\dbus[20]~60_combout  & ( ((\wrmem_M~q  & wmemval_M[20])) # (\dbus[20]~61_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[20]),
	.datad(!\dbus[20]~61_combout ),
	.datae(gnd),
	.dataf(!\dbus[20]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~62 .extended_lut = "off";
defparam \dbus[20]~62 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \wregval_M[20]~46 (
// Equation(s):
// \wregval_M[20]~46_combout  = ( \dbus[20]~62_combout  & ( \wregval_M[25]~1_combout  & ( \wregval_M[20]~45_combout  ) ) ) # ( !\dbus[20]~62_combout  & ( \wregval_M[25]~1_combout  & ( (\wregval_M[20]~45_combout  & ((!\wregval_M[29]~2_combout ) # 
// ((!HexOut[20] & \wregval_M[10]~3_combout )))) ) ) ) # ( \dbus[20]~62_combout  & ( !\wregval_M[25]~1_combout  & ( (\wregval_M[20]~45_combout  & ((!\wregval_M[29]~2_combout ) # ((!HexOut[20] & \wregval_M[10]~3_combout )))) ) ) ) # ( !\dbus[20]~62_combout  & 
// ( !\wregval_M[25]~1_combout  & ( (\wregval_M[20]~45_combout  & ((!\wregval_M[29]~2_combout ) # ((!HexOut[20] & \wregval_M[10]~3_combout )))) ) ) )

	.dataa(!\wregval_M[29]~2_combout ),
	.datab(!HexOut[20]),
	.datac(!\wregval_M[10]~3_combout ),
	.datad(!\wregval_M[20]~45_combout ),
	.datae(!\dbus[20]~62_combout ),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~46 .extended_lut = "off";
defparam \wregval_M[20]~46 .lut_mask = 64'h00AE00AE00AE00FF;
defparam \wregval_M[20]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \regs~596feeder (
// Equation(s):
// \regs~596feeder_combout  = ( \wregval_M[20]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~596feeder .extended_lut = "off";
defparam \regs~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N46
dffeas \regs~596 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~596 .is_wysiwyg = "true";
defparam \regs~596 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \regs~1620 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1620 .is_wysiwyg = "true";
defparam \regs~1620 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \regs~2463 (
// Equation(s):
// \regs~2463_combout  = ( \imem~14_combout  & ( \regs~84_q  & ( (!\imem~22_combout  & ((\regs~1108_q ))) # (\imem~22_combout  & (\regs~1620_q )) ) ) ) # ( !\imem~14_combout  & ( \regs~84_q  & ( (!\imem~22_combout ) # (\regs~596_q ) ) ) ) # ( 
// \imem~14_combout  & ( !\regs~84_q  & ( (!\imem~22_combout  & ((\regs~1108_q ))) # (\imem~22_combout  & (\regs~1620_q )) ) ) ) # ( !\imem~14_combout  & ( !\regs~84_q  & ( (\regs~596_q  & \imem~22_combout ) ) ) )

	.dataa(!\regs~596_q ),
	.datab(!\imem~22_combout ),
	.datac(!\regs~1620_q ),
	.datad(!\regs~1108_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\regs~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2463 .extended_lut = "off";
defparam \regs~2463 .lut_mask = 64'h111103CFDDDD03CF;
defparam \regs~2463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \regs~2461 (
// Equation(s):
// \regs~2461_combout  = ( \regs~1556_q  & ( \imem~22_combout  & ( (\regs~532_q ) # (\imem~14_combout ) ) ) ) # ( !\regs~1556_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & \regs~532_q ) ) ) ) # ( \regs~1556_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & ((\regs~20_q ))) # (\imem~14_combout  & (\regs~1044_q )) ) ) ) # ( !\regs~1556_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & ((\regs~20_q ))) # (\imem~14_combout  & (\regs~1044_q )) ) ) )

	.dataa(!\regs~1044_q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~532_q ),
	.datad(!\regs~20_q ),
	.datae(!\regs~1556_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2461 .extended_lut = "off";
defparam \regs~2461 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regs~2461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \regs~116DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116DUPLICATE .is_wysiwyg = "true";
defparam \regs~116DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \regs~2464 (
// Equation(s):
// \regs~2464_combout  = ( \imem~14_combout  & ( \regs~1652_q  & ( (\imem~22_combout ) # (\regs~1140_q ) ) ) ) # ( !\imem~14_combout  & ( \regs~1652_q  & ( (!\imem~22_combout  & (\regs~116DUPLICATE_q )) # (\imem~22_combout  & ((\regs~628_q ))) ) ) ) # ( 
// \imem~14_combout  & ( !\regs~1652_q  & ( (\regs~1140_q  & !\imem~22_combout ) ) ) ) # ( !\imem~14_combout  & ( !\regs~1652_q  & ( (!\imem~22_combout  & (\regs~116DUPLICATE_q )) # (\imem~22_combout  & ((\regs~628_q ))) ) ) )

	.dataa(!\regs~1140_q ),
	.datab(!\regs~116DUPLICATE_q ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~628_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\regs~1652_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2464 .extended_lut = "off";
defparam \regs~2464 .lut_mask = 64'h303F5050303F5F5F;
defparam \regs~2464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N8
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \regs~2462 (
// Equation(s):
// \regs~2462_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1588_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~564_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1076_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~52_q  ) ) )

	.dataa(!\regs~1076_q ),
	.datab(!\regs~1588_q ),
	.datac(!\regs~564_q ),
	.datad(!\regs~52_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2462 .extended_lut = "off";
defparam \regs~2462 .lut_mask = 64'h00FF55550F0F3333;
defparam \regs~2462 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \regs~2465 (
// Equation(s):
// \regs~2465_combout  = ( \imem~18_combout  & ( \regs~2462_combout  & ( (!\imem~13_combout  & (\regs~2463_combout )) # (\imem~13_combout  & ((\regs~2464_combout ))) ) ) ) # ( !\imem~18_combout  & ( \regs~2462_combout  & ( (\regs~2461_combout ) # 
// (\imem~13_combout ) ) ) ) # ( \imem~18_combout  & ( !\regs~2462_combout  & ( (!\imem~13_combout  & (\regs~2463_combout )) # (\imem~13_combout  & ((\regs~2464_combout ))) ) ) ) # ( !\imem~18_combout  & ( !\regs~2462_combout  & ( (!\imem~13_combout  & 
// \regs~2461_combout ) ) ) )

	.dataa(!\regs~2463_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~2461_combout ),
	.datad(!\regs~2464_combout ),
	.datae(!\imem~18_combout ),
	.dataf(!\regs~2462_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2465 .extended_lut = "off";
defparam \regs~2465 .lut_mask = 64'h0C0C44773F3F4477;
defparam \regs~2465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \regs~2531_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~58  ))
// \Add4~102  = CARRY(( \regs~2531_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add4~58  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\regs~2531_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( \regs~2465_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~102  ))
// \Add4~62  = CARRY(( \regs~2465_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add4~102  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\regs~2465_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \Add0~101_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~58  ))
// \Add3~102  = CARRY(( \Add0~101_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~58  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \Add0~61_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~102  ))
// \Add3~62  = CARRY(( \Add0~61_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~102  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \pcgood_B[20]~30 (
// Equation(s):
// \pcgood_B[20]~30_combout  = ( \Add4~61_sumout  & ( \Add3~61_sumout  & ( (((\Selector31~15_combout  & \dobranch_A~0_combout )) # (\Add0~61_sumout )) # (\isjump_D~0_combout ) ) ) ) # ( !\Add4~61_sumout  & ( \Add3~61_sumout  & ( (!\Selector31~15_combout  & 
// (((!\isjump_D~0_combout  & \Add0~61_sumout )))) # (\Selector31~15_combout  & (((!\isjump_D~0_combout  & \Add0~61_sumout )) # (\dobranch_A~0_combout ))) ) ) ) # ( \Add4~61_sumout  & ( !\Add3~61_sumout  & ( (!\Selector31~15_combout  & (((\Add0~61_sumout ) # 
// (\isjump_D~0_combout )))) # (\Selector31~15_combout  & (!\dobranch_A~0_combout  & ((\Add0~61_sumout ) # (\isjump_D~0_combout )))) ) ) ) # ( !\Add4~61_sumout  & ( !\Add3~61_sumout  & ( (!\isjump_D~0_combout  & (\Add0~61_sumout  & ((!\Selector31~15_combout 
// ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\Selector31~15_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add0~61_sumout ),
	.datae(!\Add4~61_sumout ),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~30 .extended_lut = "off";
defparam \pcgood_B[20]~30 .lut_mask = 64'h00E00EEE11F11FFF;
defparam \pcgood_B[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N38
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[20]~30_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[20]~30_combout ))) # (\Equal1~2_combout  & 
// (\Add0~61_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[20] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\pcgood_B[20]~30_combout ),
	.datac(!PC[20]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "on";
defparam \PC~43 .lut_mask = 64'h0033000F0035000F;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \PC[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N51
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~58  ))
// \Add0~102  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))
// \Add0~62  = CARRY(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N57
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( \Add0~65_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( \Add0~65_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~62  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N2
dffeas \regs~1269 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1269 .is_wysiwyg = "true";
defparam \regs~1269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N9
cyclonev_lcell_comb \regs~1205feeder (
// Equation(s):
// \regs~1205feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1205feeder .extended_lut = "off";
defparam \regs~1205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \regs~1205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1205 .is_wysiwyg = "true";
defparam \regs~1205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \regs~1237feeder (
// Equation(s):
// \regs~1237feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1237feeder .extended_lut = "off";
defparam \regs~1237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1237feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N34
dffeas \regs~1237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1237 .is_wysiwyg = "true";
defparam \regs~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N34
dffeas \regs~1077 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1077 .is_wysiwyg = "true";
defparam \regs~1077 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N38
dffeas \regs~1109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1109 .is_wysiwyg = "true";
defparam \regs~1109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N45
cyclonev_lcell_comb \regs~1141feeder (
// Equation(s):
// \regs~1141feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1141feeder .extended_lut = "off";
defparam \regs~1141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N47
dffeas \regs~1141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1141 .is_wysiwyg = "true";
defparam \regs~1141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \regs~3108 (
// Equation(s):
// \regs~3108_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1045_q ))) # (\imem~30_combout  & (\regs~1077_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1109_q )) # (\imem~30_combout  & ((\regs~1141_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1077_q ),
	.datac(!\regs~1109_q ),
	.datad(!\regs~1141_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1045_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3108 .extended_lut = "on";
defparam \regs~3108 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \regs~1173feeder (
// Equation(s):
// \regs~1173feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1173feeder .extended_lut = "off";
defparam \regs~1173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \regs~1173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1173 .is_wysiwyg = "true";
defparam \regs~1173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \regs~2492 (
// Equation(s):
// \regs~2492_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3108_combout )))) # (\imem~23_combout  & ((!\regs~3108_combout  & ((\regs~1173_q ))) # (\regs~3108_combout  & (\regs~1205_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3108_combout )))) # (\imem~23_combout  & ((!\regs~3108_combout  & ((\regs~1237_q ))) # (\regs~3108_combout  & (\regs~1269_q ))))) ) )

	.dataa(!\regs~1269_q ),
	.datab(!\regs~1205_q ),
	.datac(!\regs~1237_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3108_combout ),
	.datag(!\regs~1173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2492 .extended_lut = "on";
defparam \regs~2492 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2492 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \regs~181feeder (
// Equation(s):
// \regs~181feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~181feeder .extended_lut = "off";
defparam \regs~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N49
dffeas \regs~181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~181 .is_wysiwyg = "true";
defparam \regs~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N14
dffeas \regs~245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~245 .is_wysiwyg = "true";
defparam \regs~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \regs~213feeder (
// Equation(s):
// \regs~213feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~213feeder .extended_lut = "off";
defparam \regs~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \regs~213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~213 .is_wysiwyg = "true";
defparam \regs~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N56
dffeas \regs~117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~117 .is_wysiwyg = "true";
defparam \regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N20
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N34
dffeas \regs~85 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~85 .is_wysiwyg = "true";
defparam \regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N46
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \regs~3104 (
// Equation(s):
// \regs~3104_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~21_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~53_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~85_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~117_q )))) ) )

	.dataa(!\regs~117_q ),
	.datab(!\regs~53_q ),
	.datac(!\regs~85_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3104 .extended_lut = "on";
defparam \regs~3104 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \regs~149feeder (
// Equation(s):
// \regs~149feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~149feeder .extended_lut = "off";
defparam \regs~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N22
dffeas \regs~149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~149 .is_wysiwyg = "true";
defparam \regs~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \regs~2488 (
// Equation(s):
// \regs~2488_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3104_combout )))) # (\imem~23_combout  & ((!\regs~3104_combout  & ((\regs~149_q ))) # (\regs~3104_combout  & (\regs~181_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3104_combout )))) # (\imem~23_combout  & ((!\regs~3104_combout  & ((\regs~213_q ))) # (\regs~3104_combout  & (\regs~245_q ))))) ) )

	.dataa(!\regs~181_q ),
	.datab(!\regs~245_q ),
	.datac(!\regs~213_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3104_combout ),
	.datag(!\regs~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2488 .extended_lut = "on";
defparam \regs~2488 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2488 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \regs~757 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~757 .is_wysiwyg = "true";
defparam \regs~757 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \regs~693feeder (
// Equation(s):
// \regs~693feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~693feeder .extended_lut = "off";
defparam \regs~693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \regs~693 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~693 .is_wysiwyg = "true";
defparam \regs~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \regs~725feeder (
// Equation(s):
// \regs~725feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~725feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~725feeder .extended_lut = "off";
defparam \regs~725feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~725feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N35
dffeas \regs~725 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~725 .is_wysiwyg = "true";
defparam \regs~725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \regs~629feeder (
// Equation(s):
// \regs~629feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~629feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~629feeder .extended_lut = "off";
defparam \regs~629feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~629feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N47
dffeas \regs~629 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~629 .is_wysiwyg = "true";
defparam \regs~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \regs~597 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~597 .is_wysiwyg = "true";
defparam \regs~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \regs~565 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~565 .is_wysiwyg = "true";
defparam \regs~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N34
dffeas \regs~533 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~533 .is_wysiwyg = "true";
defparam \regs~533 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \regs~3112 (
// Equation(s):
// \regs~3112_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~533_q )) # (\imem~30_combout  & ((\regs~565_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// ((!\imem~30_combout  & (((\regs~597_q )))) # (\imem~30_combout  & (\regs~629_q )))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~629_q ),
	.datac(!\regs~597_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~565_q ),
	.datag(!\regs~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3112 .extended_lut = "on";
defparam \regs~3112 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~3112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \regs~661feeder (
// Equation(s):
// \regs~661feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~661feeder .extended_lut = "off";
defparam \regs~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N28
dffeas \regs~661 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~661 .is_wysiwyg = "true";
defparam \regs~661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \regs~2496 (
// Equation(s):
// \regs~2496_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3112_combout )))) # (\imem~23_combout  & ((!\regs~3112_combout  & ((\regs~661_q ))) # (\regs~3112_combout  & (\regs~693_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3112_combout )))) # (\imem~23_combout  & ((!\regs~3112_combout  & ((\regs~725_q ))) # (\regs~3112_combout  & (\regs~757_q ))))) ) )

	.dataa(!\regs~757_q ),
	.datab(!\regs~693_q ),
	.datac(!\regs~725_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3112_combout ),
	.datag(!\regs~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2496 .extended_lut = "on";
defparam \regs~2496 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2496 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N32
dffeas \regs~1781 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1781 .is_wysiwyg = "true";
defparam \regs~1781 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \regs~1749 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1749 .is_wysiwyg = "true";
defparam \regs~1749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \regs~1717feeder (
// Equation(s):
// \regs~1717feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1717feeder .extended_lut = "off";
defparam \regs~1717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1717feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N34
dffeas \regs~1717 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1717 .is_wysiwyg = "true";
defparam \regs~1717 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N20
dffeas \regs~1653 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1653 .is_wysiwyg = "true";
defparam \regs~1653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \regs~1589feeder (
// Equation(s):
// \regs~1589feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1589feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1589feeder .extended_lut = "off";
defparam \regs~1589feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1589feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N10
dffeas \regs~1589 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1589 .is_wysiwyg = "true";
defparam \regs~1589 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N43
dffeas \regs~1621 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1621 .is_wysiwyg = "true";
defparam \regs~1621 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \regs~1557feeder (
// Equation(s):
// \regs~1557feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1557feeder .extended_lut = "off";
defparam \regs~1557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \regs~1557 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1557 .is_wysiwyg = "true";
defparam \regs~1557 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N6
cyclonev_lcell_comb \regs~3116 (
// Equation(s):
// \regs~3116_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1557_q ))) # (\imem~30_combout  & (\regs~1589_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1621_q ))) # (\imem~30_combout  & (\regs~1653_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1653_q ),
	.datab(!\regs~1589_q ),
	.datac(!\regs~1621_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3116 .extended_lut = "on";
defparam \regs~3116 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \regs~1685feeder (
// Equation(s):
// \regs~1685feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1685feeder .extended_lut = "off";
defparam \regs~1685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1685feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \regs~1685 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1685 .is_wysiwyg = "true";
defparam \regs~1685 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \regs~2500 (
// Equation(s):
// \regs~2500_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3116_combout ))))) # (\imem~23_combout  & (((!\regs~3116_combout  & (\regs~1685_q )) # (\regs~3116_combout  & ((\regs~1717_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3116_combout ))))) # (\imem~23_combout  & (((!\regs~3116_combout  & ((\regs~1749_q ))) # (\regs~3116_combout  & (\regs~1781_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1781_q ),
	.datac(!\regs~1749_q ),
	.datad(!\regs~1717_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3116_combout ),
	.datag(!\regs~1685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2500 .extended_lut = "on";
defparam \regs~2500 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2500 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \regs~2504 (
// Equation(s):
// \regs~2504_combout  = ( \regs~2496_combout  & ( \regs~2500_combout  & ( ((!\imem~3_combout  & ((\regs~2488_combout ))) # (\imem~3_combout  & (\regs~2492_combout ))) # (\imem~6_combout ) ) ) ) # ( !\regs~2496_combout  & ( \regs~2500_combout  & ( 
// (!\imem~6_combout  & ((!\imem~3_combout  & ((\regs~2488_combout ))) # (\imem~3_combout  & (\regs~2492_combout )))) # (\imem~6_combout  & (((\imem~3_combout )))) ) ) ) # ( \regs~2496_combout  & ( !\regs~2500_combout  & ( (!\imem~6_combout  & 
// ((!\imem~3_combout  & ((\regs~2488_combout ))) # (\imem~3_combout  & (\regs~2492_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )))) ) ) ) # ( !\regs~2496_combout  & ( !\regs~2500_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & 
// ((\regs~2488_combout ))) # (\imem~3_combout  & (\regs~2492_combout )))) ) ) )

	.dataa(!\regs~2492_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2488_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2496_combout ),
	.dataf(!\regs~2500_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2504 .extended_lut = "off";
defparam \regs~2504 .lut_mask = 64'h0C443F440C773F77;
defparam \regs~2504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \aluin2_A[21]~27 (
// Equation(s):
// \aluin2_A[21]~27_combout  = ((!\WideOr2~1_combout  & \regs~2504_combout )) # (\aluin2_A[13]~0_combout )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2504_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~27 .extended_lut = "off";
defparam \aluin2_A[21]~27 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \aluin2_A[21]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \regs~2487_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[21]~27_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\regs~2487_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\aluin2_A[21]~27_combout ) # (!\Selector37~2_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[21]~27_combout )))) 
// ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\aluin2_A[21]~27_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\regs~2487_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h566056606A906A90;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2504_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2487_combout  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2504_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2487_combout  ) + ( \Add1~34  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2504_combout ),
	.datae(gnd),
	.dataf(!\regs~2487_combout ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2504_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2487_combout  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2504_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2487_combout  ) + ( \Add2~34  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2504_combout ),
	.datae(gnd),
	.dataf(!\regs~2487_combout ),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF000000FB51;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N57
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \Add2~37_sumout  & ( (\Selector30~0_combout  & ((\Add1~37_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~37_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~37_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h000A000A050F050F;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = ( \Selector10~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector10~0_combout  & ( (\Selector36~1_combout  & (\Selector33~0_combout  & \Selector10~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~2 .extended_lut = "off";
defparam \Selector10~2 .lut_mask = 64'h000300030F0F0F0F;
defparam \Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N43
dffeas \aluout_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21] .is_wysiwyg = "true";
defparam \aluout_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N58
dffeas \pcplus_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[21] .is_wysiwyg = "true";
defparam \pcplus_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2504_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N14
dffeas \HexOut[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \timer|cnt[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[21]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \timer|Add1~77 (
// Equation(s):
// \timer|Add1~77_sumout  = SUM(( \timer|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~74  ))
// \timer|Add1~78  = CARRY(( \timer|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~77_sumout ),
	.cout(\timer|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~77 .extended_lut = "off";
defparam \timer|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \timer|cnt~52 (
// Equation(s):
// \timer|cnt~52_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt[21]~DUPLICATE_q )))) # (\timer|wrCnt~0_combout  & (((\dbus[21]~65_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~77_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[21]~65_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[21]~65_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~77_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt[21]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~52 .extended_lut = "on";
defparam \timer|cnt~52 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N2
dffeas \timer|cnt[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[21] .is_wysiwyg = "true";
defparam \timer|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N56
dffeas \timer|lim[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[21]~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[21] .is_wysiwyg = "true";
defparam \timer|lim[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N39
cyclonev_lcell_comb \dbus[21]~64 (
// Equation(s):
// \dbus[21]~64_combout  = ( \timer|lim [21] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [21]))) ) ) # ( !\timer|lim [21] & ( (\dbus[8]~5_combout  & (\dbus[2]~4_combout  & \timer|cnt [21])) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\timer|cnt [21]),
	.datae(gnd),
	.dataf(!\timer|lim [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~64 .extended_lut = "off";
defparam \dbus[21]~64 .lut_mask = 64'h000500050A0F0A0F;
defparam \dbus[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020408562840900000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \dbus[21]~63 (
// Equation(s):
// \dbus[21]~63_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( !\dbus~1_combout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( !\dbus~1_combout  & ( (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~63 .extended_lut = "off";
defparam \dbus[21]~63 .lut_mask = 64'h30303F3F00000000;
defparam \dbus[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \dbus[21]~65 (
// Equation(s):
// \dbus[21]~65_combout  = ( \wrmem_M~q  & ( ((wmemval_M[21]) # (\dbus[21]~63_combout )) # (\dbus[21]~64_combout ) ) ) # ( !\wrmem_M~q  & ( (\dbus[21]~63_combout ) # (\dbus[21]~64_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[21]~64_combout ),
	.datac(!\dbus[21]~63_combout ),
	.datad(!wmemval_M[21]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~65 .extended_lut = "off";
defparam \dbus[21]~65 .lut_mask = 64'h3F3F3F3F3FFF3FFF;
defparam \dbus[21]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \wregval_M[21]~47 (
// Equation(s):
// \wregval_M[21]~47_combout  = ( \wregval_M[25]~1_combout  & ( (\selmemout_M~q  & (!\dbus[21]~65_combout  & ((!HexOut[21]) # (!\wregval_M[10]~3_combout )))) ) ) # ( !\wregval_M[25]~1_combout  & ( (\selmemout_M~q  & ((!HexOut[21]) # 
// (!\wregval_M[10]~3_combout ))) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!HexOut[21]),
	.datac(!\wregval_M[10]~3_combout ),
	.datad(!\dbus[21]~65_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~47 .extended_lut = "off";
defparam \wregval_M[21]~47 .lut_mask = 64'h5454545454005400;
defparam \wregval_M[21]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \wregval_M[21]~48 (
// Equation(s):
// \wregval_M[21]~48_combout  = ( \selmemout_M~q  & ( \wregval_M[21]~47_combout  & ( (aluout_M[21] & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[21]~47_combout  & ( (aluout_M[21] & \selaluout_M~q ) ) ) ) # ( \selmemout_M~q  & ( 
// !\wregval_M[21]~47_combout  & ( (!\selaluout_M~q ) # (aluout_M[21]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[21]~47_combout  & ( (!\selaluout_M~q  & (((pcplus_M[21] & \selpcplus_M~q )))) # (\selaluout_M~q  & (aluout_M[21])) ) ) )

	.dataa(!aluout_M[21]),
	.datab(!\selaluout_M~q ),
	.datac(!pcplus_M[21]),
	.datad(!\selpcplus_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[21]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~48 .extended_lut = "off";
defparam \wregval_M[21]~48 .lut_mask = 64'h111DDDDD11111111;
defparam \wregval_M[21]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \regs~1045feeder (
// Equation(s):
// \regs~1045feeder_combout  = ( \wregval_M[21]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1045feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1045feeder .extended_lut = "off";
defparam \regs~1045feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1045feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \regs~1045 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1045 .is_wysiwyg = "true";
defparam \regs~1045 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \regs~2485 (
// Equation(s):
// \regs~2485_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1141_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1109_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1077_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1045_q  ) ) )

	.dataa(!\regs~1045_q ),
	.datab(!\regs~1077_q ),
	.datac(!\regs~1141_q ),
	.datad(!\regs~1109_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2485 .extended_lut = "off";
defparam \regs~2485 .lut_mask = 64'h5555333300FF0F0F;
defparam \regs~2485 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \regs~2484 (
// Equation(s):
// \regs~2484_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~629_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~597_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~565_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~533_q  ) ) )

	.dataa(!\regs~597_q ),
	.datab(!\regs~565_q ),
	.datac(!\regs~629_q ),
	.datad(!\regs~533_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2484 .extended_lut = "off";
defparam \regs~2484 .lut_mask = 64'h00FF333355550F0F;
defparam \regs~2484 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N27
cyclonev_lcell_comb \regs~2486 (
// Equation(s):
// \regs~2486_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1653_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1621_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1589_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1557_q  ) ) )

	.dataa(!\regs~1557_q ),
	.datab(!\regs~1621_q ),
	.datac(!\regs~1589_q ),
	.datad(!\regs~1653_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2486 .extended_lut = "off";
defparam \regs~2486 .lut_mask = 64'h55550F0F333300FF;
defparam \regs~2486 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N57
cyclonev_lcell_comb \regs~2483 (
// Equation(s):
// \regs~2483_combout  = ( \regs~117_q  & ( \imem~18_combout  & ( (\imem~13_combout ) # (\regs~85_q ) ) ) ) # ( !\regs~117_q  & ( \imem~18_combout  & ( (\regs~85_q  & !\imem~13_combout ) ) ) ) # ( \regs~117_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & 
// (\regs~21_q )) # (\imem~13_combout  & ((\regs~53_q ))) ) ) ) # ( !\regs~117_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~21_q )) # (\imem~13_combout  & ((\regs~53_q ))) ) ) )

	.dataa(!\regs~85_q ),
	.datab(!\regs~21_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~53_q ),
	.datae(!\regs~117_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2483 .extended_lut = "off";
defparam \regs~2483 .lut_mask = 64'h303F303F50505F5F;
defparam \regs~2483 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \regs~2487 (
// Equation(s):
// \regs~2487_combout  = ( \regs~2486_combout  & ( \regs~2483_combout  & ( (!\imem~14_combout  & (((!\imem~22_combout ) # (\regs~2484_combout )))) # (\imem~14_combout  & (((\imem~22_combout )) # (\regs~2485_combout ))) ) ) ) # ( !\regs~2486_combout  & ( 
// \regs~2483_combout  & ( (!\imem~14_combout  & (((!\imem~22_combout ) # (\regs~2484_combout )))) # (\imem~14_combout  & (\regs~2485_combout  & (!\imem~22_combout ))) ) ) ) # ( \regs~2486_combout  & ( !\regs~2483_combout  & ( (!\imem~14_combout  & 
// (((\imem~22_combout  & \regs~2484_combout )))) # (\imem~14_combout  & (((\imem~22_combout )) # (\regs~2485_combout ))) ) ) ) # ( !\regs~2486_combout  & ( !\regs~2483_combout  & ( (!\imem~14_combout  & (((\imem~22_combout  & \regs~2484_combout )))) # 
// (\imem~14_combout  & (\regs~2485_combout  & (!\imem~22_combout ))) ) ) )

	.dataa(!\regs~2485_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~2484_combout ),
	.datae(!\regs~2486_combout ),
	.dataf(!\regs~2483_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2487 .extended_lut = "off";
defparam \regs~2487 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regs~2487 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2487_combout  ) + ( \Add4~62  ))
// \Add4~66  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2487_combout  ) + ( \Add4~62  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2487_combout ),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \pcgood_B[21]~31 (
// Equation(s):
// \pcgood_B[21]~31_combout  = ( \Add4~65_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~65_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~65_sumout )))) ) ) ) # ( !\Add4~65_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add0~65_sumout  & (!\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~65_sumout )))) ) ) ) # ( \Add4~65_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout ) # (\Add0~65_sumout 
// ) ) ) ) # ( !\Add4~65_sumout  & ( !\Selector31~15_combout  & ( (\Add0~65_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~65_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add3~65_sumout ),
	.datae(!\Add4~65_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~31 .extended_lut = "off";
defparam \pcgood_B[21]~31 .lut_mask = 64'h50505F5F40734C7F;
defparam \pcgood_B[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N2
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[21]~31_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[21]~31_combout )) # (\Equal1~2_combout  & 
// ((\Add0~65_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((PC[21] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[21]~31_combout ),
	.datab(!\Add0~65_sumout ),
	.datac(!PC[21]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "on";
defparam \PC~39 .lut_mask = 64'h0055000F0053000F;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \PC[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N57
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \PC[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \PC[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( \Add0~69_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( \Add0~69_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add3~66  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2069_combout  ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2069_combout  ) + ( \Add4~66  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2069_combout ),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \pcgood_B[22]~11 (
// Equation(s):
// \pcgood_B[22]~11_combout  = ( \Add0~69_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((!\isjump_D~0_combout ) # (\Add4~69_sumout )))) # (\dobranch_A~0_combout  & (\Add3~69_sumout )) ) ) ) # ( !\Add0~69_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout  & \Add4~69_sumout )))) # (\dobranch_A~0_combout  & (\Add3~69_sumout )) ) ) ) # ( \Add0~69_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout ) # (\Add4~69_sumout ) 
// ) ) ) # ( !\Add0~69_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout  & \Add4~69_sumout ) ) ) )

	.dataa(!\Add3~69_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~69_sumout ),
	.datae(!\Add0~69_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~11 .extended_lut = "off";
defparam \pcgood_B[22]~11 .lut_mask = 64'h000FF0FF111DD1DD;
defparam \pcgood_B[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[22]~11_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[22]~11_combout ))) # (\Equal1~2_combout  & 
// (\Add0~69_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[22]))) ) )

	.dataa(!\Add0~69_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[22]),
	.datad(!\pcgood_B[22]~11_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "on";
defparam \PC~51 .lut_mask = 64'h0033030301310303;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \PC[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~73_sumout  ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~73_sumout  ) + ( \Add3~70  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N34
dffeas \pcplus_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[23] .is_wysiwyg = "true";
defparam \pcplus_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N38
dffeas \regs~1271 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1271 .is_wysiwyg = "true";
defparam \regs~1271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \regs~1239feeder (
// Equation(s):
// \regs~1239feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1239feeder .extended_lut = "off";
defparam \regs~1239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N37
dffeas \regs~1239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1239 .is_wysiwyg = "true";
defparam \regs~1239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N9
cyclonev_lcell_comb \regs~1207feeder (
// Equation(s):
// \regs~1207feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1207feeder .extended_lut = "off";
defparam \regs~1207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N10
dffeas \regs~1207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1207 .is_wysiwyg = "true";
defparam \regs~1207 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \regs~1079 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1079 .is_wysiwyg = "true";
defparam \regs~1079 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \regs~1143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1143 .is_wysiwyg = "true";
defparam \regs~1143 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \regs~1047 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1047 .is_wysiwyg = "true";
defparam \regs~1047 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \regs~2884 (
// Equation(s):
// \regs~2884_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1047_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1079_q ))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1111_q  & 
// ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1143_q ))))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1079_q ),
	.datac(!\regs~1111_q ),
	.datad(!\regs~1143_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1047_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2884 .extended_lut = "on";
defparam \regs~2884 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2884 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N22
dffeas \regs~1175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1175 .is_wysiwyg = "true";
defparam \regs~1175 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \regs~2184 (
// Equation(s):
// \regs~2184_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2884_combout )))) # (\imem~23_combout  & ((!\regs~2884_combout  & (\regs~1175_q )) # (\regs~2884_combout  & ((\regs~1207_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2884_combout ))))) # (\imem~23_combout  & (((!\regs~2884_combout  & ((\regs~1239_q ))) # (\regs~2884_combout  & (\regs~1271_q ))))) ) )

	.dataa(!\regs~1271_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1239_q ),
	.datad(!\regs~1207_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2884_combout ),
	.datag(!\regs~1175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2184 .extended_lut = "on";
defparam \regs~2184 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \regs~1719feeder (
// Equation(s):
// \regs~1719feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1719feeder .extended_lut = "off";
defparam \regs~1719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N38
dffeas \regs~1719 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1719 .is_wysiwyg = "true";
defparam \regs~1719 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N22
dffeas \regs~1751 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1751 .is_wysiwyg = "true";
defparam \regs~1751 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N8
dffeas \regs~1783 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1783 .is_wysiwyg = "true";
defparam \regs~1783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \regs~1655feeder (
// Equation(s):
// \regs~1655feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1655feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1655feeder .extended_lut = "off";
defparam \regs~1655feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1655feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N2
dffeas \regs~1655 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1655 .is_wysiwyg = "true";
defparam \regs~1655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \regs~1591feeder (
// Equation(s):
// \regs~1591feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1591feeder .extended_lut = "off";
defparam \regs~1591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1591feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \regs~1591 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1591 .is_wysiwyg = "true";
defparam \regs~1591 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N58
dffeas \regs~1623 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1623 .is_wysiwyg = "true";
defparam \regs~1623 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N22
dffeas \regs~1559 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1559 .is_wysiwyg = "true";
defparam \regs~1559 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \regs~2892 (
// Equation(s):
// \regs~2892_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1559_q ))) # (\imem~30_combout  & (\regs~1591_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1623_q ))) # (\imem~30_combout  & (\regs~1655_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1655_q ),
	.datab(!\regs~1591_q ),
	.datac(!\regs~1623_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2892 .extended_lut = "on";
defparam \regs~2892 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2892 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \regs~1687feeder (
// Equation(s):
// \regs~1687feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1687feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1687feeder .extended_lut = "off";
defparam \regs~1687feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1687feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N43
dffeas \regs~1687 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1687 .is_wysiwyg = "true";
defparam \regs~1687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \regs~2192 (
// Equation(s):
// \regs~2192_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2892_combout ))))) # (\imem~23_combout  & (((!\regs~2892_combout  & ((\regs~1687_q ))) # (\regs~2892_combout  & (\regs~1719_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2892_combout )))) # (\imem~23_combout  & ((!\regs~2892_combout  & (\regs~1751_q )) # (\regs~2892_combout  & ((\regs~1783_q )))))) ) )

	.dataa(!\regs~1719_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1751_q ),
	.datad(!\regs~1783_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2892_combout ),
	.datag(!\regs~1687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2192 .extended_lut = "on";
defparam \regs~2192 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N46
dffeas \regs~183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~183 .is_wysiwyg = "true";
defparam \regs~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N8
dffeas \regs~247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~247 .is_wysiwyg = "true";
defparam \regs~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N51
cyclonev_lcell_comb \regs~215feeder (
// Equation(s):
// \regs~215feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~215feeder .extended_lut = "off";
defparam \regs~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N52
dffeas \regs~215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215 .is_wysiwyg = "true";
defparam \regs~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N56
dffeas \regs~119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~119 .is_wysiwyg = "true";
defparam \regs~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N44
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N40
dffeas \regs~87 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~87 .is_wysiwyg = "true";
defparam \regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N54
cyclonev_lcell_comb \regs~2880 (
// Equation(s):
// \regs~2880_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~23_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~55_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~87_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~119_q )))) ) )

	.dataa(!\regs~119_q ),
	.datab(!\regs~55_q ),
	.datac(!\regs~87_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2880 .extended_lut = "on";
defparam \regs~2880 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \regs~151feeder (
// Equation(s):
// \regs~151feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~151feeder .extended_lut = "off";
defparam \regs~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \regs~151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~151 .is_wysiwyg = "true";
defparam \regs~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N6
cyclonev_lcell_comb \regs~2180 (
// Equation(s):
// \regs~2180_combout  = ( !\imem~26_combout  & ( ((!\regs~2880_combout  & (((\regs~151_q  & \imem~23_combout )))) # (\regs~2880_combout  & (((!\imem~23_combout )) # (\regs~183_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~2880_combout  & (((\regs~215_q  & 
// \imem~23_combout )))) # (\regs~2880_combout  & (((!\imem~23_combout )) # (\regs~247_q )))) ) )

	.dataa(!\regs~183_q ),
	.datab(!\regs~247_q ),
	.datac(!\regs~215_q ),
	.datad(!\regs~2880_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2180 .extended_lut = "on";
defparam \regs~2180 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~2180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N50
dffeas \regs~631 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~631 .is_wysiwyg = "true";
defparam \regs~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \regs~567 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~567 .is_wysiwyg = "true";
defparam \regs~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N22
dffeas \regs~599 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~599 .is_wysiwyg = "true";
defparam \regs~599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \regs~535feeder (
// Equation(s):
// \regs~535feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~535feeder .extended_lut = "off";
defparam \regs~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~535feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \regs~535 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~535 .is_wysiwyg = "true";
defparam \regs~535 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \regs~2888 (
// Equation(s):
// \regs~2888_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~535_q ))) # (\imem~30_combout  & (\regs~567_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~599_q ))) # (\imem~30_combout  & (\regs~631_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~631_q ),
	.datab(!\regs~567_q ),
	.datac(!\regs~599_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2888 .extended_lut = "on";
defparam \regs~2888 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2888 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \regs~695feeder (
// Equation(s):
// \regs~695feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~695feeder .extended_lut = "off";
defparam \regs~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N26
dffeas \regs~695 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~695 .is_wysiwyg = "true";
defparam \regs~695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \regs~727feeder (
// Equation(s):
// \regs~727feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~727feeder .extended_lut = "off";
defparam \regs~727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \regs~727 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~727 .is_wysiwyg = "true";
defparam \regs~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N8
dffeas \regs~759 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~759 .is_wysiwyg = "true";
defparam \regs~759 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N3
cyclonev_lcell_comb \regs~663feeder (
// Equation(s):
// \regs~663feeder_combout  = ( \wregval_M[23]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~663feeder .extended_lut = "off";
defparam \regs~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N4
dffeas \regs~663 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~663 .is_wysiwyg = "true";
defparam \regs~663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N6
cyclonev_lcell_comb \regs~2188 (
// Equation(s):
// \regs~2188_combout  = ( !\imem~26_combout  & ( (!\regs~2888_combout  & (((\regs~663_q  & (\imem~23_combout ))))) # (\regs~2888_combout  & ((((!\imem~23_combout ))) # (\regs~695_q ))) ) ) # ( \imem~26_combout  & ( (!\regs~2888_combout  & (((\regs~727_q  & 
// (\imem~23_combout ))))) # (\regs~2888_combout  & ((((!\imem~23_combout ) # (\regs~759_q ))))) ) )

	.dataa(!\regs~2888_combout ),
	.datab(!\regs~695_q ),
	.datac(!\regs~727_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~759_q ),
	.datag(!\regs~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2188 .extended_lut = "on";
defparam \regs~2188 .lut_mask = 64'h551B550A551B555F;
defparam \regs~2188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \regs~2196 (
// Equation(s):
// \regs~2196_combout  = ( \regs~2180_combout  & ( \regs~2188_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & (\regs~2184_combout )) # (\imem~6_combout  & ((\regs~2192_combout )))) ) ) ) # ( !\regs~2180_combout  & ( \regs~2188_combout  & ( 
// (!\imem~3_combout  & (((\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2184_combout )) # (\imem~6_combout  & ((\regs~2192_combout ))))) ) ) ) # ( \regs~2180_combout  & ( !\regs~2188_combout  & ( (!\imem~3_combout  & 
// (((!\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2184_combout )) # (\imem~6_combout  & ((\regs~2192_combout ))))) ) ) ) # ( !\regs~2180_combout  & ( !\regs~2188_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & 
// (\regs~2184_combout )) # (\imem~6_combout  & ((\regs~2192_combout ))))) ) ) )

	.dataa(!\regs~2184_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2192_combout ),
	.datae(!\regs~2180_combout ),
	.dataf(!\regs~2188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2196 .extended_lut = "off";
defparam \regs~2196 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regs~2196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N45
cyclonev_lcell_comb \aluin2_A[23]~28 (
// Equation(s):
// \aluin2_A[23]~28_combout  = ( \regs~2196_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2196_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~28 .extended_lut = "off";
defparam \aluin2_A[23]~28 .lut_mask = 64'h33333333BBBBBBBB;
defparam \aluin2_A[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \aluin2_A[23]~28_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2179_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\aluin2_A[23]~28_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\regs~2179_combout ) # (!\Selector37~2_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\regs~2179_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2179_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h362836286C826C82;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \regs~694feeder (
// Equation(s):
// \regs~694feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~694feeder .extended_lut = "off";
defparam \regs~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N34
dffeas \regs~694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~694 .is_wysiwyg = "true";
defparam \regs~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N32
dffeas \regs~758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~758 .is_wysiwyg = "true";
defparam \regs~758 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \regs~726feeder (
// Equation(s):
// \regs~726feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~726feeder .extended_lut = "off";
defparam \regs~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N16
dffeas \regs~726 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~726 .is_wysiwyg = "true";
defparam \regs~726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \regs~630feeder (
// Equation(s):
// \regs~630feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~630feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~630feeder .extended_lut = "off";
defparam \regs~630feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~630feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N2
dffeas \regs~630 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~630 .is_wysiwyg = "true";
defparam \regs~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \regs~566 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~566 .is_wysiwyg = "true";
defparam \regs~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \regs~598feeder (
// Equation(s):
// \regs~598feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~598feeder .extended_lut = "off";
defparam \regs~598feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~598feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \regs~598 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~598 .is_wysiwyg = "true";
defparam \regs~598 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \regs~2808 (
// Equation(s):
// \regs~2808_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~534_q ))) # (\imem~30_combout  & (\regs~566_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~598_q ))) # (\imem~30_combout  & (\regs~630_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~630_q ),
	.datab(!\regs~566_q ),
	.datac(!\regs~598_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2808 .extended_lut = "on";
defparam \regs~2808 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2808 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \regs~662feeder (
// Equation(s):
// \regs~662feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~662feeder .extended_lut = "off";
defparam \regs~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~662feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N38
dffeas \regs~662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~662 .is_wysiwyg = "true";
defparam \regs~662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N30
cyclonev_lcell_comb \regs~2078 (
// Equation(s):
// \regs~2078_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2808_combout )))) # (\imem~23_combout  & ((!\regs~2808_combout  & ((\regs~662_q ))) # (\regs~2808_combout  & (\regs~694_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2808_combout )))) # (\imem~23_combout  & ((!\regs~2808_combout  & ((\regs~726_q ))) # (\regs~2808_combout  & (\regs~758_q ))))) ) )

	.dataa(!\regs~694_q ),
	.datab(!\regs~758_q ),
	.datac(!\regs~726_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2808_combout ),
	.datag(!\regs~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2078 .extended_lut = "on";
defparam \regs~2078 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2078 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N2
dffeas \regs~1270 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1270 .is_wysiwyg = "true";
defparam \regs~1270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \regs~1206feeder (
// Equation(s):
// \regs~1206feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1206feeder .extended_lut = "off";
defparam \regs~1206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N37
dffeas \regs~1206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1206 .is_wysiwyg = "true";
defparam \regs~1206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \regs~1238feeder (
// Equation(s):
// \regs~1238feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1238feeder .extended_lut = "off";
defparam \regs~1238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1238feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \regs~1238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1238 .is_wysiwyg = "true";
defparam \regs~1238 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \regs~1142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1142 .is_wysiwyg = "true";
defparam \regs~1142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \regs~1110feeder (
// Equation(s):
// \regs~1110feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1110feeder .extended_lut = "off";
defparam \regs~1110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N10
dffeas \regs~1110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1110 .is_wysiwyg = "true";
defparam \regs~1110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N33
cyclonev_lcell_comb \regs~1078feeder (
// Equation(s):
// \regs~1078feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1078feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1078feeder .extended_lut = "off";
defparam \regs~1078feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1078feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N34
dffeas \regs~1078 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1078feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1078 .is_wysiwyg = "true";
defparam \regs~1078 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N22
dffeas \regs~1046 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1046 .is_wysiwyg = "true";
defparam \regs~1046 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \regs~2804 (
// Equation(s):
// \regs~2804_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1046_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1078_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1110_q  & 
// ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1142_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1142_q ),
	.datac(!\regs~1110_q ),
	.datad(!\regs~1078_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1046_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2804 .extended_lut = "on";
defparam \regs~2804 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2804 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N5
dffeas \regs~1174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1174 .is_wysiwyg = "true";
defparam \regs~1174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N0
cyclonev_lcell_comb \regs~2074 (
// Equation(s):
// \regs~2074_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2804_combout )))) # (\imem~23_combout  & ((!\regs~2804_combout  & ((\regs~1174_q ))) # (\regs~2804_combout  & (\regs~1206_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2804_combout )))) # (\imem~23_combout  & ((!\regs~2804_combout  & ((\regs~1238_q ))) # (\regs~2804_combout  & (\regs~1270_q ))))) ) )

	.dataa(!\regs~1270_q ),
	.datab(!\regs~1206_q ),
	.datac(!\regs~1238_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2804_combout ),
	.datag(!\regs~1174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2074 .extended_lut = "on";
defparam \regs~2074 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2074 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N2
dffeas \regs~246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~246 .is_wysiwyg = "true";
defparam \regs~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N40
dffeas \regs~182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~182 .is_wysiwyg = "true";
defparam \regs~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N43
dffeas \regs~214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~214 .is_wysiwyg = "true";
defparam \regs~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N20
dffeas \regs~118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~118 .is_wysiwyg = "true";
defparam \regs~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N41
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \regs~86feeder (
// Equation(s):
// \regs~86feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~86feeder .extended_lut = "off";
defparam \regs~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N16
dffeas \regs~86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~86 .is_wysiwyg = "true";
defparam \regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N18
cyclonev_lcell_comb \regs~2800 (
// Equation(s):
// \regs~2800_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~22_q ))) # (\imem~30_combout  & (\regs~54_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~86_q ))) # (\imem~30_combout  & (\regs~118_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~118_q ),
	.datab(!\regs~54_q ),
	.datac(!\regs~86_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2800 .extended_lut = "on";
defparam \regs~2800 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2800 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N41
dffeas \regs~150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150 .is_wysiwyg = "true";
defparam \regs~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \regs~2070 (
// Equation(s):
// \regs~2070_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2800_combout )))) # (\imem~23_combout  & ((!\regs~2800_combout  & ((\regs~150_q ))) # (\regs~2800_combout  & (\regs~182_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2800_combout )))) # (\imem~23_combout  & ((!\regs~2800_combout  & ((\regs~214_q ))) # (\regs~2800_combout  & (\regs~246_q ))))) ) )

	.dataa(!\regs~246_q ),
	.datab(!\regs~182_q ),
	.datac(!\regs~214_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2800_combout ),
	.datag(!\regs~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2070 .extended_lut = "on";
defparam \regs~2070 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N22
dffeas \regs~1718 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1718 .is_wysiwyg = "true";
defparam \regs~1718 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N43
dffeas \regs~1750 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1750 .is_wysiwyg = "true";
defparam \regs~1750 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N14
dffeas \regs~1782 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1782 .is_wysiwyg = "true";
defparam \regs~1782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \regs~1590feeder (
// Equation(s):
// \regs~1590feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1590feeder .extended_lut = "off";
defparam \regs~1590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \regs~1590 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1590 .is_wysiwyg = "true";
defparam \regs~1590 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N3
cyclonev_lcell_comb \regs~1622feeder (
// Equation(s):
// \regs~1622feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1622feeder .extended_lut = "off";
defparam \regs~1622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N4
dffeas \regs~1622DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1622DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1622DUPLICATE .is_wysiwyg = "true";
defparam \regs~1622DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \regs~1654feeder (
// Equation(s):
// \regs~1654feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1654feeder .extended_lut = "off";
defparam \regs~1654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \regs~1654 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1654 .is_wysiwyg = "true";
defparam \regs~1654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \regs~1558feeder (
// Equation(s):
// \regs~1558feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1558feeder .extended_lut = "off";
defparam \regs~1558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \regs~1558 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1558 .is_wysiwyg = "true";
defparam \regs~1558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \regs~2812 (
// Equation(s):
// \regs~2812_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1558_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1590_q ))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & 
// (((\regs~1622DUPLICATE_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1654_q ))))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1590_q ),
	.datac(!\regs~1622DUPLICATE_q ),
	.datad(!\regs~1654_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2812 .extended_lut = "on";
defparam \regs~2812 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2812 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \regs~1686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1686 .is_wysiwyg = "true";
defparam \regs~1686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \regs~2082 (
// Equation(s):
// \regs~2082_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2812_combout ))))) # (\imem~23_combout  & (((!\regs~2812_combout  & ((\regs~1686_q ))) # (\regs~2812_combout  & (\regs~1718_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2812_combout )))) # (\imem~23_combout  & ((!\regs~2812_combout  & (\regs~1750_q )) # (\regs~2812_combout  & ((\regs~1782_q )))))) ) )

	.dataa(!\regs~1718_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1750_q ),
	.datad(!\regs~1782_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2812_combout ),
	.datag(!\regs~1686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2082 .extended_lut = "on";
defparam \regs~2082 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N3
cyclonev_lcell_comb \regs~2086 (
// Equation(s):
// \regs~2086_combout  = ( \regs~2070_combout  & ( \regs~2082_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout ) # (\regs~2074_combout )))) # (\imem~6_combout  & (((\imem~3_combout )) # (\regs~2078_combout ))) ) ) ) # ( !\regs~2070_combout  & ( 
// \regs~2082_combout  & ( (!\imem~6_combout  & (((\regs~2074_combout  & \imem~3_combout )))) # (\imem~6_combout  & (((\imem~3_combout )) # (\regs~2078_combout ))) ) ) ) # ( \regs~2070_combout  & ( !\regs~2082_combout  & ( (!\imem~6_combout  & 
// (((!\imem~3_combout ) # (\regs~2074_combout )))) # (\imem~6_combout  & (\regs~2078_combout  & ((!\imem~3_combout )))) ) ) ) # ( !\regs~2070_combout  & ( !\regs~2082_combout  & ( (!\imem~6_combout  & (((\regs~2074_combout  & \imem~3_combout )))) # 
// (\imem~6_combout  & (\regs~2078_combout  & ((!\imem~3_combout )))) ) ) )

	.dataa(!\regs~2078_combout ),
	.datab(!\regs~2074_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2070_combout ),
	.dataf(!\regs~2082_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2086 .extended_lut = "off";
defparam \regs~2086 .lut_mask = 64'h0530F530053FF53F;
defparam \regs~2086 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2086_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2069_combout  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2086_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2069_combout  ) + ( \Add2~38  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2086_combout ),
	.datae(gnd),
	.dataf(!\regs~2069_combout ),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FF000000FB51;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \regs~2179_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2196_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \regs~2179_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2196_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~42  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2179_combout ),
	.datae(gnd),
	.dataf(!\regs~2196_combout ),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2086_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2069_combout  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2086_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2069_combout  ) + ( \Add1~38  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2086_combout ),
	.datae(gnd),
	.dataf(!\regs~2069_combout ),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \regs~2179_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2196_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \regs~2179_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2196_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~42  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2179_combout ),
	.datae(gnd),
	.dataf(!\regs~2196_combout ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FB51000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \Add1~45_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~45_sumout ))) ) ) # ( !\Add1~45_sumout  & ( (\Selector35~0_combout  & (\Selector30~0_combout  & \Add2~45_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h000300030C0F0C0F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = ( \Selector8~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector8~0_combout  & ( (\Selector36~1_combout  & (\Selector33~0_combout  & \Selector8~1_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~2 .extended_lut = "off";
defparam \Selector8~2 .lut_mask = 64'h000500050F0F0F0F;
defparam \Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \aluout_M[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \wregval_M[23]~13 (
// Equation(s):
// \wregval_M[23]~13_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (\aluout_M[23]~DUPLICATE_q ) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & (pcplus_M[23]))) # (\selaluout_M~q  & (((\aluout_M[23]~DUPLICATE_q )))) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\selpcplus_M~q ),
	.datac(!pcplus_M[23]),
	.datad(!\aluout_M[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~13 .extended_lut = "off";
defparam \wregval_M[23]~13 .lut_mask = 64'h02570257AAFFAAFF;
defparam \wregval_M[23]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2196_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N53
dffeas \HexOut[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N44
dffeas \timer|lim[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[23]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[23] .is_wysiwyg = "true";
defparam \timer|lim[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \timer|Add1~1 (
// Equation(s):
// \timer|Add1~1_sumout  = SUM(( \timer|cnt[22]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~78  ))
// \timer|Add1~2  = CARRY(( \timer|cnt[22]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~1_sumout ),
	.cout(\timer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~1 .extended_lut = "off";
defparam \timer|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N38
dffeas \timer|cnt[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~128_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[22] .is_wysiwyg = "true";
defparam \timer|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \timer|cnt~128 (
// Equation(s):
// \timer|cnt~128_combout  = ( !\timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [22]))) # (\timer|wrCnt~0_combout  & ((((\dbus[22]~7_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (!\timer|atLim~combout  & (\timer|Add1~1_sumout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[22]~7_combout ))))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~1_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[22]~7_combout ),
	.datag(!\timer|cnt [22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~128 .extended_lut = "on";
defparam \timer|cnt~128 .lut_mask = 64'h0404004037373373;
defparam \timer|cnt~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N37
dffeas \timer|cnt[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~128_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[22]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \timer|Add1~21 (
// Equation(s):
// \timer|Add1~21_sumout  = SUM(( \timer|cnt [23] ) + ( GND ) + ( \timer|Add1~2  ))
// \timer|Add1~22  = CARRY(( \timer|cnt [23] ) + ( GND ) + ( \timer|Add1~2  ))

	.dataa(!\timer|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~21_sumout ),
	.cout(\timer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~21 .extended_lut = "off";
defparam \timer|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \timer|cnt~108 (
// Equation(s):
// \timer|cnt~108_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt [23])))) # (\timer|wrCnt~0_combout  & (((\dbus[23]~22_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~21_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[23]~22_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[23]~22_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~21_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~108 .extended_lut = "on";
defparam \timer|cnt~108 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \timer|cnt[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~108_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[23] .is_wysiwyg = "true";
defparam \timer|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N45
cyclonev_lcell_comb \dbus[23]~21 (
// Equation(s):
// \dbus[23]~21_combout  = ( \timer|cnt [23] & ( (\dbus[2]~4_combout  & ((\timer|lim [23]) # (\dbus[8]~5_combout ))) ) ) # ( !\timer|cnt [23] & ( (!\dbus[8]~5_combout  & (\timer|lim [23] & \dbus[2]~4_combout )) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\timer|lim [23]),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~21 .extended_lut = "off";
defparam \dbus[23]~21 .lut_mask = 64'h000A000A005F005F;
defparam \dbus[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~22_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~22_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N39
cyclonev_lcell_comb \dbus[23]~20 (
// Equation(s):
// \dbus[23]~20_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dbus~1_combout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~20 .extended_lut = "off";
defparam \dbus[23]~20 .lut_mask = 64'h33330F0F00000000;
defparam \dbus[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \dbus[23]~22 (
// Equation(s):
// \dbus[23]~22_combout  = ( \dbus[23]~20_combout  ) # ( !\dbus[23]~20_combout  & ( ((\wrmem_M~q  & wmemval_M[23])) # (\dbus[23]~21_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[23]),
	.datad(!\dbus[23]~21_combout ),
	.datae(gnd),
	.dataf(!\dbus[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~22 .extended_lut = "off";
defparam \dbus[23]~22 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \wregval_M[23]~14 (
// Equation(s):
// \wregval_M[23]~14_combout  = ( \dbus[23]~22_combout  & ( \wregval_M[10]~3_combout  & ( (\wregval_M[23]~13_combout  & ((!\wregval_M[29]~2_combout ) # ((HexOut[23]) # (\wregval_M[25]~1_combout )))) ) ) ) # ( !\dbus[23]~22_combout  & ( 
// \wregval_M[10]~3_combout  & ( (\wregval_M[23]~13_combout  & ((!\wregval_M[29]~2_combout ) # (HexOut[23]))) ) ) ) # ( \dbus[23]~22_combout  & ( !\wregval_M[10]~3_combout  & ( (\wregval_M[23]~13_combout  & ((!\wregval_M[29]~2_combout ) # 
// (\wregval_M[25]~1_combout ))) ) ) ) # ( !\dbus[23]~22_combout  & ( !\wregval_M[10]~3_combout  & ( (!\wregval_M[29]~2_combout  & \wregval_M[23]~13_combout ) ) ) )

	.dataa(!\wregval_M[29]~2_combout ),
	.datab(!\wregval_M[25]~1_combout ),
	.datac(!\wregval_M[23]~13_combout ),
	.datad(!HexOut[23]),
	.datae(!\dbus[23]~22_combout ),
	.dataf(!\wregval_M[10]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~14 .extended_lut = "off";
defparam \wregval_M[23]~14 .lut_mask = 64'h0A0A0B0B0A0F0B0F;
defparam \wregval_M[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \regs~1111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1111 .is_wysiwyg = "true";
defparam \regs~1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N20
dffeas \regs~1143DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1143DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1143DUPLICATE .is_wysiwyg = "true";
defparam \regs~1143DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N15
cyclonev_lcell_comb \regs~2177 (
// Equation(s):
// \regs~2177_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1143DUPLICATE_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1111_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1079_q  ) ) ) # ( 
// !\imem~13_combout  & ( !\imem~18_combout  & ( \regs~1047_q  ) ) )

	.dataa(!\regs~1111_q ),
	.datab(!\regs~1047_q ),
	.datac(!\regs~1079_q ),
	.datad(!\regs~1143DUPLICATE_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2177 .extended_lut = "off";
defparam \regs~2177 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \regs~2178 (
// Equation(s):
// \regs~2178_combout  = ( \regs~1559_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1623_q ))) # (\imem~13_combout  & (\regs~1655_q )) ) ) ) # ( !\regs~1559_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1623_q ))) # 
// (\imem~13_combout  & (\regs~1655_q )) ) ) ) # ( \regs~1559_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1591_q ) ) ) ) # ( !\regs~1559_q  & ( !\imem~18_combout  & ( (\regs~1591_q  & \imem~13_combout ) ) ) )

	.dataa(!\regs~1655_q ),
	.datab(!\regs~1591_q ),
	.datac(!\regs~1623_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1559_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2178 .extended_lut = "off";
defparam \regs~2178 .lut_mask = 64'h0033FF330F550F55;
defparam \regs~2178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N21
cyclonev_lcell_comb \regs~2176 (
// Equation(s):
// \regs~2176_combout  = ( \regs~535_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~599_q ))) # (\imem~13_combout  & (\regs~631_q )) ) ) ) # ( !\regs~535_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~599_q ))) # (\imem~13_combout  & 
// (\regs~631_q )) ) ) ) # ( \regs~535_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~567_q ) ) ) ) # ( !\regs~535_q  & ( !\imem~18_combout  & ( (\regs~567_q  & \imem~13_combout ) ) ) )

	.dataa(!\regs~631_q ),
	.datab(!\regs~567_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~599_q ),
	.datae(!\regs~535_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2176 .extended_lut = "off";
defparam \regs~2176 .lut_mask = 64'h0303F3F305F505F5;
defparam \regs~2176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N45
cyclonev_lcell_comb \regs~2175 (
// Equation(s):
// \regs~2175_combout  = ( \regs~119_q  & ( \imem~18_combout  & ( (\regs~87_q ) # (\imem~13_combout ) ) ) ) # ( !\regs~119_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & \regs~87_q ) ) ) ) # ( \regs~119_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & 
// (\regs~23_q )) # (\imem~13_combout  & ((\regs~55_q ))) ) ) ) # ( !\regs~119_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~23_q )) # (\imem~13_combout  & ((\regs~55_q ))) ) ) )

	.dataa(!\regs~23_q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~55_q ),
	.datad(!\regs~87_q ),
	.datae(!\regs~119_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2175 .extended_lut = "off";
defparam \regs~2175 .lut_mask = 64'h4747474700CC33FF;
defparam \regs~2175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N54
cyclonev_lcell_comb \regs~2179 (
// Equation(s):
// \regs~2179_combout  = ( \regs~2176_combout  & ( \regs~2175_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & (\regs~2177_combout )) # (\imem~22_combout  & ((\regs~2178_combout )))) ) ) ) # ( !\regs~2176_combout  & ( \regs~2175_combout  & ( 
// (!\imem~22_combout  & (((!\imem~14_combout )) # (\regs~2177_combout ))) # (\imem~22_combout  & (((\regs~2178_combout  & \imem~14_combout )))) ) ) ) # ( \regs~2176_combout  & ( !\regs~2175_combout  & ( (!\imem~22_combout  & (\regs~2177_combout  & 
// ((\imem~14_combout )))) # (\imem~22_combout  & (((!\imem~14_combout ) # (\regs~2178_combout )))) ) ) ) # ( !\regs~2176_combout  & ( !\regs~2175_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & (\regs~2177_combout )) # (\imem~22_combout  & 
// ((\regs~2178_combout ))))) ) ) )

	.dataa(!\regs~2177_combout ),
	.datab(!\regs~2178_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~2176_combout ),
	.dataf(!\regs~2175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2179 .extended_lut = "off";
defparam \regs~2179 .lut_mask = 64'h00530F53F053FF53;
defparam \regs~2179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2179_combout  ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2179_combout  ) + ( \Add4~70  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2179_combout ),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \pcgood_B[23]~12 (
// Equation(s):
// \pcgood_B[23]~12_combout  = ( \Add0~73_sumout  & ( \Add4~73_sumout  & ( (!\Selector31~15_combout ) # ((!\dobranch_A~0_combout ) # (\Add3~73_sumout )) ) ) ) # ( !\Add0~73_sumout  & ( \Add4~73_sumout  & ( (!\Selector31~15_combout  & (((\isjump_D~0_combout 
// )))) # (\Selector31~15_combout  & ((!\dobranch_A~0_combout  & (\isjump_D~0_combout )) # (\dobranch_A~0_combout  & ((\Add3~73_sumout ))))) ) ) ) # ( \Add0~73_sumout  & ( !\Add4~73_sumout  & ( (!\Selector31~15_combout  & (((!\isjump_D~0_combout )))) # 
// (\Selector31~15_combout  & ((!\dobranch_A~0_combout  & (!\isjump_D~0_combout )) # (\dobranch_A~0_combout  & ((\Add3~73_sumout ))))) ) ) ) # ( !\Add0~73_sumout  & ( !\Add4~73_sumout  & ( (\Selector31~15_combout  & (\dobranch_A~0_combout  & \Add3~73_sumout 
// )) ) ) )

	.dataa(!\Selector31~15_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add3~73_sumout ),
	.datae(!\Add0~73_sumout ),
	.dataf(!\Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~12 .extended_lut = "off";
defparam \pcgood_B[23]~12 .lut_mask = 64'h0011E0F10E1FEEFF;
defparam \pcgood_B[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[23]~12_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[23]~12_combout ))) # (\Equal1~2_combout  & 
// (\Add0~73_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[23] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~73_sumout ),
	.datab(!\pcgood_B[23]~12_combout ),
	.datac(!PC[23]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "on";
defparam \PC~47 .lut_mask = 64'h0033000F0035000F;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N43
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N3
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N6
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \Add0~113_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~74  ))
// \Add3~114  = CARRY(( \Add0~113_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~74  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2201_combout  ) + ( \Add4~74  ))
// \Add4~114  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2201_combout  ) + ( \Add4~74  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2201_combout ),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \pcgood_B[24]~22 (
// Equation(s):
// \pcgood_B[24]~22_combout  = ( \Selector31~15_combout  & ( \Add4~113_sumout  & ( (!\dobranch_A~0_combout  & (((\Add0~113_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~113_sumout )))) ) ) ) # ( !\Selector31~15_combout  & ( 
// \Add4~113_sumout  & ( (\Add0~113_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( \Selector31~15_combout  & ( !\Add4~113_sumout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & (\Add0~113_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~113_sumout )))) 
// ) ) ) # ( !\Selector31~15_combout  & ( !\Add4~113_sumout  & ( (!\isjump_D~0_combout  & \Add0~113_sumout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add0~113_sumout ),
	.datad(!\Add3~113_sumout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~22 .extended_lut = "off";
defparam \pcgood_B[24]~22 .lut_mask = 64'h0C0C085D3F3F2A7F;
defparam \pcgood_B[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[24]~22_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[24]~22_combout ))) # (\Equal1~2_combout  & 
// (\Add0~113_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[24]))) ) )

	.dataa(!\Add0~113_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[24]),
	.datad(!\pcgood_B[24]~22_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "on";
defparam \PC~7 .lut_mask = 64'h0033030301310303;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N37
dffeas \PC[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \PC[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))
// \Add0~114  = CARRY(( \PC[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \pcplus_M[24]~feeder (
// Equation(s):
// \pcplus_M[24]~feeder_combout  = ( \Add0~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[24]~feeder .extended_lut = "off";
defparam \pcplus_M[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \pcplus_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[24] .is_wysiwyg = "true";
defparam \pcplus_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N28
dffeas \regs~696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~696 .is_wysiwyg = "true";
defparam \regs~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N43
dffeas \regs~728 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~728 .is_wysiwyg = "true";
defparam \regs~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \regs~760 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~760 .is_wysiwyg = "true";
defparam \regs~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N8
dffeas \regs~632 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~632 .is_wysiwyg = "true";
defparam \regs~632 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \regs~568feeder (
// Equation(s):
// \regs~568feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~568feeder .extended_lut = "off";
defparam \regs~568feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~568feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas \regs~568 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~568 .is_wysiwyg = "true";
defparam \regs~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N57
cyclonev_lcell_comb \regs~600feeder (
// Equation(s):
// \regs~600feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~600feeder .extended_lut = "off";
defparam \regs~600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N58
dffeas \regs~600 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~600 .is_wysiwyg = "true";
defparam \regs~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \regs~536 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~536 .is_wysiwyg = "true";
defparam \regs~536 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \regs~2904 (
// Equation(s):
// \regs~2904_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~536_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~568_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~600_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~632_q )))) ) )

	.dataa(!\regs~632_q ),
	.datab(!\regs~568_q ),
	.datac(!\regs~600_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2904 .extended_lut = "on";
defparam \regs~2904 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2904 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N7
dffeas \regs~664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~664 .is_wysiwyg = "true";
defparam \regs~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \regs~2210 (
// Equation(s):
// \regs~2210_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2904_combout ))))) # (\imem~23_combout  & (((!\regs~2904_combout  & ((\regs~664_q ))) # (\regs~2904_combout  & (\regs~696_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2904_combout )))) # (\imem~23_combout  & ((!\regs~2904_combout  & (\regs~728_q )) # (\regs~2904_combout  & ((\regs~760_q )))))) ) )

	.dataa(!\regs~696_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~728_q ),
	.datad(!\regs~760_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2904_combout ),
	.datag(!\regs~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2210 .extended_lut = "on";
defparam \regs~2210 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \regs~1208feeder (
// Equation(s):
// \regs~1208feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1208feeder .extended_lut = "off";
defparam \regs~1208feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1208feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \regs~1208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1208 .is_wysiwyg = "true";
defparam \regs~1208 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N44
dffeas \regs~1272 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1272 .is_wysiwyg = "true";
defparam \regs~1272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \regs~1240feeder (
// Equation(s):
// \regs~1240feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1240feeder .extended_lut = "off";
defparam \regs~1240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \regs~1240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1240 .is_wysiwyg = "true";
defparam \regs~1240 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N59
dffeas \regs~1144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1144 .is_wysiwyg = "true";
defparam \regs~1144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N6
cyclonev_lcell_comb \regs~1112feeder (
// Equation(s):
// \regs~1112feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1112feeder .extended_lut = "off";
defparam \regs~1112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \regs~1112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1112 .is_wysiwyg = "true";
defparam \regs~1112 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N46
dffeas \regs~1080 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1080 .is_wysiwyg = "true";
defparam \regs~1080 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \regs~1048DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1048DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1048DUPLICATE .is_wysiwyg = "true";
defparam \regs~1048DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N30
cyclonev_lcell_comb \regs~2900 (
// Equation(s):
// \regs~2900_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1048DUPLICATE_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1080_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & 
// (((\regs~1112_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1144_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1144_q ),
	.datac(!\regs~1112_q ),
	.datad(!\regs~1080_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1048DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2900 .extended_lut = "on";
defparam \regs~2900 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2900 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N41
dffeas \regs~1176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1176 .is_wysiwyg = "true";
defparam \regs~1176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N42
cyclonev_lcell_comb \regs~2206 (
// Equation(s):
// \regs~2206_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2900_combout )))) # (\imem~23_combout  & ((!\regs~2900_combout  & ((\regs~1176_q ))) # (\regs~2900_combout  & (\regs~1208_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2900_combout )))) # (\imem~23_combout  & ((!\regs~2900_combout  & ((\regs~1240_q ))) # (\regs~2900_combout  & (\regs~1272_q ))))) ) )

	.dataa(!\regs~1208_q ),
	.datab(!\regs~1272_q ),
	.datac(!\regs~1240_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2900_combout ),
	.datag(!\regs~1176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2206 .extended_lut = "on";
defparam \regs~2206 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N14
dffeas \regs~248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~248 .is_wysiwyg = "true";
defparam \regs~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \regs~216feeder (
// Equation(s):
// \regs~216feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~216feeder .extended_lut = "off";
defparam \regs~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N49
dffeas \regs~216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~216 .is_wysiwyg = "true";
defparam \regs~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N34
dffeas \regs~184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~184 .is_wysiwyg = "true";
defparam \regs~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N48
cyclonev_lcell_comb \regs~56feeder (
// Equation(s):
// \regs~56feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~56feeder .extended_lut = "off";
defparam \regs~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N50
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N28
dffeas \regs~120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120 .is_wysiwyg = "true";
defparam \regs~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N10
dffeas \regs~88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~88 .is_wysiwyg = "true";
defparam \regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N4
dffeas \regs~24DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24DUPLICATE .is_wysiwyg = "true";
defparam \regs~24DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \regs~2896 (
// Equation(s):
// \regs~2896_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~24DUPLICATE_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~56_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~88_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~120_q )))) ) )

	.dataa(!\regs~56_q ),
	.datab(!\regs~120_q ),
	.datac(!\regs~88_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~24DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2896 .extended_lut = "on";
defparam \regs~2896 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2896 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \regs~152feeder (
// Equation(s):
// \regs~152feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~152feeder .extended_lut = "off";
defparam \regs~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \regs~152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~152 .is_wysiwyg = "true";
defparam \regs~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N12
cyclonev_lcell_comb \regs~2202 (
// Equation(s):
// \regs~2202_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2896_combout ))))) # (\imem~23_combout  & (((!\regs~2896_combout  & (\regs~152_q )) # (\regs~2896_combout  & ((\regs~184_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2896_combout ))))) # (\imem~23_combout  & (((!\regs~2896_combout  & ((\regs~216_q ))) # (\regs~2896_combout  & (\regs~248_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~248_q ),
	.datac(!\regs~216_q ),
	.datad(!\regs~184_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2896_combout ),
	.datag(!\regs~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2202 .extended_lut = "on";
defparam \regs~2202 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \regs~1720feeder (
// Equation(s):
// \regs~1720feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1720feeder .extended_lut = "off";
defparam \regs~1720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1720feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N41
dffeas \regs~1720 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1720 .is_wysiwyg = "true";
defparam \regs~1720 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \regs~1784 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1784 .is_wysiwyg = "true";
defparam \regs~1784 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \regs~1752 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1752 .is_wysiwyg = "true";
defparam \regs~1752 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \regs~1656 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1656 .is_wysiwyg = "true";
defparam \regs~1656 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \regs~1624feeder (
// Equation(s):
// \regs~1624feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1624feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1624feeder .extended_lut = "off";
defparam \regs~1624feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1624feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N55
dffeas \regs~1624DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1624DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1624DUPLICATE .is_wysiwyg = "true";
defparam \regs~1624DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \regs~1592feeder (
// Equation(s):
// \regs~1592feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1592feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1592feeder .extended_lut = "off";
defparam \regs~1592feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1592feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N28
dffeas \regs~1592 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1592 .is_wysiwyg = "true";
defparam \regs~1592 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \regs~1560feeder (
// Equation(s):
// \regs~1560feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1560feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1560feeder .extended_lut = "off";
defparam \regs~1560feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1560feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \regs~1560 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1560 .is_wysiwyg = "true";
defparam \regs~1560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \regs~2908 (
// Equation(s):
// \regs~2908_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1560_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1592_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & 
// (((\regs~1624DUPLICATE_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1656_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1656_q ),
	.datac(!\regs~1624DUPLICATE_q ),
	.datad(!\regs~1592_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2908 .extended_lut = "on";
defparam \regs~2908 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2908 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \regs~1688feeder (
// Equation(s):
// \regs~1688feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1688feeder .extended_lut = "off";
defparam \regs~1688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N49
dffeas \regs~1688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1688 .is_wysiwyg = "true";
defparam \regs~1688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \regs~2214 (
// Equation(s):
// \regs~2214_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2908_combout )))) # (\imem~23_combout  & ((!\regs~2908_combout  & ((\regs~1688_q ))) # (\regs~2908_combout  & (\regs~1720_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2908_combout )))) # (\imem~23_combout  & ((!\regs~2908_combout  & ((\regs~1752_q ))) # (\regs~2908_combout  & (\regs~1784_q ))))) ) )

	.dataa(!\regs~1720_q ),
	.datab(!\regs~1784_q ),
	.datac(!\regs~1752_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2908_combout ),
	.datag(!\regs~1688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2214 .extended_lut = "on";
defparam \regs~2214 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N15
cyclonev_lcell_comb \regs~2218 (
// Equation(s):
// \regs~2218_combout  = ( \regs~2202_combout  & ( \regs~2214_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout ) # ((\regs~2206_combout )))) # (\imem~6_combout  & (((\regs~2210_combout )) # (\imem~3_combout ))) ) ) ) # ( !\regs~2202_combout  & ( 
// \regs~2214_combout  & ( (!\imem~6_combout  & (\imem~3_combout  & ((\regs~2206_combout )))) # (\imem~6_combout  & (((\regs~2210_combout )) # (\imem~3_combout ))) ) ) ) # ( \regs~2202_combout  & ( !\regs~2214_combout  & ( (!\imem~6_combout  & 
// ((!\imem~3_combout ) # ((\regs~2206_combout )))) # (\imem~6_combout  & (!\imem~3_combout  & (\regs~2210_combout ))) ) ) ) # ( !\regs~2202_combout  & ( !\regs~2214_combout  & ( (!\imem~6_combout  & (\imem~3_combout  & ((\regs~2206_combout )))) # 
// (\imem~6_combout  & (!\imem~3_combout  & (\regs~2210_combout ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\regs~2210_combout ),
	.datad(!\regs~2206_combout ),
	.datae(!\regs~2202_combout ),
	.dataf(!\regs~2214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2218 .extended_lut = "off";
defparam \regs~2218 .lut_mask = 64'h04268CAE15379DBF;
defparam \regs~2218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \aluin2_A[24]~30 (
// Equation(s):
// \aluin2_A[24]~30_combout  = ( \regs~2218_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2218_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~30 .extended_lut = "off";
defparam \aluin2_A[24]~30 .lut_mask = 64'h33333333BBBBBBBB;
defparam \aluin2_A[24]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \regs~2201_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout  $ (\aluin2_A[24]~30_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & (!\Selector37~2_combout ))) ) ) # ( 
// !\regs~2201_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\Selector37~2_combout ) # (!\aluin2_A[24]~30_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[24]~30_combout )))) 
// ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\aluin2_A[24]~30_combout ),
	.datae(gnd),
	.dataf(!\regs~2201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h3268326868C268C2;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2218_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2201_combout  ) + ( \Add1~46  ))
// \Add1~74  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2218_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2201_combout  ) + ( \Add1~46  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2218_combout ),
	.datae(gnd),
	.dataf(!\regs~2201_combout ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \regs~2201_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2218_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~46  ))
// \Add2~74  = CARRY(( \regs~2201_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2218_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~46  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2201_combout ),
	.datae(gnd),
	.dataf(!\regs~2218_combout ),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Add2~73_sumout  & ( (\Selector30~0_combout  & ((\Add1~73_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~73_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~73_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add1~73_sumout ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h000C000C030F030F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( \Selector7~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector7~0_combout  & ( (\Selector36~1_combout  & (\Selector33~0_combout  & \Selector7~1_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "off";
defparam \Selector7~2 .lut_mask = 64'h0101010133333333;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \aluout_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24] .is_wysiwyg = "true";
defparam \aluout_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \wregval_M[2]~6 (
// Equation(s):
// \wregval_M[2]~6_combout  = ( !\selmemout_M~q  & ( \selpcplus_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\selpcplus_M~q ),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~6 .extended_lut = "off";
defparam \wregval_M[2]~6 .lut_mask = 64'h00FF00FF00000000;
defparam \wregval_M[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \wregval_M[24]~15 (
// Equation(s):
// \wregval_M[24]~15_combout  = ( \wregval_M[2]~6_combout  & ( (!\selaluout_M~q  & (pcplus_M[24])) # (\selaluout_M~q  & ((aluout_M[24]))) ) ) # ( !\wregval_M[2]~6_combout  & ( (aluout_M[24] & \selaluout_M~q ) ) )

	.dataa(!pcplus_M[24]),
	.datab(!aluout_M[24]),
	.datac(gnd),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~15 .extended_lut = "off";
defparam \wregval_M[24]~15 .lut_mask = 64'h0033003355335533;
defparam \wregval_M[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~25_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041357D87C705052111000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~25_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \dbus[24]~23 (
// Equation(s):
// \dbus[24]~23_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datae(gnd),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~23 .extended_lut = "off";
defparam \dbus[24]~23 .lut_mask = 64'h0C3F0C3F00000000;
defparam \dbus[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N55
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2218_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \timer|Add1~25 (
// Equation(s):
// \timer|Add1~25_sumout  = SUM(( \timer|cnt [24] ) + ( GND ) + ( \timer|Add1~22  ))
// \timer|Add1~26  = CARRY(( \timer|cnt [24] ) + ( GND ) + ( \timer|Add1~22  ))

	.dataa(gnd),
	.datab(!\timer|cnt [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~25_sumout ),
	.cout(\timer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~25 .extended_lut = "off";
defparam \timer|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \timer|cnt~104 (
// Equation(s):
// \timer|cnt~104_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|cnt [24] & \timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & (\dbus[24]~25_combout ))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~25_sumout  & (((!\timer|atLim~combout  & \timer|lim[0]~1_combout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[24]~25_combout )))) ) )

	.dataa(!\timer|Add1~25_sumout ),
	.datab(!\dbus[24]~25_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~104 .extended_lut = "on";
defparam \timer|cnt~104 .lut_mask = 64'h000F005033333333;
defparam \timer|cnt~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N55
dffeas \timer|cnt[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~104_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[24] .is_wysiwyg = "true";
defparam \timer|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \timer|lim[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[24]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[24] .is_wysiwyg = "true";
defparam \timer|lim[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \dbus[24]~24 (
// Equation(s):
// \dbus[24]~24_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & ((\timer|lim [24]))) # (\dbus[8]~5_combout  & (\timer|cnt [24])) ) )

	.dataa(!\timer|cnt [24]),
	.datab(gnd),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\timer|lim [24]),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~24 .extended_lut = "off";
defparam \dbus[24]~24 .lut_mask = 64'h0000000005F505F5;
defparam \dbus[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \dbus[24]~25 (
// Equation(s):
// \dbus[24]~25_combout  = ( wmemval_M[24] & ( \dbus[24]~24_combout  ) ) # ( !wmemval_M[24] & ( \dbus[24]~24_combout  ) ) # ( wmemval_M[24] & ( !\dbus[24]~24_combout  & ( (\wrmem_M~q ) # (\dbus[24]~23_combout ) ) ) ) # ( !wmemval_M[24] & ( 
// !\dbus[24]~24_combout  & ( \dbus[24]~23_combout  ) ) )

	.dataa(!\dbus[24]~23_combout ),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!wmemval_M[24]),
	.dataf(!\dbus[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~25 .extended_lut = "off";
defparam \dbus[24]~25 .lut_mask = 64'h55555F5FFFFFFFFF;
defparam \dbus[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \wregval_M[24]~16 (
// Equation(s):
// \wregval_M[24]~16_combout  = ( \dbus[24]~25_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[29]~2_combout )) # (\wregval_M[24]~15_combout ) ) ) # ( !\dbus[24]~25_combout  & ( \wregval_M[24]~15_combout  ) )

	.dataa(!\wregval_M[24]~15_combout ),
	.datab(gnd),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[29]~2_combout ),
	.datae(gnd),
	.dataf(!\dbus[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~16 .extended_lut = "off";
defparam \wregval_M[24]~16 .lut_mask = 64'h55555555555F555F;
defparam \wregval_M[24]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N27
cyclonev_lcell_comb \regs~120feeder (
// Equation(s):
// \regs~120feeder_combout  = ( \wregval_M[24]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~120feeder .extended_lut = "off";
defparam \regs~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \regs~120DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120DUPLICATE .is_wysiwyg = "true";
defparam \regs~120DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N21
cyclonev_lcell_comb \regs~2200 (
// Equation(s):
// \regs~2200_combout  = ( \regs~1144_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & ((\regs~632_q ))) # (\imem~14_combout  & (\regs~1656_q )) ) ) ) # ( !\regs~1144_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & ((\regs~632_q ))) # (\imem~14_combout  
// & (\regs~1656_q )) ) ) ) # ( \regs~1144_q  & ( !\imem~22_combout  & ( (\imem~14_combout ) # (\regs~120DUPLICATE_q ) ) ) ) # ( !\regs~1144_q  & ( !\imem~22_combout  & ( (\regs~120DUPLICATE_q  & !\imem~14_combout ) ) ) )

	.dataa(!\regs~120DUPLICATE_q ),
	.datab(!\regs~1656_q ),
	.datac(!\regs~632_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~1144_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2200 .extended_lut = "off";
defparam \regs~2200 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~2200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N56
dffeas \regs~1624 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1624 .is_wysiwyg = "true";
defparam \regs~1624 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N59
dffeas \regs~600DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~600DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~600DUPLICATE .is_wysiwyg = "true";
defparam \regs~600DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N8
dffeas \regs~1112DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1112DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1112DUPLICATE .is_wysiwyg = "true";
defparam \regs~1112DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \regs~2199 (
// Equation(s):
// \regs~2199_combout  = ( \regs~88_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1112DUPLICATE_q ))) # (\imem~22_combout  & (\regs~1624_q )) ) ) ) # ( !\regs~88_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1112DUPLICATE_q ))) # 
// (\imem~22_combout  & (\regs~1624_q )) ) ) ) # ( \regs~88_q  & ( !\imem~14_combout  & ( (!\imem~22_combout ) # (\regs~600DUPLICATE_q ) ) ) ) # ( !\regs~88_q  & ( !\imem~14_combout  & ( (\imem~22_combout  & \regs~600DUPLICATE_q ) ) ) )

	.dataa(!\regs~1624_q ),
	.datab(!\imem~22_combout ),
	.datac(!\regs~600DUPLICATE_q ),
	.datad(!\regs~1112DUPLICATE_q ),
	.datae(!\regs~88_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2199 .extended_lut = "off";
defparam \regs~2199 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \regs~2199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N22
dffeas \regs~1560DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1560DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1560DUPLICATE .is_wysiwyg = "true";
defparam \regs~1560DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N10
dffeas \regs~1048 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1048 .is_wysiwyg = "true";
defparam \regs~1048 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \regs~2197 (
// Equation(s):
// \regs~2197_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1560DUPLICATE_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1048_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~536_q  ) ) ) # ( !\imem~22_combout 
//  & ( !\imem~14_combout  & ( \regs~24_q  ) ) )

	.dataa(!\regs~1560DUPLICATE_q ),
	.datab(!\regs~536_q ),
	.datac(!\regs~24_q ),
	.datad(!\regs~1048_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2197 .extended_lut = "off";
defparam \regs~2197 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~2197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N49
dffeas \regs~56DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56DUPLICATE .is_wysiwyg = "true";
defparam \regs~56DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \regs~2198 (
// Equation(s):
// \regs~2198_combout  = ( \regs~56DUPLICATE_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1080_q ))) # (\imem~22_combout  & (\regs~1592_q )) ) ) ) # ( !\regs~56DUPLICATE_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1080_q ))) # 
// (\imem~22_combout  & (\regs~1592_q )) ) ) ) # ( \regs~56DUPLICATE_q  & ( !\imem~14_combout  & ( (!\imem~22_combout ) # (\regs~568_q ) ) ) ) # ( !\regs~56DUPLICATE_q  & ( !\imem~14_combout  & ( (\imem~22_combout  & \regs~568_q ) ) ) )

	.dataa(!\regs~1592_q ),
	.datab(!\imem~22_combout ),
	.datac(!\regs~568_q ),
	.datad(!\regs~1080_q ),
	.datae(!\regs~56DUPLICATE_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2198 .extended_lut = "off";
defparam \regs~2198 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \regs~2198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N54
cyclonev_lcell_comb \regs~2201 (
// Equation(s):
// \regs~2201_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~2200_combout  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~2199_combout  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~2198_combout  ) ) ) # ( 
// !\imem~13_combout  & ( !\imem~18_combout  & ( \regs~2197_combout  ) ) )

	.dataa(!\regs~2200_combout ),
	.datab(!\regs~2199_combout ),
	.datac(!\regs~2197_combout ),
	.datad(!\regs~2198_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2201 .extended_lut = "off";
defparam \regs~2201 .lut_mask = 64'h0F0F00FF33335555;
defparam \regs~2201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2152_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2135_combout  ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2152_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2135_combout  ) + ( \Add2~74  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2152_combout ),
	.datae(gnd),
	.dataf(!\regs~2135_combout ),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N15
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2152_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2135_combout  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2152_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2135_combout  ) + ( \Add1~74  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2152_combout ),
	.datae(gnd),
	.dataf(!\regs~2135_combout ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Selector30~0_combout  & ( (!\Selector35~0_combout  & ((\Add1~77_sumout ))) # (\Selector35~0_combout  & (\Add2~77_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add2~77_sumout ),
	.datad(!\Add1~77_sumout ),
	.datae(gnd),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0000000003CF03CF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \aluin2_A[25]~9 (
// Equation(s):
// \aluin2_A[25]~9_combout  = ( \aluin2_A[13]~0_combout  ) # ( !\aluin2_A[13]~0_combout  & ( (!\WideOr2~1_combout  & \regs~2152_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2152_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~9 .extended_lut = "off";
defparam \aluin2_A[25]~9 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \aluin2_A[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N57
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \Selector37~2_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2135_combout  $ (\aluin2_A[25]~9_combout )))) ) ) # ( !\Selector37~2_combout  & ( !\Selector35~0_combout  $ (((!\Selector38~0_combout  & 
// ((!\regs~2135_combout ) # (!\aluin2_A[25]~9_combout ))) # (\Selector38~0_combout  & (!\regs~2135_combout  & !\aluin2_A[25]~9_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2135_combout ),
	.datad(!\aluin2_A[25]~9_combout ),
	.datae(gnd),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h366C366C28822882;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N21
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \Selector6~0_combout  & ( \Selector6~1_combout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector6~0_combout  & ( \Selector6~1_combout  & ( (\Selector33~0_combout  & \Selector36~1_combout ) ) ) ) # ( \Selector6~0_combout  & ( 
// !\Selector6~1_combout  & ( \Selector33~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(gnd),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h0000333303033333;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N22
dffeas \aluout_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25] .is_wysiwyg = "true";
defparam \aluout_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2135_combout  ) + ( \Add4~114  ))
// \Add4~106  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2135_combout  ) + ( \Add4~114  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2135_combout ),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N9
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \Add0~105_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~114  ))
// \Add3~106  = CARRY(( \Add0~105_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~114  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \pcgood_B[25]~20 (
// Equation(s):
// \pcgood_B[25]~20_combout  = ( \isjump_D~0_combout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add4~105_sumout )) # (\dobranch_A~0_combout  & ((\Add3~105_sumout ))) ) ) ) # ( !\isjump_D~0_combout  & ( \Selector31~15_combout  & ( 
// (!\dobranch_A~0_combout  & (\Add0~105_sumout )) # (\dobranch_A~0_combout  & ((\Add3~105_sumout ))) ) ) ) # ( \isjump_D~0_combout  & ( !\Selector31~15_combout  & ( \Add4~105_sumout  ) ) ) # ( !\isjump_D~0_combout  & ( !\Selector31~15_combout  & ( 
// \Add0~105_sumout  ) ) )

	.dataa(!\Add4~105_sumout ),
	.datab(!\Add0~105_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add3~105_sumout ),
	.datae(!\isjump_D~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~20 .extended_lut = "off";
defparam \pcgood_B[25]~20 .lut_mask = 64'h33335555303F505F;
defparam \pcgood_B[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[25]~20_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[25]~20_combout )) # (\Equal1~2_combout  & 
// ((\Add0~105_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[25])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\pcgood_B[25]~20_combout ),
	.datac(!PC[25]),
	.datad(!\Add0~105_sumout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "on";
defparam \PC~15 .lut_mask = 64'h1111050510150505;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N9
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~114  ))
// \Add0~106  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N51
cyclonev_lcell_comb \pcplus_M[25]~feeder (
// Equation(s):
// \pcplus_M[25]~feeder_combout  = ( \Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[25]~feeder .extended_lut = "off";
defparam \pcplus_M[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N52
dffeas \pcplus_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[25] .is_wysiwyg = "true";
defparam \pcplus_M[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N15
cyclonev_lcell_comb \wregval_M[25]~9 (
// Equation(s):
// \wregval_M[25]~9_combout  = ( pcplus_M[25] & ( (!\selaluout_M~q  & ((\wregval_M[2]~6_combout ))) # (\selaluout_M~q  & (aluout_M[25])) ) ) # ( !pcplus_M[25] & ( (aluout_M[25] & \selaluout_M~q ) ) )

	.dataa(!aluout_M[25]),
	.datab(!\selaluout_M~q ),
	.datac(!\wregval_M[2]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~9 .extended_lut = "off";
defparam \wregval_M[25]~9 .lut_mask = 64'h111111111D1D1D1D;
defparam \wregval_M[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N52
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2152_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~16_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBE0280008008050017A00000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~16_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N45
cyclonev_lcell_comb \dbus[25]~14 (
// Equation(s):
// \dbus[25]~14_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dbus~1_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~14 .extended_lut = "off";
defparam \dbus[25]~14 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \dbus[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \timer|cnt[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~116_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[25]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \timer|Add1~13 (
// Equation(s):
// \timer|Add1~13_sumout  = SUM(( \timer|cnt[25]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~26  ))
// \timer|Add1~14  = CARRY(( \timer|cnt[25]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~26  ))

	.dataa(!\timer|cnt[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~13_sumout ),
	.cout(\timer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~13 .extended_lut = "off";
defparam \timer|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \timer|cnt~116 (
// Equation(s):
// \timer|cnt~116_combout  = ( !\timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt[25]~DUPLICATE_q ))) # (\timer|wrCnt~0_combout  & ((((\dbus[25]~16_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout  & (\timer|Add1~13_sumout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[25]~16_combout ))))) ) )

	.dataa(!\timer|wrCnt~0_combout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~13_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[25]~16_combout ),
	.datag(!\timer|cnt[25]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~116 .extended_lut = "on";
defparam \timer|cnt~116 .lut_mask = 64'h0202002057575575;
defparam \timer|cnt~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N32
dffeas \timer|cnt[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~116_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[25] .is_wysiwyg = "true";
defparam \timer|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N59
dffeas \timer|lim[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[25]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[25] .is_wysiwyg = "true";
defparam \timer|lim[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \dbus[25]~15 (
// Equation(s):
// \dbus[25]~15_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & ((\timer|lim [25]))) # (\dbus[8]~5_combout  & (\timer|cnt [25])) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [25]),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\timer|lim [25]),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~15 .extended_lut = "off";
defparam \dbus[25]~15 .lut_mask = 64'h0000000003F303F3;
defparam \dbus[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \dbus[25]~16 (
// Equation(s):
// \dbus[25]~16_combout  = ( \wrmem_M~q  & ( \dbus[25]~15_combout  ) ) # ( !\wrmem_M~q  & ( \dbus[25]~15_combout  ) ) # ( \wrmem_M~q  & ( !\dbus[25]~15_combout  & ( (\dbus[25]~14_combout ) # (wmemval_M[25]) ) ) ) # ( !\wrmem_M~q  & ( !\dbus[25]~15_combout  & 
// ( \dbus[25]~14_combout  ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[25]),
	.datac(!\dbus[25]~14_combout ),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\dbus[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~16 .extended_lut = "off";
defparam \dbus[25]~16 .lut_mask = 64'h0F0F3F3FFFFFFFFF;
defparam \dbus[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N9
cyclonev_lcell_comb \wregval_M[25]~10 (
// Equation(s):
// \wregval_M[25]~10_combout  = ( \dbus[25]~16_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[29]~2_combout )) # (\wregval_M[25]~9_combout ) ) ) # ( !\dbus[25]~16_combout  & ( \wregval_M[25]~9_combout  ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(gnd),
	.datac(!\wregval_M[25]~9_combout ),
	.datad(!\wregval_M[29]~2_combout ),
	.datae(gnd),
	.dataf(!\dbus[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~10 .extended_lut = "off";
defparam \wregval_M[25]~10 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \wregval_M[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N32
dffeas \regs~633 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~633 .is_wysiwyg = "true";
defparam \regs~633 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \regs~2132 (
// Equation(s):
// \regs~2132_combout  = ( \regs~537_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~569_q ))) # (\imem~18_combout  & (\regs~633_q )) ) ) ) # ( !\regs~537_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~569_q ))) # (\imem~18_combout  & 
// (\regs~633_q )) ) ) ) # ( \regs~537_q  & ( !\imem~13_combout  & ( (!\imem~18_combout ) # (\regs~601_q ) ) ) ) # ( !\regs~537_q  & ( !\imem~13_combout  & ( (\imem~18_combout  & \regs~601_q ) ) ) )

	.dataa(!\regs~633_q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~569_q ),
	.datad(!\regs~601_q ),
	.datae(!\regs~537_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2132 .extended_lut = "off";
defparam \regs~2132 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \regs~2132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \regs~89DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89DUPLICATE .is_wysiwyg = "true";
defparam \regs~89DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \regs~2131 (
// Equation(s):
// \regs~2131_combout  = ( \regs~57_q  & ( \imem~13_combout  & ( (!\imem~18_combout ) # (\regs~121_q ) ) ) ) # ( !\regs~57_q  & ( \imem~13_combout  & ( (\regs~121_q  & \imem~18_combout ) ) ) ) # ( \regs~57_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & 
// (\regs~25_q )) # (\imem~18_combout  & ((\regs~89DUPLICATE_q ))) ) ) ) # ( !\regs~57_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & (\regs~25_q )) # (\imem~18_combout  & ((\regs~89DUPLICATE_q ))) ) ) )

	.dataa(!\regs~25_q ),
	.datab(!\regs~121_q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs~89DUPLICATE_q ),
	.datae(!\regs~57_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2131 .extended_lut = "off";
defparam \regs~2131 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~2131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N39
cyclonev_lcell_comb \regs~2133 (
// Equation(s):
// \regs~2133_combout  = ( \regs~1113_q  & ( \imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1145_q ) ) ) ) # ( !\regs~1113_q  & ( \imem~18_combout  & ( (\regs~1145_q  & \imem~13_combout ) ) ) ) # ( \regs~1113_q  & ( !\imem~18_combout  & ( 
// (!\imem~13_combout  & (\regs~1049_q )) # (\imem~13_combout  & ((\regs~1081_q ))) ) ) ) # ( !\regs~1113_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~1049_q )) # (\imem~13_combout  & ((\regs~1081_q ))) ) ) )

	.dataa(!\regs~1145_q ),
	.datab(!\regs~1049_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~1081_q ),
	.datae(!\regs~1113_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2133 .extended_lut = "off";
defparam \regs~2133 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~2133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \regs~2134 (
// Equation(s):
// \regs~2134_combout  = ( \regs~1561_q  & ( \regs~1657_q  & ( (!\imem~18_combout  & (((!\imem~13_combout ) # (\regs~1593_q )))) # (\imem~18_combout  & (((\imem~13_combout )) # (\regs~1625_q ))) ) ) ) # ( !\regs~1561_q  & ( \regs~1657_q  & ( 
// (!\imem~18_combout  & (((\regs~1593_q  & \imem~13_combout )))) # (\imem~18_combout  & (((\imem~13_combout )) # (\regs~1625_q ))) ) ) ) # ( \regs~1561_q  & ( !\regs~1657_q  & ( (!\imem~18_combout  & (((!\imem~13_combout ) # (\regs~1593_q )))) # 
// (\imem~18_combout  & (\regs~1625_q  & ((!\imem~13_combout )))) ) ) ) # ( !\regs~1561_q  & ( !\regs~1657_q  & ( (!\imem~18_combout  & (((\regs~1593_q  & \imem~13_combout )))) # (\imem~18_combout  & (\regs~1625_q  & ((!\imem~13_combout )))) ) ) )

	.dataa(!\regs~1625_q ),
	.datab(!\regs~1593_q ),
	.datac(!\imem~18_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1561_q ),
	.dataf(!\regs~1657_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2134 .extended_lut = "off";
defparam \regs~2134 .lut_mask = 64'h0530F530053FF53F;
defparam \regs~2134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \regs~2135 (
// Equation(s):
// \regs~2135_combout  = ( \regs~2133_combout  & ( \regs~2134_combout  & ( ((!\imem~22_combout  & ((\regs~2131_combout ))) # (\imem~22_combout  & (\regs~2132_combout ))) # (\imem~14_combout ) ) ) ) # ( !\regs~2133_combout  & ( \regs~2134_combout  & ( 
// (!\imem~22_combout  & (((\regs~2131_combout  & !\imem~14_combout )))) # (\imem~22_combout  & (((\imem~14_combout )) # (\regs~2132_combout ))) ) ) ) # ( \regs~2133_combout  & ( !\regs~2134_combout  & ( (!\imem~22_combout  & (((\imem~14_combout ) # 
// (\regs~2131_combout )))) # (\imem~22_combout  & (\regs~2132_combout  & ((!\imem~14_combout )))) ) ) ) # ( !\regs~2133_combout  & ( !\regs~2134_combout  & ( (!\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2131_combout ))) # (\imem~22_combout  & 
// (\regs~2132_combout )))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~2132_combout ),
	.datac(!\regs~2131_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~2133_combout ),
	.dataf(!\regs~2134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2135 .extended_lut = "off";
defparam \regs~2135 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \regs~2135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \regs~1210feeder (
// Equation(s):
// \regs~1210feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1210feeder .extended_lut = "off";
defparam \regs~1210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \regs~1210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1210 .is_wysiwyg = "true";
defparam \regs~1210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N12
cyclonev_lcell_comb \regs~1242feeder (
// Equation(s):
// \regs~1242feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1242feeder .extended_lut = "off";
defparam \regs~1242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1242feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \regs~1242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1242 .is_wysiwyg = "true";
defparam \regs~1242 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \regs~1274 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1274 .is_wysiwyg = "true";
defparam \regs~1274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N3
cyclonev_lcell_comb \regs~1082feeder (
// Equation(s):
// \regs~1082feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1082feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1082feeder .extended_lut = "off";
defparam \regs~1082feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1082feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N4
dffeas \regs~1082 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1082feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1082 .is_wysiwyg = "true";
defparam \regs~1082 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N8
dffeas \regs~1146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1146 .is_wysiwyg = "true";
defparam \regs~1146 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N38
dffeas \regs~1114DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1114DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1114DUPLICATE .is_wysiwyg = "true";
defparam \regs~1114DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \regs~1050 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1050 .is_wysiwyg = "true";
defparam \regs~1050 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \regs~2868 (
// Equation(s):
// \regs~2868_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1050_q ))) # (\imem~30_combout  & (\regs~1082_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1114DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1146_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1082_q ),
	.datab(!\regs~1146_q ),
	.datac(!\regs~1114DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1050_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2868 .extended_lut = "on";
defparam \regs~2868 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N45
cyclonev_lcell_comb \regs~1178feeder (
// Equation(s):
// \regs~1178feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1178feeder .extended_lut = "off";
defparam \regs~1178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N46
dffeas \regs~1178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1178 .is_wysiwyg = "true";
defparam \regs~1178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \regs~2162 (
// Equation(s):
// \regs~2162_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2868_combout ))))) # (\imem~23_combout  & (((!\regs~2868_combout  & ((\regs~1178_q ))) # (\regs~2868_combout  & (\regs~1210_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2868_combout ))))) # (\imem~23_combout  & (((!\regs~2868_combout  & (\regs~1242_q )) # (\regs~2868_combout  & ((\regs~1274_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1210_q ),
	.datac(!\regs~1242_q ),
	.datad(!\regs~1274_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2868_combout ),
	.datag(!\regs~1178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2162 .extended_lut = "on";
defparam \regs~2162 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N31
dffeas \regs~698 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~698 .is_wysiwyg = "true";
defparam \regs~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N37
dffeas \regs~762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~762 .is_wysiwyg = "true";
defparam \regs~762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \regs~730feeder (
// Equation(s):
// \regs~730feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~730feeder .extended_lut = "off";
defparam \regs~730feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~730feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N7
dffeas \regs~730 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~730 .is_wysiwyg = "true";
defparam \regs~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \regs~634 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~634 .is_wysiwyg = "true";
defparam \regs~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \regs~570 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~570 .is_wysiwyg = "true";
defparam \regs~570 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \regs~602feeder (
// Equation(s):
// \regs~602feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~602feeder .extended_lut = "off";
defparam \regs~602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~602feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \regs~602 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~602 .is_wysiwyg = "true";
defparam \regs~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \regs~538 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~538 .is_wysiwyg = "true";
defparam \regs~538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \regs~2872 (
// Equation(s):
// \regs~2872_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~538_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~570_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~602_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~634_q )))) ) )

	.dataa(!\regs~634_q ),
	.datab(!\regs~570_q ),
	.datac(!\regs~602_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2872 .extended_lut = "on";
defparam \regs~2872 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N3
cyclonev_lcell_comb \regs~666feeder (
// Equation(s):
// \regs~666feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~666feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~666feeder .extended_lut = "off";
defparam \regs~666feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~666feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N4
dffeas \regs~666 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~666 .is_wysiwyg = "true";
defparam \regs~666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \regs~2166 (
// Equation(s):
// \regs~2166_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2872_combout )))) # (\imem~23_combout  & ((!\regs~2872_combout  & ((\regs~666_q ))) # (\regs~2872_combout  & (\regs~698_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2872_combout )))) # (\imem~23_combout  & ((!\regs~2872_combout  & ((\regs~730_q ))) # (\regs~2872_combout  & (\regs~762_q ))))) ) )

	.dataa(!\regs~698_q ),
	.datab(!\regs~762_q ),
	.datac(!\regs~730_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2872_combout ),
	.datag(!\regs~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2166 .extended_lut = "on";
defparam \regs~2166 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N38
dffeas \regs~250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250 .is_wysiwyg = "true";
defparam \regs~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \regs~218feeder (
// Equation(s):
// \regs~218feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~218feeder .extended_lut = "off";
defparam \regs~218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \regs~218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~218 .is_wysiwyg = "true";
defparam \regs~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N0
cyclonev_lcell_comb \regs~58feeder (
// Equation(s):
// \regs~58feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58feeder .extended_lut = "off";
defparam \regs~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N54
cyclonev_lcell_comb \regs~90feeder (
// Equation(s):
// \regs~90feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~90feeder .extended_lut = "off";
defparam \regs~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N56
dffeas \regs~90DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90DUPLICATE .is_wysiwyg = "true";
defparam \regs~90DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N30
cyclonev_lcell_comb \regs~2864 (
// Equation(s):
// \regs~2864_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~26_q ))) # (\imem~30_combout  & (\regs~58_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~90DUPLICATE_q ))) # (\imem~30_combout  & (\regs~122_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~122_q ),
	.datab(!\regs~58_q ),
	.datac(!\regs~90DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2864 .extended_lut = "on";
defparam \regs~2864 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2864 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N53
dffeas \regs~186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~186 .is_wysiwyg = "true";
defparam \regs~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N55
dffeas \regs~154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~154 .is_wysiwyg = "true";
defparam \regs~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N36
cyclonev_lcell_comb \regs~2158 (
// Equation(s):
// \regs~2158_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2864_combout )))) # (\imem~23_combout  & ((!\regs~2864_combout  & (\regs~154_q )) # (\regs~2864_combout  & ((\regs~186_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~2864_combout ))))) # (\imem~23_combout  & ((!\regs~2864_combout  & (((\regs~218_q )))) # (\regs~2864_combout  & (\regs~250_q )))) ) )

	.dataa(!\regs~250_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~218_q ),
	.datad(!\regs~2864_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~186_q ),
	.datag(!\regs~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2158 .extended_lut = "on";
defparam \regs~2158 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \regs~1722feeder (
// Equation(s):
// \regs~1722feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1722feeder .extended_lut = "off";
defparam \regs~1722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \regs~1722 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1722 .is_wysiwyg = "true";
defparam \regs~1722 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N34
dffeas \regs~1754 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1754 .is_wysiwyg = "true";
defparam \regs~1754 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N49
dffeas \regs~1786 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1786 .is_wysiwyg = "true";
defparam \regs~1786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \regs~1594feeder (
// Equation(s):
// \regs~1594feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1594feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1594feeder .extended_lut = "off";
defparam \regs~1594feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1594feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \regs~1594 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1594 .is_wysiwyg = "true";
defparam \regs~1594 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \regs~1626DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1626DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1626DUPLICATE .is_wysiwyg = "true";
defparam \regs~1626DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \regs~1658 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1658 .is_wysiwyg = "true";
defparam \regs~1658 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \regs~1562 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1562 .is_wysiwyg = "true";
defparam \regs~1562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \regs~2876 (
// Equation(s):
// \regs~2876_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1562_q ))) # (\imem~30_combout  & (\regs~1594_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1626DUPLICATE_q )) # (\imem~30_combout  & ((\regs~1658_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1594_q ),
	.datac(!\regs~1626DUPLICATE_q ),
	.datad(!\regs~1658_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2876 .extended_lut = "on";
defparam \regs~2876 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N45
cyclonev_lcell_comb \regs~1690feeder (
// Equation(s):
// \regs~1690feeder_combout  = ( \wregval_M[26]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1690feeder .extended_lut = "off";
defparam \regs~1690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N46
dffeas \regs~1690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1690 .is_wysiwyg = "true";
defparam \regs~1690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \regs~2170 (
// Equation(s):
// \regs~2170_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2876_combout ))))) # (\imem~23_combout  & (((!\regs~2876_combout  & ((\regs~1690_q ))) # (\regs~2876_combout  & (\regs~1722_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2876_combout ))))) # (\imem~23_combout  & (((!\regs~2876_combout  & (\regs~1754_q )) # (\regs~2876_combout  & ((\regs~1786_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1722_q ),
	.datac(!\regs~1754_q ),
	.datad(!\regs~1786_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2876_combout ),
	.datag(!\regs~1690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2170 .extended_lut = "on";
defparam \regs~2170 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \regs~2174 (
// Equation(s):
// \regs~2174_combout  = ( \regs~2158_combout  & ( \regs~2170_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2162_combout ))) # (\imem~6_combout  & (((\imem~3_combout ) # (\regs~2166_combout )))) ) ) ) # ( !\regs~2158_combout  & ( 
// \regs~2170_combout  & ( (!\imem~6_combout  & (\regs~2162_combout  & ((\imem~3_combout )))) # (\imem~6_combout  & (((\imem~3_combout ) # (\regs~2166_combout )))) ) ) ) # ( \regs~2158_combout  & ( !\regs~2170_combout  & ( (!\imem~6_combout  & 
// (((!\imem~3_combout )) # (\regs~2162_combout ))) # (\imem~6_combout  & (((\regs~2166_combout  & !\imem~3_combout )))) ) ) ) # ( !\regs~2158_combout  & ( !\regs~2170_combout  & ( (!\imem~6_combout  & (\regs~2162_combout  & ((\imem~3_combout )))) # 
// (\imem~6_combout  & (((\regs~2166_combout  & !\imem~3_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2162_combout ),
	.datac(!\regs~2166_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2158_combout ),
	.dataf(!\regs~2170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2174 .extended_lut = "off";
defparam \regs~2174 .lut_mask = 64'h0522AF220577AF77;
defparam \regs~2174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \aluin2_A[26]~6 (
// Equation(s):
// \aluin2_A[26]~6_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\aluin2_A[13]~0_combout ) # (\regs~2174_combout ) ) )

	.dataa(gnd),
	.datab(!\regs~2174_combout ),
	.datac(gnd),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~6 .extended_lut = "off";
defparam \aluin2_A[26]~6 .lut_mask = 64'h33FF33FF00FF00FF;
defparam \aluin2_A[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \aluin2_A[26]~6_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout  $ (\regs~2157_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & (!\Selector37~2_combout ))) ) ) # ( 
// !\aluin2_A[26]~6_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\Selector37~2_combout ) # (!\regs~2157_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\regs~2157_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\regs~2157_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[26]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h3268326868C268C2;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2174_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2157_combout  ) + ( \Add2~78  ))
// \Add2~50  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2174_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2157_combout  ) + ( \Add2~78  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2174_combout ),
	.datae(gnd),
	.dataf(!\regs~2157_combout ),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2174_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2157_combout  ) + ( \Add1~78  ))
// \Add1~50  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2174_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2157_combout  ) + ( \Add1~78  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2174_combout ),
	.datae(gnd),
	.dataf(!\regs~2157_combout ),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N9
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Add1~49_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~49_sumout ))) ) ) # ( !\Add1~49_sumout  & ( (\Add2~49_sumout  & (\Selector30~0_combout  & \Selector35~0_combout )) ) )

	.dataa(!\Add2~49_sumout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h000500050F050F05;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \Selector33~0_combout  & ( \Selector5~0_combout  ) ) # ( \Selector33~0_combout  & ( !\Selector5~0_combout  & ( (\Selector5~1_combout  & \Selector36~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector5~1_combout ),
	.datac(gnd),
	.datad(!\Selector36~1_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h000000330000FFFF;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \aluout_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[26] .is_wysiwyg = "true";
defparam \aluout_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2157_combout  ) + ( \Add4~106  ))
// \Add4~78  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2157_combout  ) + ( \Add4~106  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2157_combout ),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \Add0~77_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~106  ))
// \Add3~78  = CARRY(( \Add0~77_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~106  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \pcgood_B[26]~13 (
// Equation(s):
// \pcgood_B[26]~13_combout  = ( \Selector31~15_combout  & ( \Add3~77_sumout  & ( ((!\isjump_D~0_combout  & (\Add0~77_sumout )) # (\isjump_D~0_combout  & ((\Add4~77_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Selector31~15_combout  & ( \Add3~77_sumout 
//  & ( (!\isjump_D~0_combout  & (\Add0~77_sumout )) # (\isjump_D~0_combout  & ((\Add4~77_sumout ))) ) ) ) # ( \Selector31~15_combout  & ( !\Add3~77_sumout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~77_sumout )) # (\isjump_D~0_combout  
// & ((\Add4~77_sumout ))))) ) ) ) # ( !\Selector31~15_combout  & ( !\Add3~77_sumout  & ( (!\isjump_D~0_combout  & (\Add0~77_sumout )) # (\isjump_D~0_combout  & ((\Add4~77_sumout ))) ) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add4~77_sumout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add3~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[26]~13 .extended_lut = "off";
defparam \pcgood_B[26]~13 .lut_mask = 64'h4477407044774F7F;
defparam \pcgood_B[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[26]~13_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[26]~13_combout ))) # (\Equal1~2_combout  & 
// (\Add0~77_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[26]))) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[26]),
	.datad(!\pcgood_B[26]~13_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "on";
defparam \PC~31 .lut_mask = 64'h0033030301310303;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N8
dffeas \PC[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \PC[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))
// \Add0~78  = CARRY(( \PC[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \pcplus_M[26]~feeder (
// Equation(s):
// \pcplus_M[26]~feeder_combout  = ( \Add0~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[26]~feeder .extended_lut = "off";
defparam \pcplus_M[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \pcplus_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[26] .is_wysiwyg = "true";
defparam \pcplus_M[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \wregval_M[26]~11 (
// Equation(s):
// \wregval_M[26]~11_combout  = ( pcplus_M[26] & ( (!\selaluout_M~q  & (\wregval_M[2]~6_combout )) # (\selaluout_M~q  & ((aluout_M[26]))) ) ) # ( !pcplus_M[26] & ( (\selaluout_M~q  & aluout_M[26]) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\wregval_M[2]~6_combout ),
	.datac(!aluout_M[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~11 .extended_lut = "off";
defparam \wregval_M[26]~11 .lut_mask = 64'h0505050527272727;
defparam \wregval_M[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \wregval_M[26]~12 (
// Equation(s):
// \wregval_M[26]~12_combout  = ((\wregval_M[25]~1_combout  & (\wregval_M[29]~2_combout  & \dbus[26]~19_combout ))) # (\wregval_M[26]~11_combout )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\wregval_M[26]~11_combout ),
	.datad(!\dbus[26]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~12 .extended_lut = "off";
defparam \wregval_M[26]~12 .lut_mask = 64'h0F1F0F1F0F1F0F1F;
defparam \wregval_M[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N32
dffeas \regs~122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~122 .is_wysiwyg = "true";
defparam \regs~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \regs~2156 (
// Equation(s):
// \regs~2156_combout  = ( \regs~634_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1658_q ) ) ) ) # ( !\regs~634_q  & ( \imem~22_combout  & ( (\regs~1658_q  & \imem~14_combout ) ) ) ) # ( \regs~634_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & (\regs~122_q )) # (\imem~14_combout  & ((\regs~1146_q ))) ) ) ) # ( !\regs~634_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & (\regs~122_q )) # (\imem~14_combout  & ((\regs~1146_q ))) ) ) )

	.dataa(!\regs~122_q ),
	.datab(!\regs~1658_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1146_q ),
	.datae(!\regs~634_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2156 .extended_lut = "off";
defparam \regs~2156 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~2156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \regs~2154 (
// Equation(s):
// \regs~2154_combout  = ( \regs~1082_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & (\regs~570_q )) # (\imem~14_combout  & ((\regs~1594_q ))) ) ) ) # ( !\regs~1082_q  & ( \imem~22_combout  & ( (!\imem~14_combout  & (\regs~570_q )) # (\imem~14_combout  & 
// ((\regs~1594_q ))) ) ) ) # ( \regs~1082_q  & ( !\imem~22_combout  & ( (\regs~58_q ) # (\imem~14_combout ) ) ) ) # ( !\regs~1082_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & \regs~58_q ) ) ) )

	.dataa(!\regs~570_q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~1594_q ),
	.datad(!\regs~58_q ),
	.datae(!\regs~1082_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2154 .extended_lut = "off";
defparam \regs~2154 .lut_mask = 64'h00CC33FF47474747;
defparam \regs~2154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N37
dffeas \regs~1626 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1626 .is_wysiwyg = "true";
defparam \regs~1626 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N55
dffeas \regs~90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90 .is_wysiwyg = "true";
defparam \regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N37
dffeas \regs~1114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1114 .is_wysiwyg = "true";
defparam \regs~1114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \regs~2155 (
// Equation(s):
// \regs~2155_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1626_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~602_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1114_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~90_q  ) ) )

	.dataa(!\regs~602_q ),
	.datab(!\regs~1626_q ),
	.datac(!\regs~90_q ),
	.datad(!\regs~1114_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2155 .extended_lut = "off";
defparam \regs~2155 .lut_mask = 64'h0F0F00FF55553333;
defparam \regs~2155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \regs~2153 (
// Equation(s):
// \regs~2153_combout  = ( \regs~538_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1562_q ) ) ) ) # ( !\regs~538_q  & ( \imem~22_combout  & ( (\regs~1562_q  & \imem~14_combout ) ) ) ) # ( \regs~538_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & ((\regs~26_q ))) # (\imem~14_combout  & (\regs~1050_q )) ) ) ) # ( !\regs~538_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & ((\regs~26_q ))) # (\imem~14_combout  & (\regs~1050_q )) ) ) )

	.dataa(!\regs~1050_q ),
	.datab(!\regs~26_q ),
	.datac(!\regs~1562_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~538_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2153 .extended_lut = "off";
defparam \regs~2153 .lut_mask = 64'h33553355000FFF0F;
defparam \regs~2153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \regs~2157 (
// Equation(s):
// \regs~2157_combout  = ( \regs~2155_combout  & ( \regs~2153_combout  & ( (!\imem~13_combout ) # ((!\imem~18_combout  & ((\regs~2154_combout ))) # (\imem~18_combout  & (\regs~2156_combout ))) ) ) ) # ( !\regs~2155_combout  & ( \regs~2153_combout  & ( 
// (!\imem~18_combout  & (((!\imem~13_combout ) # (\regs~2154_combout )))) # (\imem~18_combout  & (\regs~2156_combout  & ((\imem~13_combout )))) ) ) ) # ( \regs~2155_combout  & ( !\regs~2153_combout  & ( (!\imem~18_combout  & (((\regs~2154_combout  & 
// \imem~13_combout )))) # (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2156_combout ))) ) ) ) # ( !\regs~2155_combout  & ( !\regs~2153_combout  & ( (\imem~13_combout  & ((!\imem~18_combout  & ((\regs~2154_combout ))) # (\imem~18_combout  & 
// (\regs~2156_combout )))) ) ) )

	.dataa(!\regs~2156_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~2154_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~2155_combout ),
	.dataf(!\regs~2153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2157 .extended_lut = "off";
defparam \regs~2157 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \regs~2157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N3
cyclonev_lcell_comb \regs~1596feeder (
// Equation(s):
// \regs~1596feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1596feeder .extended_lut = "off";
defparam \regs~1596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N4
dffeas \regs~1596 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1596 .is_wysiwyg = "true";
defparam \regs~1596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N21
cyclonev_lcell_comb \regs~60feeder (
// Equation(s):
// \regs~60feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60feeder .extended_lut = "off";
defparam \regs~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N22
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \regs~1084 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1084 .is_wysiwyg = "true";
defparam \regs~1084 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N38
dffeas \regs~572 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~572 .is_wysiwyg = "true";
defparam \regs~572 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \regs~2110 (
// Equation(s):
// \regs~2110_combout  = ( \imem~22_combout  & ( \imem~14_combout  & ( \regs~1596_q  ) ) ) # ( !\imem~22_combout  & ( \imem~14_combout  & ( \regs~1084_q  ) ) ) # ( \imem~22_combout  & ( !\imem~14_combout  & ( \regs~572_q  ) ) ) # ( !\imem~22_combout  & ( 
// !\imem~14_combout  & ( \regs~60_q  ) ) )

	.dataa(!\regs~1596_q ),
	.datab(!\regs~60_q ),
	.datac(!\regs~1084_q ),
	.datad(!\regs~572_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2110 .extended_lut = "off";
defparam \regs~2110 .lut_mask = 64'h333300FF0F0F5555;
defparam \regs~2110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \regs~1052feeder (
// Equation(s):
// \regs~1052feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1052feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1052feeder .extended_lut = "off";
defparam \regs~1052feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1052feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N52
dffeas \regs~1052 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1052feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1052 .is_wysiwyg = "true";
defparam \regs~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N20
dffeas \regs~1564 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1564 .is_wysiwyg = "true";
defparam \regs~1564 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N2
dffeas \regs~540 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~540 .is_wysiwyg = "true";
defparam \regs~540 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \regs~2109 (
// Equation(s):
// \regs~2109_combout  = ( \regs~540_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1564_q ) ) ) ) # ( !\regs~540_q  & ( \imem~22_combout  & ( (\imem~14_combout  & \regs~1564_q ) ) ) ) # ( \regs~540_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & (\regs~28_q )) # (\imem~14_combout  & ((\regs~1052_q ))) ) ) ) # ( !\regs~540_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & (\regs~28_q )) # (\imem~14_combout  & ((\regs~1052_q ))) ) ) )

	.dataa(!\regs~28_q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~1052_q ),
	.datad(!\regs~1564_q ),
	.datae(!\regs~540_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2109 .extended_lut = "off";
defparam \regs~2109 .lut_mask = 64'h474747470033CCFF;
defparam \regs~2109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N15
cyclonev_lcell_comb \regs~92feeder (
// Equation(s):
// \regs~92feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~92feeder .extended_lut = "off";
defparam \regs~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N16
dffeas \regs~92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~92 .is_wysiwyg = "true";
defparam \regs~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N27
cyclonev_lcell_comb \regs~1116feeder (
// Equation(s):
// \regs~1116feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1116feeder .extended_lut = "off";
defparam \regs~1116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N28
dffeas \regs~1116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1116 .is_wysiwyg = "true";
defparam \regs~1116 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N14
dffeas \regs~1628 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1628 .is_wysiwyg = "true";
defparam \regs~1628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \regs~604feeder (
// Equation(s):
// \regs~604feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~604feeder .extended_lut = "off";
defparam \regs~604feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~604feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \regs~604 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~604 .is_wysiwyg = "true";
defparam \regs~604 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N57
cyclonev_lcell_comb \regs~2111 (
// Equation(s):
// \regs~2111_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1628_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~604_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1116_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~92_q  ) ) )

	.dataa(!\regs~92_q ),
	.datab(!\regs~1116_q ),
	.datac(!\regs~1628_q ),
	.datad(!\regs~604_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2111 .extended_lut = "off";
defparam \regs~2111 .lut_mask = 64'h5555333300FF0F0F;
defparam \regs~2111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \regs~124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~124 .is_wysiwyg = "true";
defparam \regs~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \regs~1660DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1660DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1660DUPLICATE .is_wysiwyg = "true";
defparam \regs~1660DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N26
dffeas \regs~636 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~636 .is_wysiwyg = "true";
defparam \regs~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N44
dffeas \regs~1148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1148 .is_wysiwyg = "true";
defparam \regs~1148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \regs~2112 (
// Equation(s):
// \regs~2112_combout  = ( \regs~1148_q  & ( \imem~14_combout  & ( (!\imem~22_combout ) # (\regs~1660DUPLICATE_q ) ) ) ) # ( !\regs~1148_q  & ( \imem~14_combout  & ( (\regs~1660DUPLICATE_q  & \imem~22_combout ) ) ) ) # ( \regs~1148_q  & ( !\imem~14_combout  
// & ( (!\imem~22_combout  & (\regs~124_q )) # (\imem~22_combout  & ((\regs~636_q ))) ) ) ) # ( !\regs~1148_q  & ( !\imem~14_combout  & ( (!\imem~22_combout  & (\regs~124_q )) # (\imem~22_combout  & ((\regs~636_q ))) ) ) )

	.dataa(!\regs~124_q ),
	.datab(!\regs~1660DUPLICATE_q ),
	.datac(!\regs~636_q ),
	.datad(!\imem~22_combout ),
	.datae(!\regs~1148_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2112 .extended_lut = "off";
defparam \regs~2112 .lut_mask = 64'h550F550F0033FF33;
defparam \regs~2112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \regs~2113 (
// Equation(s):
// \regs~2113_combout  = ( \regs~2111_combout  & ( \regs~2112_combout  & ( ((!\imem~13_combout  & ((\regs~2109_combout ))) # (\imem~13_combout  & (\regs~2110_combout ))) # (\imem~18_combout ) ) ) ) # ( !\regs~2111_combout  & ( \regs~2112_combout  & ( 
// (!\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2109_combout ))) # (\imem~13_combout  & (\regs~2110_combout )))) # (\imem~18_combout  & (((\imem~13_combout )))) ) ) ) # ( \regs~2111_combout  & ( !\regs~2112_combout  & ( (!\imem~18_combout  & 
// ((!\imem~13_combout  & ((\regs~2109_combout ))) # (\imem~13_combout  & (\regs~2110_combout )))) # (\imem~18_combout  & (((!\imem~13_combout )))) ) ) ) # ( !\regs~2111_combout  & ( !\regs~2112_combout  & ( (!\imem~18_combout  & ((!\imem~13_combout  & 
// ((\regs~2109_combout ))) # (\imem~13_combout  & (\regs~2110_combout )))) ) ) )

	.dataa(!\regs~2110_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~2109_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~2111_combout ),
	.dataf(!\regs~2112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2113 .extended_lut = "off";
defparam \regs~2113 .lut_mask = 64'h0C443F440C773F77;
defparam \regs~2113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \aluin2_A[28]~8 (
// Equation(s):
// \aluin2_A[28]~8_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2130_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~2130_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~8 .extended_lut = "off";
defparam \aluin2_A[28]~8 .lut_mask = 64'h55FF55FF55555555;
defparam \aluin2_A[28]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \aluin2_A[28]~8_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2113_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\aluin2_A[28]~8_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\regs~2113_combout ) # (!\Selector37~2_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\regs~2113_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2113_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h362836286C826C82;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N15
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \Add0~81_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( \Add0~81_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~78  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N34
dffeas \regs~603 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~603 .is_wysiwyg = "true";
defparam \regs~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N26
dffeas \regs~635 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~635 .is_wysiwyg = "true";
defparam \regs~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N4
dffeas \regs~539 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~539 .is_wysiwyg = "true";
defparam \regs~539 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N51
cyclonev_lcell_comb \regs~2088 (
// Equation(s):
// \regs~2088_combout  = ( \regs~539_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~603_q )) # (\imem~13_combout  & ((\regs~635_q ))) ) ) ) # ( !\regs~539_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~603_q )) # (\imem~13_combout  & 
// ((\regs~635_q ))) ) ) ) # ( \regs~539_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~571_q ) ) ) ) # ( !\regs~539_q  & ( !\imem~18_combout  & ( (\imem~13_combout  & \regs~571_q ) ) ) )

	.dataa(!\regs~603_q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~635_q ),
	.datad(!\regs~571_q ),
	.datae(!\regs~539_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2088 .extended_lut = "off";
defparam \regs~2088 .lut_mask = 64'h0033CCFF47474747;
defparam \regs~2088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \regs~1595feeder (
// Equation(s):
// \regs~1595feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1595feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1595feeder .extended_lut = "off";
defparam \regs~1595feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1595feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \regs~1595 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1595 .is_wysiwyg = "true";
defparam \regs~1595 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \regs~1627feeder (
// Equation(s):
// \regs~1627feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1627feeder .extended_lut = "off";
defparam \regs~1627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1627feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N8
dffeas \regs~1627 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1627 .is_wysiwyg = "true";
defparam \regs~1627 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \regs~1563feeder (
// Equation(s):
// \regs~1563feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1563feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1563feeder .extended_lut = "off";
defparam \regs~1563feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1563feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \regs~1563 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1563 .is_wysiwyg = "true";
defparam \regs~1563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \regs~1659feeder (
// Equation(s):
// \regs~1659feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1659feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1659feeder .extended_lut = "off";
defparam \regs~1659feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1659feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N4
dffeas \regs~1659 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1659 .is_wysiwyg = "true";
defparam \regs~1659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N45
cyclonev_lcell_comb \regs~2090 (
// Equation(s):
// \regs~2090_combout  = ( \regs~1659_q  & ( \imem~18_combout  & ( (\imem~13_combout ) # (\regs~1627_q ) ) ) ) # ( !\regs~1659_q  & ( \imem~18_combout  & ( (\regs~1627_q  & !\imem~13_combout ) ) ) ) # ( \regs~1659_q  & ( !\imem~18_combout  & ( 
// (!\imem~13_combout  & ((\regs~1563_q ))) # (\imem~13_combout  & (\regs~1595_q )) ) ) ) # ( !\regs~1659_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1563_q ))) # (\imem~13_combout  & (\regs~1595_q )) ) ) )

	.dataa(!\regs~1595_q ),
	.datab(!\regs~1627_q ),
	.datac(!\regs~1563_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1659_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2090 .extended_lut = "off";
defparam \regs~2090 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~2090 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N2
dffeas \regs~1147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1147 .is_wysiwyg = "true";
defparam \regs~1147 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N14
dffeas \regs~1115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1115 .is_wysiwyg = "true";
defparam \regs~1115 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N38
dffeas \regs~1051 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1051 .is_wysiwyg = "true";
defparam \regs~1051 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \regs~1083feeder (
// Equation(s):
// \regs~1083feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1083feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1083feeder .extended_lut = "off";
defparam \regs~1083feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1083feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N34
dffeas \regs~1083 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1083feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1083 .is_wysiwyg = "true";
defparam \regs~1083 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \regs~2089 (
// Equation(s):
// \regs~2089_combout  = ( \imem~18_combout  & ( \regs~1083_q  & ( (!\imem~13_combout  & ((\regs~1115_q ))) # (\imem~13_combout  & (\regs~1147_q )) ) ) ) # ( !\imem~18_combout  & ( \regs~1083_q  & ( (\regs~1051_q ) # (\imem~13_combout ) ) ) ) # ( 
// \imem~18_combout  & ( !\regs~1083_q  & ( (!\imem~13_combout  & ((\regs~1115_q ))) # (\imem~13_combout  & (\regs~1147_q )) ) ) ) # ( !\imem~18_combout  & ( !\regs~1083_q  & ( (!\imem~13_combout  & \regs~1051_q ) ) ) )

	.dataa(!\regs~1147_q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~1115_q ),
	.datad(!\regs~1051_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\regs~1083_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2089 .extended_lut = "off";
defparam \regs~2089 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \regs~2089 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N47
dffeas \regs~123DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123DUPLICATE .is_wysiwyg = "true";
defparam \regs~123DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \regs~91feeder (
// Equation(s):
// \regs~91feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~91feeder .extended_lut = "off";
defparam \regs~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N40
dffeas \regs~91 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~91 .is_wysiwyg = "true";
defparam \regs~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \regs~27feeder (
// Equation(s):
// \regs~27feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27feeder .extended_lut = "off";
defparam \regs~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N9
cyclonev_lcell_comb \regs~2087 (
// Equation(s):
// \regs~2087_combout  = ( \regs~27_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~59_q )) # (\imem~18_combout  & ((\regs~123DUPLICATE_q ))) ) ) ) # ( !\regs~27_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~59_q )) # (\imem~18_combout  
// & ((\regs~123DUPLICATE_q ))) ) ) ) # ( \regs~27_q  & ( !\imem~13_combout  & ( (!\imem~18_combout ) # (\regs~91_q ) ) ) ) # ( !\regs~27_q  & ( !\imem~13_combout  & ( (\imem~18_combout  & \regs~91_q ) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~59_q ),
	.datac(!\regs~123DUPLICATE_q ),
	.datad(!\regs~91_q ),
	.datae(!\regs~27_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2087 .extended_lut = "off";
defparam \regs~2087 .lut_mask = 64'h0055AAFF27272727;
defparam \regs~2087 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \regs~2091 (
// Equation(s):
// \regs~2091_combout  = ( \regs~2087_combout  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~2089_combout ))) # (\imem~22_combout  & (\regs~2090_combout )) ) ) ) # ( !\regs~2087_combout  & ( \imem~14_combout  & ( (!\imem~22_combout  & 
// ((\regs~2089_combout ))) # (\imem~22_combout  & (\regs~2090_combout )) ) ) ) # ( \regs~2087_combout  & ( !\imem~14_combout  & ( (!\imem~22_combout ) # (\regs~2088_combout ) ) ) ) # ( !\regs~2087_combout  & ( !\imem~14_combout  & ( (\regs~2088_combout  & 
// \imem~22_combout ) ) ) )

	.dataa(!\regs~2088_combout ),
	.datab(!\regs~2090_combout ),
	.datac(!\regs~2089_combout ),
	.datad(!\imem~22_combout ),
	.datae(!\regs~2087_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2091 .extended_lut = "off";
defparam \regs~2091 .lut_mask = 64'h0055FF550F330F33;
defparam \regs~2091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2091_combout  ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2091_combout  ) + ( \Add4~78  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2091_combout ),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \pcgood_B[27]~14 (
// Equation(s):
// \pcgood_B[27]~14_combout  = ( \Add0~81_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout ) # ((\Add4~81_sumout )))) # (\dobranch_A~0_combout  & (((\Add3~81_sumout )))) ) ) ) # ( !\Add0~81_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & ((\Add4~81_sumout )))) # (\dobranch_A~0_combout  & (((\Add3~81_sumout )))) ) ) ) # ( \Add0~81_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout ) # 
// (\Add4~81_sumout ) ) ) ) # ( !\Add0~81_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout  & \Add4~81_sumout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add3~81_sumout ),
	.datad(!\Add4~81_sumout ),
	.datae(!\Add0~81_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[27]~14 .extended_lut = "off";
defparam \pcgood_B[27]~14 .lut_mask = 64'h0033CCFF05278DAF;
defparam \pcgood_B[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[27]~14_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[27]~14_combout )) # (\Equal1~2_combout  & 
// ((\Add0~81_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((PC[27] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[27]~14_combout ),
	.datab(!\Add0~81_sumout ),
	.datac(!PC[27]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "on";
defparam \PC~35 .lut_mask = 64'h0055000F0053000F;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N15
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N39
cyclonev_lcell_comb \pcplus_M[27]~feeder (
// Equation(s):
// \pcplus_M[27]~feeder_combout  = ( \Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[27]~feeder .extended_lut = "off";
defparam \pcplus_M[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N41
dffeas \pcplus_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27] .is_wysiwyg = "true";
defparam \pcplus_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N21
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \regs~2091_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2108_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \regs~2091_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2108_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \Add1~50  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2091_combout ),
	.datae(gnd),
	.dataf(!\regs~2108_combout ),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FB51000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2108_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2091_combout  ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2108_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2091_combout  ) + ( \Add2~50  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2108_combout ),
	.datae(gnd),
	.dataf(!\regs~2091_combout ),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N45
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Add2~53_sumout  & ( (\Selector30~0_combout  & ((\Add1~53_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~53_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~53_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000C000C030F030F;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N12
cyclonev_lcell_comb \aluin2_A[27]~7 (
// Equation(s):
// \aluin2_A[27]~7_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2108_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~2108_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~7 .extended_lut = "off";
defparam \aluin2_A[27]~7 .lut_mask = 64'h55FF55FF55555555;
defparam \aluin2_A[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Selector37~2_combout  & ( (!\Selector38~0_combout  & (!\aluin2_A[27]~7_combout  $ (!\Selector35~0_combout  $ (\regs~2091_combout )))) ) ) # ( !\Selector37~2_combout  & ( !\Selector35~0_combout  $ (((!\aluin2_A[27]~7_combout  & 
// ((!\Selector38~0_combout ) # (!\regs~2091_combout ))) # (\aluin2_A[27]~7_combout  & (!\Selector38~0_combout  & !\regs~2091_combout )))) ) )

	.dataa(!\aluin2_A[27]~7_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\regs~2091_combout ),
	.datae(gnd),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h366C366C60906090;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Selector4~1_combout  & ( (\Selector33~0_combout  & ((\Selector36~1_combout ) # (\Selector4~0_combout ))) ) ) # ( !\Selector4~1_combout  & ( (\Selector4~0_combout  & \Selector33~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector4~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h00330033003F003F;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \aluout_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27] .is_wysiwyg = "true";
defparam \aluout_M[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \wregval_M[27]~7 (
// Equation(s):
// \wregval_M[27]~7_combout  = ( aluout_M[27] & ( ((\wregval_M[2]~6_combout  & pcplus_M[27])) # (\selaluout_M~q ) ) ) # ( !aluout_M[27] & ( (!\selaluout_M~q  & (\wregval_M[2]~6_combout  & pcplus_M[27])) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\wregval_M[2]~6_combout ),
	.datac(!pcplus_M[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~7 .extended_lut = "off";
defparam \wregval_M[27]~7 .lut_mask = 64'h0202020257575757;
defparam \wregval_M[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~10_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~10_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A24549610A4960000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N15
cyclonev_lcell_comb \dbus[27]~8 (
// Equation(s):
// \dbus[27]~8_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(gnd),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~8 .extended_lut = "off";
defparam \dbus[27]~8 .lut_mask = 64'h03CF03CF00000000;
defparam \dbus[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2108_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \timer|lim[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[27]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[27] .is_wysiwyg = "true";
defparam \timer|lim[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \timer|cnt[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~124_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[27]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \timer|Add1~17 (
// Equation(s):
// \timer|Add1~17_sumout  = SUM(( \timer|cnt[26]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~14  ))
// \timer|Add1~18  = CARRY(( \timer|cnt[26]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~14  ))

	.dataa(gnd),
	.datab(!\timer|cnt[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~17_sumout ),
	.cout(\timer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~17 .extended_lut = "off";
defparam \timer|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \timer|Add1~5 (
// Equation(s):
// \timer|Add1~5_sumout  = SUM(( \timer|cnt[27]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~18  ))
// \timer|Add1~6  = CARRY(( \timer|cnt[27]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~18  ))

	.dataa(!\timer|cnt[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~5_sumout ),
	.cout(\timer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~5 .extended_lut = "off";
defparam \timer|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \timer|cnt~124 (
// Equation(s):
// \timer|cnt~124_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt[27]~DUPLICATE_q ))) # (\timer|wrCnt~0_combout  & (((\dbus[27]~10_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|Add1~5_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[27]~10_combout ))))) ) )

	.dataa(!\timer|Add1~5_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[27]~10_combout ),
	.datag(!\timer|cnt[27]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~124 .extended_lut = "on";
defparam \timer|cnt~124 .lut_mask = 64'h0300100003FF10FF;
defparam \timer|cnt~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N8
dffeas \timer|cnt[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~124_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[27] .is_wysiwyg = "true";
defparam \timer|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \dbus[27]~9 (
// Equation(s):
// \dbus[27]~9_combout  = ( \timer|cnt [27] & ( (\dbus[2]~4_combout  & ((\timer|lim [27]) # (\dbus[8]~5_combout ))) ) ) # ( !\timer|cnt [27] & ( (!\dbus[8]~5_combout  & (\dbus[2]~4_combout  & \timer|lim [27])) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\timer|lim [27]),
	.datae(gnd),
	.dataf(!\timer|cnt [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~9 .extended_lut = "off";
defparam \dbus[27]~9 .lut_mask = 64'h000A000A050F050F;
defparam \dbus[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \dbus[27]~10 (
// Equation(s):
// \dbus[27]~10_combout  = ( \wrmem_M~q  & ( \dbus[27]~9_combout  ) ) # ( !\wrmem_M~q  & ( \dbus[27]~9_combout  ) ) # ( \wrmem_M~q  & ( !\dbus[27]~9_combout  & ( (wmemval_M[27]) # (\dbus[27]~8_combout ) ) ) ) # ( !\wrmem_M~q  & ( !\dbus[27]~9_combout  & ( 
// \dbus[27]~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\dbus[27]~8_combout ),
	.datac(!wmemval_M[27]),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\dbus[27]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~10 .extended_lut = "off";
defparam \dbus[27]~10 .lut_mask = 64'h33333F3FFFFFFFFF;
defparam \dbus[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N30
cyclonev_lcell_comb \wregval_M[27]~8 (
// Equation(s):
// \wregval_M[27]~8_combout  = ( \wregval_M[27]~7_combout  & ( \dbus[27]~10_combout  ) ) # ( !\wregval_M[27]~7_combout  & ( \dbus[27]~10_combout  & ( (\wregval_M[25]~1_combout  & \wregval_M[29]~2_combout ) ) ) ) # ( \wregval_M[27]~7_combout  & ( 
// !\dbus[27]~10_combout  ) )

	.dataa(gnd),
	.datab(!\wregval_M[25]~1_combout ),
	.datac(!\wregval_M[29]~2_combout ),
	.datad(gnd),
	.datae(!\wregval_M[27]~7_combout ),
	.dataf(!\dbus[27]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~8 .extended_lut = "off";
defparam \wregval_M[27]~8 .lut_mask = 64'h0000FFFF0303FFFF;
defparam \wregval_M[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N50
dffeas \regs~571 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~571 .is_wysiwyg = "true";
defparam \regs~571 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \regs~2824 (
// Equation(s):
// \regs~2824_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~539_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~571_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~603_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~635_q )))) ) )

	.dataa(!\regs~571_q ),
	.datab(!\regs~635_q ),
	.datac(!\regs~603_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2824 .extended_lut = "on";
defparam \regs~2824 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N33
cyclonev_lcell_comb \regs~699feeder (
// Equation(s):
// \regs~699feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~699feeder .extended_lut = "off";
defparam \regs~699feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~699feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N35
dffeas \regs~699 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~699 .is_wysiwyg = "true";
defparam \regs~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N40
dffeas \regs~731 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~731 .is_wysiwyg = "true";
defparam \regs~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \regs~763 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~763 .is_wysiwyg = "true";
defparam \regs~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N35
dffeas \regs~667 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~667 .is_wysiwyg = "true";
defparam \regs~667 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N0
cyclonev_lcell_comb \regs~2100 (
// Equation(s):
// \regs~2100_combout  = ( !\imem~26_combout  & ( (!\regs~2824_combout  & (((\regs~667_q  & ((\imem~23_combout )))))) # (\regs~2824_combout  & ((((!\imem~23_combout ))) # (\regs~699_q ))) ) ) # ( \imem~26_combout  & ( (!\regs~2824_combout  & (((\regs~731_q  
// & ((\imem~23_combout )))))) # (\regs~2824_combout  & ((((!\imem~23_combout ) # (\regs~763_q ))))) ) )

	.dataa(!\regs~2824_combout ),
	.datab(!\regs~699_q ),
	.datac(!\regs~731_q ),
	.datad(!\regs~763_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2100 .extended_lut = "on";
defparam \regs~2100 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \regs~1787 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1787 .is_wysiwyg = "true";
defparam \regs~1787 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \regs~1723 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1723 .is_wysiwyg = "true";
defparam \regs~1723 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N6
cyclonev_lcell_comb \regs~1755feeder (
// Equation(s):
// \regs~1755feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1755feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1755feeder .extended_lut = "off";
defparam \regs~1755feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1755feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N8
dffeas \regs~1755 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1755 .is_wysiwyg = "true";
defparam \regs~1755 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \regs~2828 (
// Equation(s):
// \regs~2828_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1563_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1595_q ))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1627_q  & 
// ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1659_q ))))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1595_q ),
	.datac(!\regs~1627_q ),
	.datad(!\regs~1659_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2828 .extended_lut = "on";
defparam \regs~2828 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2828 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \regs~1691 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1691 .is_wysiwyg = "true";
defparam \regs~1691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \regs~2104 (
// Equation(s):
// \regs~2104_combout  = ( !\imem~26_combout  & ( ((!\regs~2828_combout  & (((\regs~1691_q  & \imem~23_combout )))) # (\regs~2828_combout  & (((!\imem~23_combout )) # (\regs~1723_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~2828_combout  & (((\regs~1755_q  
// & \imem~23_combout )))) # (\regs~2828_combout  & (((!\imem~23_combout )) # (\regs~1787_q )))) ) )

	.dataa(!\regs~1787_q ),
	.datab(!\regs~1723_q ),
	.datac(!\regs~1755_q ),
	.datad(!\regs~2828_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2104 .extended_lut = "on";
defparam \regs~2104 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N33
cyclonev_lcell_comb \regs~1211feeder (
// Equation(s):
// \regs~1211feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1211feeder .extended_lut = "off";
defparam \regs~1211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N34
dffeas \regs~1211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1211 .is_wysiwyg = "true";
defparam \regs~1211 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \regs~1275 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1275 .is_wysiwyg = "true";
defparam \regs~1275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N0
cyclonev_lcell_comb \regs~1243feeder (
// Equation(s):
// \regs~1243feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1243feeder .extended_lut = "off";
defparam \regs~1243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \regs~1243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1243 .is_wysiwyg = "true";
defparam \regs~1243 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \regs~1115DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1115DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1115DUPLICATE .is_wysiwyg = "true";
defparam \regs~1115DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \regs~2820 (
// Equation(s):
// \regs~2820_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1051_q ))) # (\imem~30_combout  & (\regs~1083_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1115DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1147_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1147_q ),
	.datab(!\regs~1083_q ),
	.datac(!\regs~1115DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1051_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2820 .extended_lut = "on";
defparam \regs~2820 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2820 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N9
cyclonev_lcell_comb \regs~1179feeder (
// Equation(s):
// \regs~1179feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1179feeder .extended_lut = "off";
defparam \regs~1179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N10
dffeas \regs~1179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1179 .is_wysiwyg = "true";
defparam \regs~1179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \regs~2096 (
// Equation(s):
// \regs~2096_combout  = ( !\imem~26_combout  & ( ((!\regs~2820_combout  & (((\regs~1179_q  & \imem~23_combout )))) # (\regs~2820_combout  & (((!\imem~23_combout )) # (\regs~1211_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~2820_combout  & (((\regs~1243_q  
// & \imem~23_combout )))) # (\regs~2820_combout  & (((!\imem~23_combout )) # (\regs~1275_q )))) ) )

	.dataa(!\regs~1211_q ),
	.datab(!\regs~1275_q ),
	.datac(!\regs~1243_q ),
	.datad(!\regs~2820_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2096 .extended_lut = "on";
defparam \regs~2096 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~2096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \regs~251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251 .is_wysiwyg = "true";
defparam \regs~251 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \regs~187feeder (
// Equation(s):
// \regs~187feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~187feeder .extended_lut = "off";
defparam \regs~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \regs~187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~187 .is_wysiwyg = "true";
defparam \regs~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N22
dffeas \regs~219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~219 .is_wysiwyg = "true";
defparam \regs~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N46
dffeas \regs~123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123 .is_wysiwyg = "true";
defparam \regs~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N48
cyclonev_lcell_comb \regs~2816 (
// Equation(s):
// \regs~2816_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (\regs~27_q  & ((!\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout ) # (\regs~59_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~91_q  & 
// ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~123_q ))) ) )

	.dataa(!\regs~123_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~91_q ),
	.datad(!\regs~59_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2816 .extended_lut = "on";
defparam \regs~2816 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2816 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \regs~155feeder (
// Equation(s):
// \regs~155feeder_combout  = ( \wregval_M[27]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~155feeder .extended_lut = "off";
defparam \regs~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \regs~155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~155 .is_wysiwyg = "true";
defparam \regs~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \regs~2092 (
// Equation(s):
// \regs~2092_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2816_combout )))) # (\imem~23_combout  & ((!\regs~2816_combout  & ((\regs~155_q ))) # (\regs~2816_combout  & (\regs~187_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2816_combout )))) # (\imem~23_combout  & ((!\regs~2816_combout  & ((\regs~219_q ))) # (\regs~2816_combout  & (\regs~251_q ))))) ) )

	.dataa(!\regs~251_q ),
	.datab(!\regs~187_q ),
	.datac(!\regs~219_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2816_combout ),
	.datag(!\regs~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2092 .extended_lut = "on";
defparam \regs~2092 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \regs~2108 (
// Equation(s):
// \regs~2108_combout  = ( \regs~2096_combout  & ( \regs~2092_combout  & ( (!\imem~6_combout ) # ((!\imem~3_combout  & (\regs~2100_combout )) # (\imem~3_combout  & ((\regs~2104_combout )))) ) ) ) # ( !\regs~2096_combout  & ( \regs~2092_combout  & ( 
// (!\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2100_combout ))) # (\imem~3_combout  & (((\imem~6_combout  & \regs~2104_combout )))) ) ) ) # ( \regs~2096_combout  & ( !\regs~2092_combout  & ( (!\imem~3_combout  & (\regs~2100_combout  & 
// (\imem~6_combout ))) # (\imem~3_combout  & (((!\imem~6_combout ) # (\regs~2104_combout )))) ) ) ) # ( !\regs~2096_combout  & ( !\regs~2092_combout  & ( (\imem~6_combout  & ((!\imem~3_combout  & (\regs~2100_combout )) # (\imem~3_combout  & 
// ((\regs~2104_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2100_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2104_combout ),
	.datae(!\regs~2096_combout ),
	.dataf(!\regs~2092_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2108 .extended_lut = "off";
defparam \regs~2108 .lut_mask = 64'h02075257A2A7F2F7;
defparam \regs~2108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \regs~2113_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2130_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( \regs~2113_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2130_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~54  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2113_combout ),
	.datae(gnd),
	.dataf(!\regs~2130_combout ),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2130_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2113_combout  ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2130_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2113_combout  ) + ( \Add1~54  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2130_combout ),
	.datae(gnd),
	.dataf(!\regs~2113_combout ),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add1~57_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~57_sumout ))) ) ) # ( !\Add1~57_sumout  & ( (\Add2~57_sumout  & (\Selector35~0_combout  & \Selector30~0_combout )) ) )

	.dataa(!\Add2~57_sumout ),
	.datab(gnd),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0005000500F500F5;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Selector3~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector3~0_combout  & ( (\Selector3~1_combout  & (\Selector36~1_combout  & \Selector33~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector3~1_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h0003000300FF00FF;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N43
dffeas \aluout_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28] .is_wysiwyg = "true";
defparam \aluout_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~13_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~13_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C80240088020C608000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N3
cyclonev_lcell_comb \dbus[28]~11 (
// Equation(s):
// \dbus[28]~11_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(gnd),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~11 .extended_lut = "off";
defparam \dbus[28]~11 .lut_mask = 64'h03F303F300000000;
defparam \dbus[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N55
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2130_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N38
dffeas \timer|lim[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[28]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[28] .is_wysiwyg = "true";
defparam \timer|lim[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \timer|Add1~9 (
// Equation(s):
// \timer|Add1~9_sumout  = SUM(( \timer|cnt [28] ) + ( GND ) + ( \timer|Add1~6  ))
// \timer|Add1~10  = CARRY(( \timer|cnt [28] ) + ( GND ) + ( \timer|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~9_sumout ),
	.cout(\timer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~9 .extended_lut = "off";
defparam \timer|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \timer|cnt[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~120_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[28]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \timer|cnt~120 (
// Equation(s):
// \timer|cnt~120_combout  = ( !\timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (((\timer|cnt[28]~DUPLICATE_q ))))) # (\timer|wrCnt~0_combout  & (((\dbus[28]~13_combout )))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~9_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[28]~13_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[28]~13_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|Add1~9_sumout ),
	.datag(!\timer|cnt[28]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~120 .extended_lut = "on";
defparam \timer|cnt~120 .lut_mask = 64'h0533003305335033;
defparam \timer|cnt~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N32
dffeas \timer|cnt[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~120_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[28] .is_wysiwyg = "true";
defparam \timer|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \dbus[28]~12 (
// Equation(s):
// \dbus[28]~12_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & (\timer|lim [28])) # (\dbus[8]~5_combout  & ((\timer|cnt [28]))) ) )

	.dataa(!\timer|lim [28]),
	.datab(gnd),
	.datac(!\timer|cnt [28]),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~12 .extended_lut = "off";
defparam \dbus[28]~12 .lut_mask = 64'h00000000550F550F;
defparam \dbus[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N0
cyclonev_lcell_comb \dbus[28]~13 (
// Equation(s):
// \dbus[28]~13_combout  = ( \dbus[28]~12_combout  ) # ( !\dbus[28]~12_combout  & ( ((\wrmem_M~q  & wmemval_M[28])) # (\dbus[28]~11_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!\dbus[28]~11_combout ),
	.datad(!wmemval_M[28]),
	.datae(gnd),
	.dataf(!\dbus[28]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~13 .extended_lut = "off";
defparam \dbus[28]~13 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \dbus[28]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( \Add0~85_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( \Add0~85_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~82  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2113_combout  ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2113_combout  ) + ( \Add4~82  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2113_combout ),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \pcgood_B[28]~15 (
// Equation(s):
// \pcgood_B[28]~15_combout  = ( \Add0~85_sumout  & ( \Add4~85_sumout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~15_combout ) # (\Add3~85_sumout )) ) ) ) # ( !\Add0~85_sumout  & ( \Add4~85_sumout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout )) # 
// (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (\isjump_D~0_combout )) # (\Selector31~15_combout  & ((\Add3~85_sumout ))))) ) ) ) # ( \Add0~85_sumout  & ( !\Add4~85_sumout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout )) # 
// (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (!\isjump_D~0_combout )) # (\Selector31~15_combout  & ((\Add3~85_sumout ))))) ) ) ) # ( !\Add0~85_sumout  & ( !\Add4~85_sumout  & ( (\dobranch_A~0_combout  & (\Add3~85_sumout  & \Selector31~15_combout 
// )) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add3~85_sumout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\Add0~85_sumout ),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[28]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[28]~15 .extended_lut = "off";
defparam \pcgood_B[28]~15 .lut_mask = 64'h0005CC8D3327FFAF;
defparam \pcgood_B[28]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[28]~15_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[28]~15_combout ))) # (\Equal1~2_combout  & 
// (\Add0~85_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[28])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~85_sumout ),
	.datac(!PC[28]),
	.datad(!\pcgood_B[28]~15_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "on";
defparam \PC~23 .lut_mask = 64'h0055050501510505;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \pcplus_M[28]~feeder (
// Equation(s):
// \pcplus_M[28]~feeder_combout  = ( \Add0~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[28]~feeder .extended_lut = "off";
defparam \pcplus_M[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \pcplus_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[28] .is_wysiwyg = "true";
defparam \pcplus_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \wregval_M[28]~77 (
// Equation(s):
// \wregval_M[28]~77_combout  = ( !\selmemout_M~q  & ( ((!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[28])))) # (\selaluout_M~q  & (aluout_M[28]))) ) ) # ( \selmemout_M~q  & ( (!\selaluout_M~q  & (((\dbus[28]~13_combout  & (\wregval_M[25]~1_combout ))))) 
// # (\selaluout_M~q  & (aluout_M[28])) ) )

	.dataa(!aluout_M[28]),
	.datab(!\dbus[28]~13_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\selaluout_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!pcplus_M[28]),
	.datag(!\selpcplus_M~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~77 .extended_lut = "on";
defparam \wregval_M[28]~77 .lut_mask = 64'h005503550F550355;
defparam \wregval_M[28]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \regs~1724feeder (
// Equation(s):
// \regs~1724feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1724feeder .extended_lut = "off";
defparam \regs~1724feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1724feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N37
dffeas \regs~1724 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1724 .is_wysiwyg = "true";
defparam \regs~1724 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N2
dffeas \regs~1756 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[28]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1756 .is_wysiwyg = "true";
defparam \regs~1756 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N32
dffeas \regs~1788 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1788 .is_wysiwyg = "true";
defparam \regs~1788 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \regs~1660 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1660 .is_wysiwyg = "true";
defparam \regs~1660 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \regs~2844 (
// Equation(s):
// \regs~2844_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1564_q  & (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\regs~1596_q ) # (\imem~23_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1628_q  & 
// (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1660_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1660_q ),
	.datac(!\regs~1628_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1596_q ),
	.datag(!\regs~1564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2844 .extended_lut = "on";
defparam \regs~2844 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2844 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \regs~1692feeder (
// Equation(s):
// \regs~1692feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1692feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1692feeder .extended_lut = "off";
defparam \regs~1692feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1692feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N16
dffeas \regs~1692 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1692 .is_wysiwyg = "true";
defparam \regs~1692 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \regs~2126 (
// Equation(s):
// \regs~2126_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2844_combout ))))) # (\imem~23_combout  & (((!\regs~2844_combout  & ((\regs~1692_q ))) # (\regs~2844_combout  & (\regs~1724_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2844_combout ))))) # (\imem~23_combout  & (((!\regs~2844_combout  & (\regs~1756_q )) # (\regs~2844_combout  & ((\regs~1788_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1724_q ),
	.datac(!\regs~1756_q ),
	.datad(!\regs~1788_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2844_combout ),
	.datag(!\regs~1692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2126 .extended_lut = "on";
defparam \regs~2126 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N38
dffeas \regs~252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~252 .is_wysiwyg = "true";
defparam \regs~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \regs~188feeder (
// Equation(s):
// \regs~188feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~188feeder .extended_lut = "off";
defparam \regs~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \regs~188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~188 .is_wysiwyg = "true";
defparam \regs~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N46
dffeas \regs~220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~220 .is_wysiwyg = "true";
defparam \regs~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \regs~2832 (
// Equation(s):
// \regs~2832_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~28_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~60_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~92_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~124_q )))) ) )

	.dataa(!\regs~124_q ),
	.datab(!\regs~60_q ),
	.datac(!\regs~92_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2832 .extended_lut = "on";
defparam \regs~2832 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2832 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \regs~156feeder (
// Equation(s):
// \regs~156feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~156feeder .extended_lut = "off";
defparam \regs~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N10
dffeas \regs~156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~156 .is_wysiwyg = "true";
defparam \regs~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \regs~2114 (
// Equation(s):
// \regs~2114_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2832_combout )))) # (\imem~23_combout  & ((!\regs~2832_combout  & ((\regs~156_q ))) # (\regs~2832_combout  & (\regs~188_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2832_combout )))) # (\imem~23_combout  & ((!\regs~2832_combout  & ((\regs~220_q ))) # (\regs~2832_combout  & (\regs~252_q ))))) ) )

	.dataa(!\regs~252_q ),
	.datab(!\regs~188_q ),
	.datac(!\regs~220_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2832_combout ),
	.datag(!\regs~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2114 .extended_lut = "on";
defparam \regs~2114 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \regs~700feeder (
// Equation(s):
// \regs~700feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~700feeder .extended_lut = "off";
defparam \regs~700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~700feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \regs~700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~700 .is_wysiwyg = "true";
defparam \regs~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \regs~764 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~764 .is_wysiwyg = "true";
defparam \regs~764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \regs~732feeder (
// Equation(s):
// \regs~732feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~732feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~732feeder .extended_lut = "off";
defparam \regs~732feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~732feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N52
dffeas \regs~732 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~732 .is_wysiwyg = "true";
defparam \regs~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \regs~604DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~604DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~604DUPLICATE .is_wysiwyg = "true";
defparam \regs~604DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \regs~2840 (
// Equation(s):
// \regs~2840_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~540_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~572_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~604DUPLICATE_q  
// & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~636_q )))) ) )

	.dataa(!\regs~572_q ),
	.datab(!\regs~636_q ),
	.datac(!\regs~604DUPLICATE_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2840 .extended_lut = "on";
defparam \regs~2840 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N15
cyclonev_lcell_comb \regs~668feeder (
// Equation(s):
// \regs~668feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~668feeder .extended_lut = "off";
defparam \regs~668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~668feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N17
dffeas \regs~668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~668 .is_wysiwyg = "true";
defparam \regs~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \regs~2122 (
// Equation(s):
// \regs~2122_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2840_combout )))) # (\imem~23_combout  & ((!\regs~2840_combout  & ((\regs~668_q ))) # (\regs~2840_combout  & (\regs~700_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2840_combout )))) # (\imem~23_combout  & ((!\regs~2840_combout  & ((\regs~732_q ))) # (\regs~2840_combout  & (\regs~764_q ))))) ) )

	.dataa(!\regs~700_q ),
	.datab(!\regs~764_q ),
	.datac(!\regs~732_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2840_combout ),
	.datag(!\regs~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2122 .extended_lut = "on";
defparam \regs~2122 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N15
cyclonev_lcell_comb \regs~1212feeder (
// Equation(s):
// \regs~1212feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1212feeder .extended_lut = "off";
defparam \regs~1212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N16
dffeas \regs~1212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1212 .is_wysiwyg = "true";
defparam \regs~1212 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N32
dffeas \regs~1276 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1276 .is_wysiwyg = "true";
defparam \regs~1276 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N34
dffeas \regs~1244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1244 .is_wysiwyg = "true";
defparam \regs~1244 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \regs~2836 (
// Equation(s):
// \regs~2836_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1052_q ))) # (\imem~30_combout  & (\regs~1084_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1116_q ))) # (\imem~30_combout  & (\regs~1148_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1084_q ),
	.datab(!\regs~1148_q ),
	.datac(!\regs~1116_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1052_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2836 .extended_lut = "on";
defparam \regs~2836 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2836 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N48
cyclonev_lcell_comb \regs~1180feeder (
// Equation(s):
// \regs~1180feeder_combout  = ( \wregval_M[28]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1180feeder .extended_lut = "off";
defparam \regs~1180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \regs~1180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1180 .is_wysiwyg = "true";
defparam \regs~1180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \regs~2118 (
// Equation(s):
// \regs~2118_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2836_combout )))) # (\imem~23_combout  & ((!\regs~2836_combout  & ((\regs~1180_q ))) # (\regs~2836_combout  & (\regs~1212_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2836_combout )))) # (\imem~23_combout  & ((!\regs~2836_combout  & ((\regs~1244_q ))) # (\regs~2836_combout  & (\regs~1276_q ))))) ) )

	.dataa(!\regs~1212_q ),
	.datab(!\regs~1276_q ),
	.datac(!\regs~1244_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2836_combout ),
	.datag(!\regs~1180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2118 .extended_lut = "on";
defparam \regs~2118 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N48
cyclonev_lcell_comb \regs~2130 (
// Equation(s):
// \regs~2130_combout  = ( \regs~2122_combout  & ( \regs~2118_combout  & ( (!\imem~3_combout  & (((\imem~6_combout ) # (\regs~2114_combout )))) # (\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2126_combout ))) ) ) ) # ( !\regs~2122_combout  & ( 
// \regs~2118_combout  & ( (!\imem~3_combout  & (((\regs~2114_combout  & !\imem~6_combout )))) # (\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2126_combout ))) ) ) ) # ( \regs~2122_combout  & ( !\regs~2118_combout  & ( (!\imem~3_combout  & 
// (((\imem~6_combout ) # (\regs~2114_combout )))) # (\imem~3_combout  & (\regs~2126_combout  & ((\imem~6_combout )))) ) ) ) # ( !\regs~2122_combout  & ( !\regs~2118_combout  & ( (!\imem~3_combout  & (((\regs~2114_combout  & !\imem~6_combout )))) # 
// (\imem~3_combout  & (\regs~2126_combout  & ((\imem~6_combout )))) ) ) )

	.dataa(!\regs~2126_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\regs~2114_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2122_combout ),
	.dataf(!\regs~2118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2130 .extended_lut = "off";
defparam \regs~2130 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \regs~2130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \regs~2091_combout  & ( \regs~2113_combout  & ( ((\regs~2130_combout  & (!\WideOr2~1_combout  & \regs~2108_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2091_combout  & ( \regs~2113_combout  & ( 
// (!\aluin2_A[13]~0_combout  & (\regs~2130_combout  & (!\WideOr2~1_combout  & !\regs~2108_combout ))) ) ) ) # ( \regs~2091_combout  & ( !\regs~2113_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2130_combout  & (!\WideOr2~1_combout  & \regs~2108_combout 
// ))) ) ) ) # ( !\regs~2091_combout  & ( !\regs~2113_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2130_combout  & !\regs~2108_combout )) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\regs~2130_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2108_combout ),
	.datae(!\regs~2091_combout ),
	.dataf(!\regs~2113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8A0A008020005575;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \regs~2179_combout  & ( \WideOr2~1_combout  & ( (!\regs~2201_combout  & \aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2179_combout  & ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( \regs~2179_combout  & ( 
// !\WideOr2~1_combout  & ( (!\regs~2201_combout  & ((\aluin2_A[13]~0_combout ) # (\regs~2218_combout ))) ) ) ) # ( !\regs~2179_combout  & ( !\WideOr2~1_combout  & ( ((!\regs~2196_combout  & (!\regs~2201_combout  & \regs~2218_combout )) # (\regs~2196_combout 
//  & ((!\regs~2201_combout ) # (\regs~2218_combout )))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\regs~2196_combout ),
	.datab(!\regs~2201_combout ),
	.datac(!\regs~2218_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2179_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h4DFF0CCC00FF00CC;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan1~0_combout  & ( \LessThan0~19_combout  & ( (!\regs~2157_combout  & ((!\regs~2135_combout ) # ((\aluin2_A[26]~6_combout ) # (\aluin2_A[25]~9_combout )))) # (\regs~2157_combout  & (\aluin2_A[26]~6_combout  & 
// ((!\regs~2135_combout ) # (\aluin2_A[25]~9_combout )))) ) ) ) # ( \LessThan1~0_combout  & ( !\LessThan0~19_combout  & ( (!\regs~2157_combout  & (((!\regs~2135_combout  & \aluin2_A[25]~9_combout )) # (\aluin2_A[26]~6_combout ))) # (\regs~2157_combout  & 
// (!\regs~2135_combout  & (\aluin2_A[25]~9_combout  & \aluin2_A[26]~6_combout ))) ) ) )

	.dataa(!\regs~2135_combout ),
	.datab(!\regs~2157_combout ),
	.datac(!\aluin2_A[25]~9_combout ),
	.datad(!\aluin2_A[26]~6_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h000008CE00008CEF;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( !\regs~2113_combout  & ( \regs~2091_combout  & ( ((\regs~2130_combout  & !\WideOr2~1_combout )) # (\aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2113_combout  & ( !\regs~2091_combout  & ( ((\regs~2130_combout  & (!\WideOr2~1_combout 
//  & \regs~2108_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2113_combout  & ( !\regs~2091_combout  & ( ((!\WideOr2~1_combout  & ((\regs~2108_combout ) # (\regs~2130_combout )))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\regs~2130_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2108_combout ),
	.datae(!\regs~2113_combout ),
	.dataf(!\regs~2091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h75F5557575750000;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \aluin2_A[13]~0_combout  & ( \regs~2152_combout  & ( (\regs~2135_combout  & \regs~2157_combout ) ) ) ) # ( !\aluin2_A[13]~0_combout  & ( \regs~2152_combout  & ( (!\WideOr2~1_combout  & (\regs~2135_combout  & (!\regs~2174_combout  
// $ (\regs~2157_combout )))) # (\WideOr2~1_combout  & (((!\regs~2135_combout  & !\regs~2157_combout )))) ) ) ) # ( \aluin2_A[13]~0_combout  & ( !\regs~2152_combout  & ( (\regs~2135_combout  & \regs~2157_combout ) ) ) ) # ( !\aluin2_A[13]~0_combout  & ( 
// !\regs~2152_combout  & ( (!\regs~2135_combout  & (!\regs~2157_combout  $ (((!\WideOr2~1_combout  & \regs~2174_combout ))))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2174_combout ),
	.datac(!\regs~2135_combout ),
	.datad(!\regs~2157_combout ),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\regs~2152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hD020000F5802000F;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \regs~2196_combout  & ( \regs~2179_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2218_combout  $ (\regs~2201_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2201_combout )))) ) ) ) # ( 
// !\regs~2196_combout  & ( \regs~2179_combout  & ( (\aluin2_A[13]~0_combout  & \regs~2201_combout ) ) ) ) # ( \regs~2196_combout  & ( !\regs~2179_combout  & ( (!\aluin2_A[13]~0_combout  & (\WideOr2~1_combout  & !\regs~2201_combout )) ) ) ) # ( 
// !\regs~2196_combout  & ( !\regs~2179_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2201_combout  $ (((\regs~2218_combout  & !\WideOr2~1_combout ))))) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\regs~2218_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2201_combout ),
	.datae(!\regs~2196_combout ),
	.dataf(!\regs~2179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8A200A0000558075;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \Equal0~0_combout  & ( (\LessThan1~1_combout  & \LessThan1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~1_combout ),
	.datac(gnd),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000000330033;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \aluin2_A[22]~1 (
// Equation(s):
// \aluin2_A[22]~1_combout  = ( \regs~2086_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2086_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(gnd),
	.dataf(!\regs~2086_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~1 .extended_lut = "off";
defparam \aluin2_A[22]~1 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \aluin2_A[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( \aluin2_A[22]~1_combout  & ( (((\LessThan1~3_combout  & !\regs~2069_combout )) # (\LessThan0~21_combout )) # (\LessThan0~20_combout ) ) ) # ( !\aluin2_A[22]~1_combout  & ( (\LessThan0~21_combout ) # (\LessThan0~20_combout ) ) )

	.dataa(!\LessThan0~20_combout ),
	.datab(!\LessThan0~21_combout ),
	.datac(!\LessThan1~3_combout ),
	.datad(!\regs~2069_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'h777777777F777F77;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector35~0_combout  & ( !\Selector36~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector36~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N21
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \Add0~89_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( \Add0~89_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add3~86  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N27
cyclonev_lcell_comb \regs~1085feeder (
// Equation(s):
// \regs~1085feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1085feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1085feeder .extended_lut = "off";
defparam \regs~1085feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1085feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \regs~1085 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1085feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1085 .is_wysiwyg = "true";
defparam \regs~1085 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N44
dffeas \regs~1149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1149 .is_wysiwyg = "true";
defparam \regs~1149 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N26
dffeas \regs~1117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1117 .is_wysiwyg = "true";
defparam \regs~1117 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \regs~1053 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1053 .is_wysiwyg = "true";
defparam \regs~1053 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N33
cyclonev_lcell_comb \regs~2221 (
// Equation(s):
// \regs~2221_combout  = ( \regs~1053_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1117_q ))) # (\imem~13_combout  & (\regs~1149_q )) ) ) ) # ( !\regs~1053_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1117_q ))) # 
// (\imem~13_combout  & (\regs~1149_q )) ) ) ) # ( \regs~1053_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1085_q ) ) ) ) # ( !\regs~1053_q  & ( !\imem~18_combout  & ( (\regs~1085_q  & \imem~13_combout ) ) ) )

	.dataa(!\regs~1085_q ),
	.datab(!\regs~1149_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~1117_q ),
	.datae(!\regs~1053_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2221 .extended_lut = "off";
defparam \regs~2221 .lut_mask = 64'h0505F5F503F303F3;
defparam \regs~2221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \regs~1565feeder (
// Equation(s):
// \regs~1565feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1565feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1565feeder .extended_lut = "off";
defparam \regs~1565feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1565feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N49
dffeas \regs~1565 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1565 .is_wysiwyg = "true";
defparam \regs~1565 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N14
dffeas \regs~1661 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1661 .is_wysiwyg = "true";
defparam \regs~1661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \regs~1597feeder (
// Equation(s):
// \regs~1597feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1597feeder .extended_lut = "off";
defparam \regs~1597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N56
dffeas \regs~1597 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1597 .is_wysiwyg = "true";
defparam \regs~1597 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \regs~1629 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1629 .is_wysiwyg = "true";
defparam \regs~1629 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \regs~2222 (
// Equation(s):
// \regs~2222_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1661_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1629_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1597_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1565_q  ) ) )

	.dataa(!\regs~1565_q ),
	.datab(!\regs~1661_q ),
	.datac(!\regs~1597_q ),
	.datad(!\regs~1629_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2222 .extended_lut = "off";
defparam \regs~2222 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~2222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \regs~29feeder (
// Equation(s):
// \regs~29feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29feeder .extended_lut = "off";
defparam \regs~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \regs~61feeder (
// Equation(s):
// \regs~61feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~61feeder .extended_lut = "off";
defparam \regs~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N8
dffeas \regs~125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~125 .is_wysiwyg = "true";
defparam \regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N57
cyclonev_lcell_comb \regs~93feeder (
// Equation(s):
// \regs~93feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~93feeder .extended_lut = "off";
defparam \regs~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N59
dffeas \regs~93 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~93 .is_wysiwyg = "true";
defparam \regs~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \regs~2219 (
// Equation(s):
// \regs~2219_combout  = ( \imem~13_combout  & ( \regs~93_q  & ( (!\imem~18_combout  & (\regs~61_q )) # (\imem~18_combout  & ((\regs~125_q ))) ) ) ) # ( !\imem~13_combout  & ( \regs~93_q  & ( (\regs~29_q ) # (\imem~18_combout ) ) ) ) # ( \imem~13_combout  & 
// ( !\regs~93_q  & ( (!\imem~18_combout  & (\regs~61_q )) # (\imem~18_combout  & ((\regs~125_q ))) ) ) ) # ( !\imem~13_combout  & ( !\regs~93_q  & ( (!\imem~18_combout  & \regs~29_q ) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~29_q ),
	.datac(!\regs~61_q ),
	.datad(!\regs~125_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\regs~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2219 .extended_lut = "off";
defparam \regs~2219 .lut_mask = 64'h22220A5F77770A5F;
defparam \regs~2219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N3
cyclonev_lcell_comb \regs~605feeder (
// Equation(s):
// \regs~605feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~605feeder .extended_lut = "off";
defparam \regs~605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \regs~605 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~605 .is_wysiwyg = "true";
defparam \regs~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \regs~637 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~637 .is_wysiwyg = "true";
defparam \regs~637 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \regs~541feeder (
// Equation(s):
// \regs~541feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~541feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~541feeder .extended_lut = "off";
defparam \regs~541feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~541feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N55
dffeas \regs~541 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~541 .is_wysiwyg = "true";
defparam \regs~541 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N56
dffeas \regs~573 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~573 .is_wysiwyg = "true";
defparam \regs~573 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N57
cyclonev_lcell_comb \regs~2220 (
// Equation(s):
// \regs~2220_combout  = ( \regs~573_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~605_q )) # (\imem~13_combout  & ((\regs~637_q ))) ) ) ) # ( !\regs~573_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~605_q )) # (\imem~13_combout  & 
// ((\regs~637_q ))) ) ) ) # ( \regs~573_q  & ( !\imem~18_combout  & ( (\regs~541_q ) # (\imem~13_combout ) ) ) ) # ( !\regs~573_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & \regs~541_q ) ) ) )

	.dataa(!\regs~605_q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~637_q ),
	.datad(!\regs~541_q ),
	.datae(!\regs~573_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2220 .extended_lut = "off";
defparam \regs~2220 .lut_mask = 64'h00CC33FF47474747;
defparam \regs~2220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N12
cyclonev_lcell_comb \regs~2223 (
// Equation(s):
// \regs~2223_combout  = ( \regs~2219_combout  & ( \regs~2220_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & (\regs~2221_combout )) # (\imem~22_combout  & ((\regs~2222_combout )))) ) ) ) # ( !\regs~2219_combout  & ( \regs~2220_combout  & ( 
// (!\imem~22_combout  & (\imem~14_combout  & (\regs~2221_combout ))) # (\imem~22_combout  & ((!\imem~14_combout ) # ((\regs~2222_combout )))) ) ) ) # ( \regs~2219_combout  & ( !\regs~2220_combout  & ( (!\imem~22_combout  & ((!\imem~14_combout ) # 
// ((\regs~2221_combout )))) # (\imem~22_combout  & (\imem~14_combout  & ((\regs~2222_combout )))) ) ) ) # ( !\regs~2219_combout  & ( !\regs~2220_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & (\regs~2221_combout )) # (\imem~22_combout  & 
// ((\regs~2222_combout ))))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\regs~2221_combout ),
	.datad(!\regs~2222_combout ),
	.datae(!\regs~2219_combout ),
	.dataf(!\regs~2220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2223 .extended_lut = "off";
defparam \regs~2223 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regs~2223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2223_combout  ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2223_combout  ) + ( \Add4~86  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2223_combout ),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \pcgood_B[29]~16 (
// Equation(s):
// \pcgood_B[29]~16_combout  = ( \Add3~89_sumout  & ( \Add4~89_sumout  & ( (((\Selector31~15_combout  & \dobranch_A~0_combout )) # (\isjump_D~0_combout )) # (\Add0~89_sumout ) ) ) ) # ( !\Add3~89_sumout  & ( \Add4~89_sumout  & ( (!\Selector31~15_combout  & 
// (((\isjump_D~0_combout )) # (\Add0~89_sumout ))) # (\Selector31~15_combout  & (!\dobranch_A~0_combout  & ((\isjump_D~0_combout ) # (\Add0~89_sumout )))) ) ) ) # ( \Add3~89_sumout  & ( !\Add4~89_sumout  & ( (!\Selector31~15_combout  & (\Add0~89_sumout  & 
// ((!\isjump_D~0_combout )))) # (\Selector31~15_combout  & (((\Add0~89_sumout  & !\isjump_D~0_combout )) # (\dobranch_A~0_combout ))) ) ) ) # ( !\Add3~89_sumout  & ( !\Add4~89_sumout  & ( (\Add0~89_sumout  & (!\isjump_D~0_combout  & 
// ((!\Selector31~15_combout ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\Selector31~15_combout ),
	.datab(!\Add0~89_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Add3~89_sumout ),
	.dataf(!\Add4~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~16 .extended_lut = "off";
defparam \pcgood_B[29]~16 .lut_mask = 64'h3200370532FA37FF;
defparam \pcgood_B[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[29]~16_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[29]~16_combout )) # (\Equal1~2_combout  & 
// ((\Add0~89_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[29]))) ) )

	.dataa(!\pcgood_B[29]~16_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[29]),
	.datad(!\Add0~89_sumout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "on";
defparam \PC~27 .lut_mask = 64'h1111030310130303;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N21
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \pcplus_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[29] .is_wysiwyg = "true";
defparam \pcplus_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \aluin2_A[29]~29 (
// Equation(s):
// \aluin2_A[29]~29_combout  = ( \regs~2240_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2240_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~29 .extended_lut = "off";
defparam \aluin2_A[29]~29 .lut_mask = 64'h33333333BBBBBBBB;
defparam \aluin2_A[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \aluin2_A[29]~29_combout  & ( (!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\Selector35~0_combout  $ (\regs~2223_combout )))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout ))) ) ) # ( 
// !\aluin2_A[29]~29_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\Selector37~2_combout ) # (!\regs~2223_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (!\regs~2223_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector37~2_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\regs~2223_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h0E680E6868C268C2;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2240_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2223_combout  ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2240_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2223_combout  ) + ( \Add2~58  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2240_combout ),
	.datae(gnd),
	.dataf(!\regs~2223_combout ),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2240_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2223_combout  ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2240_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~49_combout ))) ) + ( \regs~2223_combout  ) + ( \Add1~58  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!\regs~2240_combout ),
	.datae(gnd),
	.dataf(!\regs~2223_combout ),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N15
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \Add1~61_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~61_sumout ))) ) ) # ( !\Add1~61_sumout  & ( (\Add2~61_sumout  & (\Selector30~0_combout  & \Selector35~0_combout )) ) )

	.dataa(!\Add2~61_sumout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h000500050F050F05;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Selector2~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector2~0_combout  & ( (\Selector36~1_combout  & (\Selector2~1_combout  & \Selector33~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector2~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h0003000300FF00FF;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \aluout_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29] .is_wysiwyg = "true";
defparam \aluout_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \wregval_M[29]~17 (
// Equation(s):
// \wregval_M[29]~17_combout  = ( \wregval_M[2]~6_combout  & ( (!\selaluout_M~q  & (pcplus_M[29])) # (\selaluout_M~q  & ((aluout_M[29]))) ) ) # ( !\wregval_M[2]~6_combout  & ( (aluout_M[29] & \selaluout_M~q ) ) )

	.dataa(!pcplus_M[29]),
	.datab(!aluout_M[29]),
	.datac(gnd),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~17 .extended_lut = "off";
defparam \wregval_M[29]~17 .lut_mask = 64'h0033003355335533;
defparam \wregval_M[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2240_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~28_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~28_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD836C62C840000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N3
cyclonev_lcell_comb \dbus[29]~26 (
// Equation(s):
// \dbus[29]~26_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & !\dbus~1_combout ) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & !\dbus~1_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(gnd),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~26 .extended_lut = "off";
defparam \dbus[29]~26 .lut_mask = 64'h00005050F0F05050;
defparam \dbus[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \timer|Add1~29 (
// Equation(s):
// \timer|Add1~29_sumout  = SUM(( \timer|cnt [29] ) + ( GND ) + ( \timer|Add1~10  ))
// \timer|Add1~30  = CARRY(( \timer|cnt [29] ) + ( GND ) + ( \timer|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~29_sumout ),
	.cout(\timer|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~29 .extended_lut = "off";
defparam \timer|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \timer|cnt~100 (
// Equation(s):
// \timer|cnt~100_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|cnt [29] & \timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & (\dbus[29]~28_combout ))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~29_sumout  & (((!\timer|atLim~combout  & \timer|lim[0]~1_combout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[29]~28_combout )))) ) )

	.dataa(!\timer|Add1~29_sumout ),
	.datab(!\dbus[29]~28_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~100 .extended_lut = "on";
defparam \timer|cnt~100 .lut_mask = 64'h000F005033333333;
defparam \timer|cnt~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N20
dffeas \timer|cnt[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~100_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[29] .is_wysiwyg = "true";
defparam \timer|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N50
dffeas \timer|lim[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[29]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[29] .is_wysiwyg = "true";
defparam \timer|lim[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N33
cyclonev_lcell_comb \dbus[29]~27 (
// Equation(s):
// \dbus[29]~27_combout  = ( \timer|lim [29] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [29]))) ) ) # ( !\timer|lim [29] & ( (\timer|cnt [29] & (\dbus[8]~5_combout  & \dbus[2]~4_combout )) ) )

	.dataa(!\timer|cnt [29]),
	.datab(gnd),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~27 .extended_lut = "off";
defparam \dbus[29]~27 .lut_mask = 64'h0005000500F500F5;
defparam \dbus[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \dbus[29]~28 (
// Equation(s):
// \dbus[29]~28_combout  = ( \dbus[29]~27_combout  ) # ( !\dbus[29]~27_combout  & ( ((\wrmem_M~q  & wmemval_M[29])) # (\dbus[29]~26_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[29]),
	.datad(!\dbus[29]~26_combout ),
	.datae(gnd),
	.dataf(!\dbus[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~28 .extended_lut = "off";
defparam \dbus[29]~28 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N21
cyclonev_lcell_comb \wregval_M[29]~18 (
// Equation(s):
// \wregval_M[29]~18_combout  = ( \dbus[29]~28_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[29]~2_combout )) # (\wregval_M[29]~17_combout ) ) ) # ( !\dbus[29]~28_combout  & ( \wregval_M[29]~17_combout  ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(gnd),
	.datad(!\wregval_M[29]~17_combout ),
	.datae(gnd),
	.dataf(!\dbus[29]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~18 .extended_lut = "off";
defparam \wregval_M[29]~18 .lut_mask = 64'h00FF00FF11FF11FF;
defparam \wregval_M[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N44
dffeas \regs~765 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~765 .is_wysiwyg = "true";
defparam \regs~765 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \regs~733feeder (
// Equation(s):
// \regs~733feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~733feeder .extended_lut = "off";
defparam \regs~733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N25
dffeas \regs~733 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~733 .is_wysiwyg = "true";
defparam \regs~733 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \regs~2920 (
// Equation(s):
// \regs~2920_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~541_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~573_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~605_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~637_q )))) ) )

	.dataa(!\regs~573_q ),
	.datab(!\regs~637_q ),
	.datac(!\regs~605_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2920 .extended_lut = "on";
defparam \regs~2920 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \regs~701feeder (
// Equation(s):
// \regs~701feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~701feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~701feeder .extended_lut = "off";
defparam \regs~701feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~701feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N46
dffeas \regs~701 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~701 .is_wysiwyg = "true";
defparam \regs~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \regs~669feeder (
// Equation(s):
// \regs~669feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~669feeder .extended_lut = "off";
defparam \regs~669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~669feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N19
dffeas \regs~669 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~669 .is_wysiwyg = "true";
defparam \regs~669 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \regs~2232 (
// Equation(s):
// \regs~2232_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2920_combout ))))) # (\imem~23_combout  & (((!\regs~2920_combout  & (\regs~669_q )) # (\regs~2920_combout  & ((\regs~701_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2920_combout ))))) # (\imem~23_combout  & ((!\regs~2920_combout  & (((\regs~733_q )))) # (\regs~2920_combout  & (\regs~765_q )))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~765_q ),
	.datac(!\regs~733_q ),
	.datad(!\regs~2920_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~701_q ),
	.datag(!\regs~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2232 .extended_lut = "on";
defparam \regs~2232 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~2232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N44
dffeas \regs~253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~253 .is_wysiwyg = "true";
defparam \regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \regs~221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~221 .is_wysiwyg = "true";
defparam \regs~221 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \regs~189feeder (
// Equation(s):
// \regs~189feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~189feeder .extended_lut = "off";
defparam \regs~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \regs~189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189 .is_wysiwyg = "true";
defparam \regs~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N6
cyclonev_lcell_comb \regs~2912 (
// Equation(s):
// \regs~2912_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~29_q )) # (\imem~30_combout  & ((\regs~61_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~93_q ))) # (\imem~30_combout  & (\regs~125_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~125_q ),
	.datac(!\regs~93_q ),
	.datad(!\regs~61_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2912 .extended_lut = "on";
defparam \regs~2912 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \regs~157feeder (
// Equation(s):
// \regs~157feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~157feeder .extended_lut = "off";
defparam \regs~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N40
dffeas \regs~157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157 .is_wysiwyg = "true";
defparam \regs~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N42
cyclonev_lcell_comb \regs~2224 (
// Equation(s):
// \regs~2224_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2912_combout ))))) # (\imem~23_combout  & (((!\regs~2912_combout  & (\regs~157_q )) # (\regs~2912_combout  & ((\regs~189_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2912_combout ))))) # (\imem~23_combout  & (((!\regs~2912_combout  & ((\regs~221_q ))) # (\regs~2912_combout  & (\regs~253_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~253_q ),
	.datac(!\regs~221_q ),
	.datad(!\regs~189_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2912_combout ),
	.datag(!\regs~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2224 .extended_lut = "on";
defparam \regs~2224 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \regs~1277 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1277 .is_wysiwyg = "true";
defparam \regs~1277 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N52
dffeas \regs~1213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1213 .is_wysiwyg = "true";
defparam \regs~1213 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N46
dffeas \regs~1245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1245 .is_wysiwyg = "true";
defparam \regs~1245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N42
cyclonev_lcell_comb \regs~2916 (
// Equation(s):
// \regs~2916_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1053_q ))) # (\imem~30_combout  & (\regs~1085_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  
// & ((!\imem~30_combout  & (\regs~1117_q )) # (\imem~30_combout  & ((\regs~1149_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1085_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1117_q ),
	.datad(!\regs~1149_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1053_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2916 .extended_lut = "on";
defparam \regs~2916 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2916 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N58
dffeas \regs~1181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1181 .is_wysiwyg = "true";
defparam \regs~1181 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \regs~2228 (
// Equation(s):
// \regs~2228_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2916_combout )))) # (\imem~23_combout  & ((!\regs~2916_combout  & ((\regs~1181_q ))) # (\regs~2916_combout  & (\regs~1213_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2916_combout )))) # (\imem~23_combout  & ((!\regs~2916_combout  & ((\regs~1245_q ))) # (\regs~2916_combout  & (\regs~1277_q ))))) ) )

	.dataa(!\regs~1277_q ),
	.datab(!\regs~1213_q ),
	.datac(!\regs~1245_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2916_combout ),
	.datag(!\regs~1181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2228 .extended_lut = "on";
defparam \regs~2228 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \regs~1789 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1789 .is_wysiwyg = "true";
defparam \regs~1789 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N22
dffeas \regs~1757 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[29]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1757 .is_wysiwyg = "true";
defparam \regs~1757 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \regs~1725feeder (
// Equation(s):
// \regs~1725feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1725feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1725feeder .extended_lut = "off";
defparam \regs~1725feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1725feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \regs~1725 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1725 .is_wysiwyg = "true";
defparam \regs~1725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \regs~2924 (
// Equation(s):
// \regs~2924_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1565_q )) # (\imem~30_combout  & ((\regs~1597_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1629_q ))) # (\imem~30_combout  & (\regs~1661_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1661_q ),
	.datac(!\regs~1629_q ),
	.datad(!\regs~1597_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2924 .extended_lut = "on";
defparam \regs~2924 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \regs~1693feeder (
// Equation(s):
// \regs~1693feeder_combout  = ( \wregval_M[29]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1693feeder .extended_lut = "off";
defparam \regs~1693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N47
dffeas \regs~1693 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1693 .is_wysiwyg = "true";
defparam \regs~1693 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \regs~2236 (
// Equation(s):
// \regs~2236_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2924_combout )))) # (\imem~23_combout  & ((!\regs~2924_combout  & (\regs~1693_q )) # (\regs~2924_combout  & ((\regs~1725_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2924_combout ))))) # (\imem~23_combout  & (((!\regs~2924_combout  & ((\regs~1757_q ))) # (\regs~2924_combout  & (\regs~1789_q ))))) ) )

	.dataa(!\regs~1789_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1757_q ),
	.datad(!\regs~1725_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2924_combout ),
	.datag(!\regs~1693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2236 .extended_lut = "on";
defparam \regs~2236 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N21
cyclonev_lcell_comb \regs~2240 (
// Equation(s):
// \regs~2240_combout  = ( \regs~2228_combout  & ( \regs~2236_combout  & ( ((!\imem~6_combout  & ((\regs~2224_combout ))) # (\imem~6_combout  & (\regs~2232_combout ))) # (\imem~3_combout ) ) ) ) # ( !\regs~2228_combout  & ( \regs~2236_combout  & ( 
// (!\imem~3_combout  & ((!\imem~6_combout  & ((\regs~2224_combout ))) # (\imem~6_combout  & (\regs~2232_combout )))) # (\imem~3_combout  & (((\imem~6_combout )))) ) ) ) # ( \regs~2228_combout  & ( !\regs~2236_combout  & ( (!\imem~3_combout  & 
// ((!\imem~6_combout  & ((\regs~2224_combout ))) # (\imem~6_combout  & (\regs~2232_combout )))) # (\imem~3_combout  & (((!\imem~6_combout )))) ) ) ) # ( !\regs~2228_combout  & ( !\regs~2236_combout  & ( (!\imem~3_combout  & ((!\imem~6_combout  & 
// ((\regs~2224_combout ))) # (\imem~6_combout  & (\regs~2232_combout )))) ) ) )

	.dataa(!\regs~2232_combout ),
	.datab(!\regs~2224_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2228_combout ),
	.dataf(!\regs~2236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2240 .extended_lut = "off";
defparam \regs~2240 .lut_mask = 64'h30503F50305F3F5F;
defparam \regs~2240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N51
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( !\regs~2223_combout  & ( (!\Selector37~2_combout  & (((!\WideOr2~1_combout  & \regs~2240_combout )) # (\aluin2_A[13]~0_combout ))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2240_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\regs~2223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h3B003B0000000000;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \regs~1215feeder (
// Equation(s):
// \regs~1215feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1215feeder .extended_lut = "off";
defparam \regs~1215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N40
dffeas \regs~1215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1215 .is_wysiwyg = "true";
defparam \regs~1215 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N54
cyclonev_lcell_comb \regs~1247feeder (
// Equation(s):
// \regs~1247feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1247feeder .extended_lut = "off";
defparam \regs~1247feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1247feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N55
dffeas \regs~1247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1247 .is_wysiwyg = "true";
defparam \regs~1247 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N37
dffeas \regs~1279 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1279 .is_wysiwyg = "true";
defparam \regs~1279 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N50
dffeas \regs~1151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1151 .is_wysiwyg = "true";
defparam \regs~1151 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N50
dffeas \regs~1087 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1087 .is_wysiwyg = "true";
defparam \regs~1087 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N20
dffeas \regs~1119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1119 .is_wysiwyg = "true";
defparam \regs~1119 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N59
dffeas \regs~1055 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1055 .is_wysiwyg = "true";
defparam \regs~1055 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \regs~2948 (
// Equation(s):
// \regs~2948_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1055_q ))) # (\imem~30_combout  & (\regs~1087_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1119_q ))) # (\imem~30_combout  & (\regs~1151_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1151_q ),
	.datab(!\regs~1087_q ),
	.datac(!\regs~1119_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1055_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2948 .extended_lut = "on";
defparam \regs~2948 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2948 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N12
cyclonev_lcell_comb \regs~1183feeder (
// Equation(s):
// \regs~1183feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1183feeder .extended_lut = "off";
defparam \regs~1183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \regs~1183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1183 .is_wysiwyg = "true";
defparam \regs~1183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \regs~2272 (
// Equation(s):
// \regs~2272_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2948_combout ))))) # (\imem~23_combout  & (((!\regs~2948_combout  & ((\regs~1183_q ))) # (\regs~2948_combout  & (\regs~1215_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2948_combout ))))) # (\imem~23_combout  & (((!\regs~2948_combout  & (\regs~1247_q )) # (\regs~2948_combout  & ((\regs~1279_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1215_q ),
	.datac(!\regs~1247_q ),
	.datad(!\regs~1279_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2948_combout ),
	.datag(!\regs~1183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2272 .extended_lut = "on";
defparam \regs~2272 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \regs~1727feeder (
// Equation(s):
// \regs~1727feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1727feeder .extended_lut = "off";
defparam \regs~1727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N49
dffeas \regs~1727 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1727 .is_wysiwyg = "true";
defparam \regs~1727 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N14
dffeas \regs~1791 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1791 .is_wysiwyg = "true";
defparam \regs~1791 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \regs~1759 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[31]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1759 .is_wysiwyg = "true";
defparam \regs~1759 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N50
dffeas \regs~1631 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1631 .is_wysiwyg = "true";
defparam \regs~1631 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \regs~1599feeder (
// Equation(s):
// \regs~1599feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1599feeder .extended_lut = "off";
defparam \regs~1599feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1599feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N58
dffeas \regs~1599 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1599 .is_wysiwyg = "true";
defparam \regs~1599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \regs~1567feeder (
// Equation(s):
// \regs~1567feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1567feeder .extended_lut = "off";
defparam \regs~1567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N53
dffeas \regs~1567 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1567 .is_wysiwyg = "true";
defparam \regs~1567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \regs~2956 (
// Equation(s):
// \regs~2956_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & (\regs~1567_q )) # (\imem~30_combout  & ((\regs~1599_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~1631_q ))) # (\imem~30_combout  & (\regs~1663_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\regs~1663_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1631_q ),
	.datad(!\regs~1599_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2956 .extended_lut = "on";
defparam \regs~2956 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2956 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \regs~1695feeder (
// Equation(s):
// \regs~1695feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1695feeder .extended_lut = "off";
defparam \regs~1695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \regs~1695 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1695 .is_wysiwyg = "true";
defparam \regs~1695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \regs~2280 (
// Equation(s):
// \regs~2280_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2956_combout )))) # (\imem~23_combout  & ((!\regs~2956_combout  & ((\regs~1695_q ))) # (\regs~2956_combout  & (\regs~1727_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2956_combout )))) # (\imem~23_combout  & ((!\regs~2956_combout  & ((\regs~1759_q ))) # (\regs~2956_combout  & (\regs~1791_q ))))) ) )

	.dataa(!\regs~1727_q ),
	.datab(!\regs~1791_q ),
	.datac(!\regs~1759_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2956_combout ),
	.datag(!\regs~1695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2280 .extended_lut = "on";
defparam \regs~2280 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N21
cyclonev_lcell_comb \regs~191feeder (
// Equation(s):
// \regs~191feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~191feeder .extended_lut = "off";
defparam \regs~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \regs~191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~191 .is_wysiwyg = "true";
defparam \regs~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N26
dffeas \regs~223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~223 .is_wysiwyg = "true";
defparam \regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N49
dffeas \regs~255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~255 .is_wysiwyg = "true";
defparam \regs~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N14
dffeas \regs~127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~127 .is_wysiwyg = "true";
defparam \regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \regs~95 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~95 .is_wysiwyg = "true";
defparam \regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N10
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N49
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N12
cyclonev_lcell_comb \regs~2944 (
// Equation(s):
// \regs~2944_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~31_q )) # (\imem~30_combout  & ((\regs~63_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~95_q ))) # (\imem~30_combout  & (\regs~127_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~127_q ),
	.datac(!\regs~95_q ),
	.datad(!\regs~63_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2944 .extended_lut = "on";
defparam \regs~2944 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2944 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \regs~159feeder (
// Equation(s):
// \regs~159feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~159feeder .extended_lut = "off";
defparam \regs~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N55
dffeas \regs~159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159 .is_wysiwyg = "true";
defparam \regs~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N48
cyclonev_lcell_comb \regs~2268 (
// Equation(s):
// \regs~2268_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2944_combout ))))) # (\imem~23_combout  & (((!\regs~2944_combout  & ((\regs~159_q ))) # (\regs~2944_combout  & (\regs~191_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2944_combout ))))) # (\imem~23_combout  & (((!\regs~2944_combout  & (\regs~223_q )) # (\regs~2944_combout  & ((\regs~255_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~191_q ),
	.datac(!\regs~223_q ),
	.datad(!\regs~255_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2944_combout ),
	.datag(!\regs~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2268 .extended_lut = "on";
defparam \regs~2268 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \regs~703feeder (
// Equation(s):
// \regs~703feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~703feeder .extended_lut = "off";
defparam \regs~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N55
dffeas \regs~703 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~703 .is_wysiwyg = "true";
defparam \regs~703 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \regs~735feeder (
// Equation(s):
// \regs~735feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~735feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~735feeder .extended_lut = "off";
defparam \regs~735feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~735feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \regs~735 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~735 .is_wysiwyg = "true";
defparam \regs~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N14
dffeas \regs~639 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~639 .is_wysiwyg = "true";
defparam \regs~639 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \regs~607feeder (
// Equation(s):
// \regs~607feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~607feeder .extended_lut = "off";
defparam \regs~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N2
dffeas \regs~607 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~607 .is_wysiwyg = "true";
defparam \regs~607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \regs~575feeder (
// Equation(s):
// \regs~575feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~575feeder .extended_lut = "off";
defparam \regs~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \regs~575 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~575 .is_wysiwyg = "true";
defparam \regs~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N41
dffeas \regs~543 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~543 .is_wysiwyg = "true";
defparam \regs~543 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \regs~2952 (
// Equation(s):
// \regs~2952_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~543_q )) # (\imem~30_combout  & ((\regs~575_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~607_q ))) # (\imem~30_combout  & (\regs~639_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~639_q ),
	.datac(!\regs~607_q ),
	.datad(!\regs~575_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2952 .extended_lut = "on";
defparam \regs~2952 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2952 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N20
dffeas \regs~767 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~767 .is_wysiwyg = "true";
defparam \regs~767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N51
cyclonev_lcell_comb \regs~671feeder (
// Equation(s):
// \regs~671feeder_combout  = ( \wregval_M[31]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~671feeder .extended_lut = "off";
defparam \regs~671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~671feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N52
dffeas \regs~671 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~671 .is_wysiwyg = "true";
defparam \regs~671 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N18
cyclonev_lcell_comb \regs~2276 (
// Equation(s):
// \regs~2276_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2952_combout ))))) # (\imem~23_combout  & ((!\regs~2952_combout  & (((\regs~671_q )))) # (\regs~2952_combout  & (\regs~703_q )))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2952_combout ))))) # (\imem~23_combout  & (((!\regs~2952_combout  & (\regs~735_q )) # (\regs~2952_combout  & ((\regs~767_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~703_q ),
	.datac(!\regs~735_q ),
	.datad(!\regs~2952_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~767_q ),
	.datag(!\regs~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2276 .extended_lut = "on";
defparam \regs~2276 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~2276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \regs~2284 (
// Equation(s):
// \regs~2284_combout  = ( \regs~2268_combout  & ( \regs~2276_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & (\regs~2272_combout )) # (\imem~6_combout  & ((\regs~2280_combout )))) ) ) ) # ( !\regs~2268_combout  & ( \regs~2276_combout  & ( 
// (!\imem~6_combout  & (\imem~3_combout  & (\regs~2272_combout ))) # (\imem~6_combout  & ((!\imem~3_combout ) # ((\regs~2280_combout )))) ) ) ) # ( \regs~2268_combout  & ( !\regs~2276_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout ) # 
// ((\regs~2272_combout )))) # (\imem~6_combout  & (\imem~3_combout  & ((\regs~2280_combout )))) ) ) ) # ( !\regs~2268_combout  & ( !\regs~2276_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2272_combout )) # (\imem~6_combout  & 
// ((\regs~2280_combout ))))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\regs~2272_combout ),
	.datad(!\regs~2280_combout ),
	.datae(!\regs~2268_combout ),
	.dataf(!\regs~2276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2284 .extended_lut = "off";
defparam \regs~2284 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regs~2284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N27
cyclonev_lcell_comb \aluin2_A[31]~5 (
// Equation(s):
// \aluin2_A[31]~5_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2284_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~2284_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~5 .extended_lut = "off";
defparam \aluin2_A[31]~5 .lut_mask = 64'h55FF55FF55555555;
defparam \aluin2_A[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \Selector37~2_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[31]~5_combout  $ (\regs~2267_combout )))) ) ) # ( !\Selector37~2_combout  & ( !\Selector35~0_combout  $ (((!\Selector38~0_combout  & 
// ((!\aluin2_A[31]~5_combout ) # (!\regs~2267_combout ))) # (\Selector38~0_combout  & (!\aluin2_A[31]~5_combout  & !\regs~2267_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\aluin2_A[31]~5_combout ),
	.datad(!\regs~2267_combout ),
	.datae(gnd),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h366C366C28822882;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N20
dffeas \regs~1790 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1790 .is_wysiwyg = "true";
defparam \regs~1790 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \regs~1758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[30]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1758 .is_wysiwyg = "true";
defparam \regs~1758 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \regs~1726feeder (
// Equation(s):
// \regs~1726feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1726feeder .extended_lut = "off";
defparam \regs~1726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \regs~1726 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1726 .is_wysiwyg = "true";
defparam \regs~1726 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N55
dffeas \regs~1598 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1598 .is_wysiwyg = "true";
defparam \regs~1598 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N2
dffeas \regs~1630 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1630 .is_wysiwyg = "true";
defparam \regs~1630 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N8
dffeas \regs~1662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1662 .is_wysiwyg = "true";
defparam \regs~1662 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \regs~1566 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1566 .is_wysiwyg = "true";
defparam \regs~1566 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \regs~2940 (
// Equation(s):
// \regs~2940_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1566_q ))) # (\imem~30_combout  & (\regs~1598_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  
// & ((!\imem~30_combout  & (\regs~1630_q )) # (\imem~30_combout  & ((\regs~1662_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1598_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1630_q ),
	.datad(!\regs~1662_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2940 .extended_lut = "on";
defparam \regs~2940 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2940 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \regs~1694feeder (
// Equation(s):
// \regs~1694feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1694feeder .extended_lut = "off";
defparam \regs~1694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N56
dffeas \regs~1694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1694 .is_wysiwyg = "true";
defparam \regs~1694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \regs~2258 (
// Equation(s):
// \regs~2258_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2940_combout )))) # (\imem~23_combout  & ((!\regs~2940_combout  & (\regs~1694_q )) # (\regs~2940_combout  & ((\regs~1726_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2940_combout ))))) # (\imem~23_combout  & (((!\regs~2940_combout  & ((\regs~1758_q ))) # (\regs~2940_combout  & (\regs~1790_q ))))) ) )

	.dataa(!\regs~1790_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1758_q ),
	.datad(!\regs~1726_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2940_combout ),
	.datag(!\regs~1694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2258 .extended_lut = "on";
defparam \regs~2258 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \regs~190feeder (
// Equation(s):
// \regs~190feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~190feeder .extended_lut = "off";
defparam \regs~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \regs~190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190 .is_wysiwyg = "true";
defparam \regs~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N32
dffeas \regs~254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~254 .is_wysiwyg = "true";
defparam \regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N2
dffeas \regs~222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222 .is_wysiwyg = "true";
defparam \regs~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \regs~126feeder (
// Equation(s):
// \regs~126feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~126feeder .extended_lut = "off";
defparam \regs~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N20
dffeas \regs~126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~126 .is_wysiwyg = "true";
defparam \regs~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N38
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \regs~94feeder (
// Equation(s):
// \regs~94feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~94feeder .extended_lut = "off";
defparam \regs~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N44
dffeas \regs~94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~94 .is_wysiwyg = "true";
defparam \regs~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \regs~30feeder (
// Equation(s):
// \regs~30feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30feeder .extended_lut = "off";
defparam \regs~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N26
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \regs~2928 (
// Equation(s):
// \regs~2928_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~30_q ))) # (\imem~30_combout  & (\regs~62_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~94_q ))) # (\imem~30_combout  & (\regs~126_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~126_q ),
	.datab(!\regs~62_q ),
	.datac(!\regs~94_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2928 .extended_lut = "on";
defparam \regs~2928 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2928 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N56
dffeas \regs~158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~158 .is_wysiwyg = "true";
defparam \regs~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \regs~2246 (
// Equation(s):
// \regs~2246_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2928_combout )))) # (\imem~23_combout  & ((!\regs~2928_combout  & ((\regs~158_q ))) # (\regs~2928_combout  & (\regs~190_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2928_combout )))) # (\imem~23_combout  & ((!\regs~2928_combout  & ((\regs~222_q ))) # (\regs~2928_combout  & (\regs~254_q ))))) ) )

	.dataa(!\regs~190_q ),
	.datab(!\regs~254_q ),
	.datac(!\regs~222_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2928_combout ),
	.datag(!\regs~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2246 .extended_lut = "on";
defparam \regs~2246 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \regs~1278 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1278 .is_wysiwyg = "true";
defparam \regs~1278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \regs~1214feeder (
// Equation(s):
// \regs~1214feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1214feeder .extended_lut = "off";
defparam \regs~1214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \regs~1214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1214 .is_wysiwyg = "true";
defparam \regs~1214 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N52
dffeas \regs~1246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1246 .is_wysiwyg = "true";
defparam \regs~1246 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N22
dffeas \regs~1118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1118 .is_wysiwyg = "true";
defparam \regs~1118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \regs~1086feeder (
// Equation(s):
// \regs~1086feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1086feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1086feeder .extended_lut = "off";
defparam \regs~1086feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1086feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N40
dffeas \regs~1086 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1086feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1086 .is_wysiwyg = "true";
defparam \regs~1086 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \regs~1054feeder (
// Equation(s):
// \regs~1054feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1054feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1054feeder .extended_lut = "off";
defparam \regs~1054feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1054feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N59
dffeas \regs~1054 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1054feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1054 .is_wysiwyg = "true";
defparam \regs~1054 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \regs~2932 (
// Equation(s):
// \regs~2932_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1054_q )) # (\imem~30_combout  & ((\regs~1086_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1118_q ))) # (\imem~30_combout  & (\regs~1150_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1150_q ),
	.datac(!\regs~1118_q ),
	.datad(!\regs~1086_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1054_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2932 .extended_lut = "on";
defparam \regs~2932 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2932 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N53
dffeas \regs~1182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1182 .is_wysiwyg = "true";
defparam \regs~1182 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \regs~2250 (
// Equation(s):
// \regs~2250_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2932_combout )))) # (\imem~23_combout  & ((!\regs~2932_combout  & ((\regs~1182_q ))) # (\regs~2932_combout  & (\regs~1214_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2932_combout )))) # (\imem~23_combout  & ((!\regs~2932_combout  & ((\regs~1246_q ))) # (\regs~2932_combout  & (\regs~1278_q ))))) ) )

	.dataa(!\regs~1278_q ),
	.datab(!\regs~1214_q ),
	.datac(!\regs~1246_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2932_combout ),
	.datag(!\regs~1182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2250 .extended_lut = "on";
defparam \regs~2250 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \regs~766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~766 .is_wysiwyg = "true";
defparam \regs~766 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \regs~702feeder (
// Equation(s):
// \regs~702feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~702feeder .extended_lut = "off";
defparam \regs~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N19
dffeas \regs~702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~702 .is_wysiwyg = "true";
defparam \regs~702 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \regs~734feeder (
// Equation(s):
// \regs~734feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~734feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~734feeder .extended_lut = "off";
defparam \regs~734feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~734feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N46
dffeas \regs~734 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~734 .is_wysiwyg = "true";
defparam \regs~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N46
dffeas \regs~574 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~574 .is_wysiwyg = "true";
defparam \regs~574 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \regs~606feeder (
// Equation(s):
// \regs~606feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~606feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~606feeder .extended_lut = "off";
defparam \regs~606feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~606feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \regs~606DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~606DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~606DUPLICATE .is_wysiwyg = "true";
defparam \regs~606DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \regs~638 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~638 .is_wysiwyg = "true";
defparam \regs~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \regs~542 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~542 .is_wysiwyg = "true";
defparam \regs~542 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \regs~2936 (
// Equation(s):
// \regs~2936_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~542_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~574_q ))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (\regs~606DUPLICATE_q 
//  & ((!\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout ) # (\regs~638_q ))))) ) )

	.dataa(!\regs~574_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~606DUPLICATE_q ),
	.datad(!\regs~638_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2936 .extended_lut = "on";
defparam \regs~2936 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~2936 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N9
cyclonev_lcell_comb \regs~670feeder (
// Equation(s):
// \regs~670feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~670feeder .extended_lut = "off";
defparam \regs~670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N10
dffeas \regs~670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~670 .is_wysiwyg = "true";
defparam \regs~670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \regs~2254 (
// Equation(s):
// \regs~2254_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2936_combout )))) # (\imem~23_combout  & ((!\regs~2936_combout  & ((\regs~670_q ))) # (\regs~2936_combout  & (\regs~702_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2936_combout )))) # (\imem~23_combout  & ((!\regs~2936_combout  & ((\regs~734_q ))) # (\regs~2936_combout  & (\regs~766_q ))))) ) )

	.dataa(!\regs~766_q ),
	.datab(!\regs~702_q ),
	.datac(!\regs~734_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2936_combout ),
	.datag(!\regs~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2254 .extended_lut = "on";
defparam \regs~2254 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N57
cyclonev_lcell_comb \regs~2262 (
// Equation(s):
// \regs~2262_combout  = ( \regs~2250_combout  & ( \regs~2254_combout  & ( (!\imem~6_combout  & (((\regs~2246_combout ) # (\imem~3_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2258_combout ))) ) ) ) # ( !\regs~2250_combout  & ( 
// \regs~2254_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout  & \regs~2246_combout )))) # (\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2258_combout ))) ) ) ) # ( \regs~2250_combout  & ( !\regs~2254_combout  & ( (!\imem~6_combout  & 
// (((\regs~2246_combout ) # (\imem~3_combout )))) # (\imem~6_combout  & (\regs~2258_combout  & (\imem~3_combout ))) ) ) ) # ( !\regs~2250_combout  & ( !\regs~2254_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout  & \regs~2246_combout )))) # 
// (\imem~6_combout  & (\regs~2258_combout  & (\imem~3_combout ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2258_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\regs~2246_combout ),
	.datae(!\regs~2250_combout ),
	.dataf(!\regs~2254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2262 .extended_lut = "off";
defparam \regs~2262 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regs~2262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2262_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2245_combout  ) + ( \Add2~62  ))
// \Add2~98  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2262_combout )))) # (\WideOr2~1_combout  & ((!\imem~49_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2245_combout  ) + ( \Add2~62  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2262_combout ),
	.datae(gnd),
	.dataf(!\regs~2245_combout ),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2284_combout )))) # (\WideOr2~1_combout  & (((!\imem~49_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2267_combout  ) + ( \Add2~98  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~49_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2284_combout ),
	.datae(gnd),
	.dataf(!\regs~2267_combout ),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FF000000FD0D;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2262_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2245_combout  ) + ( \Add1~62  ))
// \Add1~98  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2262_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2245_combout  ) + ( \Add1~62  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2262_combout ),
	.datae(gnd),
	.dataf(!\regs~2245_combout ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF00000010BA;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \regs~2267_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2284_combout )))) # (\WideOr2~1_combout  & (\imem~49_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~98  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2267_combout ),
	.datae(gnd),
	.dataf(!\regs~2284_combout ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000EF45000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \Add1~101_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~101_sumout ))) ) ) # ( !\Add1~101_sumout  & ( (\Selector30~0_combout  & (\Add2~101_sumout  & \Selector35~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Add2~101_sumout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0003000333033303;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N33
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \Selector0~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector0~0_combout  & ( (\Selector36~1_combout  & (\Selector33~0_combout  & \Selector0~1_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h000500050F0F0F0F;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N34
dffeas \aluout_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31] .is_wysiwyg = "true";
defparam \aluout_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2245_combout  ) + ( \Add4~90  ))
// \Add4~118  = CARRY(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2245_combout  ) + ( \Add4~90  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2245_combout ),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \regs~2267_combout  ) + ( \Add4~118  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\regs~2267_combout ),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \Add0~117_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add3~90  ))
// \Add3~118  = CARRY(( \Add0~117_sumout  ) + ( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add3~90  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N18
cyclonev_lcell_comb \pcgood_B[30]~23 (
// Equation(s):
// \pcgood_B[30]~23_combout  = ( \Add4~117_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~117_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~117_sumout )))) ) ) ) # ( !\Add4~117_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add0~117_sumout  & (!\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~117_sumout )))) ) ) ) # ( \Add4~117_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout ) # 
// (\Add0~117_sumout ) ) ) ) # ( !\Add4~117_sumout  & ( !\Selector31~15_combout  & ( (\Add0~117_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~117_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add3~117_sumout ),
	.datae(!\Add4~117_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~23 .extended_lut = "off";
defparam \pcgood_B[30]~23 .lut_mask = 64'h44447777404F707F;
defparam \pcgood_B[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[30]~23_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[30]~23_combout ))) # (\Equal1~2_combout  & 
// (\Add0~117_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[30]))) ) )

	.dataa(!\Add0~117_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[30]),
	.datad(!\Equal1~2_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\pcgood_B[30]~23_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "on";
defparam \PC~3 .lut_mask = 64'h0001030333310303;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~90  ))
// \Add0~118  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N27
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( (!\PC[13]~DUPLICATE_q  & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~101_combout ))) ) + ( \Add0~109_sumout  ) + ( \Add3~118  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \pcgood_B[31]~21 (
// Equation(s):
// \pcgood_B[31]~21_combout  = ( \Selector31~15_combout  & ( \Add3~109_sumout  & ( ((!\isjump_D~0_combout  & (\Add0~109_sumout )) # (\isjump_D~0_combout  & ((\Add4~109_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Selector31~15_combout  & ( 
// \Add3~109_sumout  & ( (!\isjump_D~0_combout  & (\Add0~109_sumout )) # (\isjump_D~0_combout  & ((\Add4~109_sumout ))) ) ) ) # ( \Selector31~15_combout  & ( !\Add3~109_sumout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~109_sumout )) # 
// (\isjump_D~0_combout  & ((\Add4~109_sumout ))))) ) ) ) # ( !\Selector31~15_combout  & ( !\Add3~109_sumout  & ( (!\isjump_D~0_combout  & (\Add0~109_sumout )) # (\isjump_D~0_combout  & ((\Add4~109_sumout ))) ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add4~109_sumout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~21 .extended_lut = "off";
defparam \pcgood_B[31]~21 .lut_mask = 64'h4477407044774F7F;
defparam \pcgood_B[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[31]~21_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[31]~21_combout ))) # (\Equal1~2_combout  & 
// (\Add0~109_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[31]))) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[31]),
	.datad(!\pcgood_B[31]~21_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "on";
defparam \PC~11 .lut_mask = 64'h0033030301310303;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~118  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \pcplus_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[31] .is_wysiwyg = "true";
defparam \pcplus_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N27
cyclonev_lcell_comb \wregval_M[31]~21 (
// Equation(s):
// \wregval_M[31]~21_combout  = ( pcplus_M[31] & ( (!\selaluout_M~q  & (\wregval_M[2]~6_combout )) # (\selaluout_M~q  & ((aluout_M[31]))) ) ) # ( !pcplus_M[31] & ( (aluout_M[31] & \selaluout_M~q ) ) )

	.dataa(!\wregval_M[2]~6_combout ),
	.datab(gnd),
	.datac(!aluout_M[31]),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!pcplus_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~21 .extended_lut = "off";
defparam \wregval_M[31]~21 .lut_mask = 64'h000F000F550F550F;
defparam \wregval_M[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N53
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2284_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~34_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~34_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322410853480000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \dbus[31]~32 (
// Equation(s):
// \dbus[31]~32_combout  = ( !\dbus~1_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(gnd),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~32 .extended_lut = "off";
defparam \dbus[31]~32 .lut_mask = 64'h03CF03CF00000000;
defparam \dbus[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~31_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549210A0960000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~31_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N15
cyclonev_lcell_comb \dbus[30]~29 (
// Equation(s):
// \dbus[30]~29_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dbus~1_combout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dbus~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~29 .extended_lut = "off";
defparam \dbus[30]~29 .lut_mask = 64'h555500FF00000000;
defparam \dbus[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N4
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2262_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \timer|lim[30]~feeder (
// Equation(s):
// \timer|lim[30]~feeder_combout  = ( \dbus[30]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[30]~feeder .extended_lut = "off";
defparam \timer|lim[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \timer|lim[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N49
dffeas \timer|lim[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|lim[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[30] .is_wysiwyg = "true";
defparam \timer|lim[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \dbus[30]~30 (
// Equation(s):
// \dbus[30]~30_combout  = ( \dbus[8]~5_combout  & ( (\timer|cnt [30] & \dbus[2]~4_combout ) ) ) # ( !\dbus[8]~5_combout  & ( (\timer|lim [30] & \dbus[2]~4_combout ) ) )

	.dataa(!\timer|cnt [30]),
	.datab(gnd),
	.datac(!\timer|lim [30]),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\dbus[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~30 .extended_lut = "off";
defparam \dbus[30]~30 .lut_mask = 64'h000F000F00550055;
defparam \dbus[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \dbus[30]~31 (
// Equation(s):
// \dbus[30]~31_combout  = ( wmemval_M[30] & ( \dbus[30]~30_combout  ) ) # ( !wmemval_M[30] & ( \dbus[30]~30_combout  ) ) # ( wmemval_M[30] & ( !\dbus[30]~30_combout  & ( (\dbus[30]~29_combout ) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[30] & ( 
// !\dbus[30]~30_combout  & ( \dbus[30]~29_combout  ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(gnd),
	.datad(!\dbus[30]~29_combout ),
	.datae(!wmemval_M[30]),
	.dataf(!\dbus[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~31 .extended_lut = "off";
defparam \dbus[30]~31 .lut_mask = 64'h00FF33FFFFFFFFFF;
defparam \dbus[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \timer|Add1~33 (
// Equation(s):
// \timer|Add1~33_sumout  = SUM(( \timer|cnt [30] ) + ( GND ) + ( \timer|Add1~30  ))
// \timer|Add1~34  = CARRY(( \timer|cnt [30] ) + ( GND ) + ( \timer|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~33_sumout ),
	.cout(\timer|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~33 .extended_lut = "off";
defparam \timer|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \timer|cnt~96 (
// Equation(s):
// \timer|cnt~96_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt [30])))) # (\timer|wrCnt~0_combout  & (((\dbus[30]~31_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~33_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[30]~31_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[30]~31_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~33_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [30]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~96 .extended_lut = "on";
defparam \timer|cnt~96 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N38
dffeas \timer|cnt[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~96_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[30] .is_wysiwyg = "true";
defparam \timer|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \timer|Add1~37 (
// Equation(s):
// \timer|Add1~37_sumout  = SUM(( \timer|cnt [31] ) + ( GND ) + ( \timer|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~37 .extended_lut = "off";
defparam \timer|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \timer|cnt~92 (
// Equation(s):
// \timer|cnt~92_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [31]))) # (\timer|wrCnt~0_combout  & (((\dbus[31]~34_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (\timer|Add1~37_sumout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[31]~34_combout ))))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~37_sumout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\dbus[31]~34_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~92 .extended_lut = "on";
defparam \timer|cnt~92 .lut_mask = 64'h0505101000FF00FF;
defparam \timer|cnt~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N43
dffeas \timer|cnt[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~92_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[31] .is_wysiwyg = "true";
defparam \timer|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N9
cyclonev_lcell_comb \timer|lim[31]~feeder (
// Equation(s):
// \timer|lim[31]~feeder_combout  = ( \dbus[31]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[31]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[31]~feeder .extended_lut = "off";
defparam \timer|lim[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \timer|lim[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N10
dffeas \timer|lim[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|lim[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[31] .is_wysiwyg = "true";
defparam \timer|lim[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \dbus[31]~33 (
// Equation(s):
// \dbus[31]~33_combout  = ( \dbus[8]~5_combout  & ( (\timer|cnt [31] & \dbus[2]~4_combout ) ) ) # ( !\dbus[8]~5_combout  & ( (\timer|lim [31] & \dbus[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [31]),
	.datac(!\timer|lim [31]),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\dbus[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~33 .extended_lut = "off";
defparam \dbus[31]~33 .lut_mask = 64'h000F000F00330033;
defparam \dbus[31]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N33
cyclonev_lcell_comb \dbus[31]~34 (
// Equation(s):
// \dbus[31]~34_combout  = ( \dbus[31]~33_combout  ) # ( !\dbus[31]~33_combout  & ( ((wmemval_M[31] & \wrmem_M~q )) # (\dbus[31]~32_combout ) ) )

	.dataa(!wmemval_M[31]),
	.datab(gnd),
	.datac(!\dbus[31]~32_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[31]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~34 .extended_lut = "off";
defparam \dbus[31]~34 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \dbus[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \wregval_M[31]~22 (
// Equation(s):
// \wregval_M[31]~22_combout  = ( \dbus[31]~34_combout  & ( ((\wregval_M[29]~2_combout  & \wregval_M[25]~1_combout )) # (\wregval_M[31]~21_combout ) ) ) # ( !\dbus[31]~34_combout  & ( \wregval_M[31]~21_combout  ) )

	.dataa(gnd),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[31]~21_combout ),
	.datae(gnd),
	.dataf(!\dbus[31]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~22 .extended_lut = "off";
defparam \wregval_M[31]~22 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \wregval_M[31]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N26
dffeas \regs~1663 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1663 .is_wysiwyg = "true";
defparam \regs~1663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N51
cyclonev_lcell_comb \regs~2266 (
// Equation(s):
// \regs~2266_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1663_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1631_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1599_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1567_q  ) ) )

	.dataa(!\regs~1663_q ),
	.datab(!\regs~1599_q ),
	.datac(!\regs~1567_q ),
	.datad(!\regs~1631_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2266 .extended_lut = "off";
defparam \regs~2266 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~2266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N18
cyclonev_lcell_comb \regs~2265 (
// Equation(s):
// \regs~2265_combout  = ( \regs~1119_q  & ( \imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1151_q ) ) ) ) # ( !\regs~1119_q  & ( \imem~18_combout  & ( (\regs~1151_q  & \imem~13_combout ) ) ) ) # ( \regs~1119_q  & ( !\imem~18_combout  & ( 
// (!\imem~13_combout  & ((\regs~1055_q ))) # (\imem~13_combout  & (\regs~1087_q )) ) ) ) # ( !\regs~1119_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & ((\regs~1055_q ))) # (\imem~13_combout  & (\regs~1087_q )) ) ) )

	.dataa(!\regs~1087_q ),
	.datab(!\regs~1055_q ),
	.datac(!\regs~1151_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1119_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2265 .extended_lut = "off";
defparam \regs~2265 .lut_mask = 64'h33553355000FFF0F;
defparam \regs~2265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N21
cyclonev_lcell_comb \regs~2263 (
// Equation(s):
// \regs~2263_combout  = ( \regs~95_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~63_q ))) # (\imem~18_combout  & (\regs~127_q )) ) ) ) # ( !\regs~95_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~63_q ))) # (\imem~18_combout  & 
// (\regs~127_q )) ) ) ) # ( \regs~95_q  & ( !\imem~13_combout  & ( (\imem~18_combout ) # (\regs~31_q ) ) ) ) # ( !\regs~95_q  & ( !\imem~13_combout  & ( (\regs~31_q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs~31_q ),
	.datab(!\regs~127_q ),
	.datac(!\regs~63_q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~95_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2263 .extended_lut = "off";
defparam \regs~2263 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~2263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \regs~2264 (
// Equation(s):
// \regs~2264_combout  = ( \regs~639_q  & ( \imem~18_combout  & ( (\regs~607_q ) # (\imem~13_combout ) ) ) ) # ( !\regs~639_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & \regs~607_q ) ) ) ) # ( \regs~639_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  
// & (\regs~543_q )) # (\imem~13_combout  & ((\regs~575_q ))) ) ) ) # ( !\regs~639_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~543_q )) # (\imem~13_combout  & ((\regs~575_q ))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs~543_q ),
	.datac(!\regs~607_q ),
	.datad(!\regs~575_q ),
	.datae(!\regs~639_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2264 .extended_lut = "off";
defparam \regs~2264 .lut_mask = 64'h227722770A0A5F5F;
defparam \regs~2264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N54
cyclonev_lcell_comb \regs~2267 (
// Equation(s):
// \regs~2267_combout  = ( \regs~2263_combout  & ( \regs~2264_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & ((\regs~2265_combout ))) # (\imem~22_combout  & (\regs~2266_combout ))) ) ) ) # ( !\regs~2263_combout  & ( \regs~2264_combout  & ( 
// (!\imem~22_combout  & (((\regs~2265_combout  & \imem~14_combout )))) # (\imem~22_combout  & (((!\imem~14_combout )) # (\regs~2266_combout ))) ) ) ) # ( \regs~2263_combout  & ( !\regs~2264_combout  & ( (!\imem~22_combout  & (((!\imem~14_combout ) # 
// (\regs~2265_combout )))) # (\imem~22_combout  & (\regs~2266_combout  & ((\imem~14_combout )))) ) ) ) # ( !\regs~2263_combout  & ( !\regs~2264_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2265_combout ))) # (\imem~22_combout  & 
// (\regs~2266_combout )))) ) ) )

	.dataa(!\regs~2266_combout ),
	.datab(!\regs~2265_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~2263_combout ),
	.dataf(!\regs~2264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2267 .extended_lut = "off";
defparam \regs~2267 .lut_mask = 64'h0035F0350F35FF35;
defparam \regs~2267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N18
cyclonev_lcell_comb \aluin2_A[30]~4 (
// Equation(s):
// \aluin2_A[30]~4_combout  = ( \regs~2262_combout  & ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( !\regs~2262_combout  & ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( \regs~2262_combout  & ( !\WideOr2~1_combout  ) ) # ( 
// !\regs~2262_combout  & ( !\WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(!\regs~2262_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~4 .extended_lut = "off";
defparam \aluin2_A[30]~4 .lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam \aluin2_A[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( \aluin2_A[31]~5_combout  & ( \aluin2_A[30]~4_combout  & ( (\regs~2267_combout  & ((!\regs~2245_combout  & ((!\Selector37~2_combout ))) # (\regs~2245_combout  & (\Selector31~9_combout )))) ) ) ) # ( !\aluin2_A[31]~5_combout  & ( 
// \aluin2_A[30]~4_combout  & ( (!\regs~2245_combout  & (((!\Selector37~2_combout )))) # (\regs~2245_combout  & ((!\regs~2267_combout  & (\Selector31~9_combout )) # (\regs~2267_combout  & ((!\Selector37~2_combout ))))) ) ) ) # ( \aluin2_A[31]~5_combout  & ( 
// !\aluin2_A[30]~4_combout  & ( (\Selector31~9_combout  & (!\regs~2245_combout  & \regs~2267_combout )) ) ) ) # ( !\aluin2_A[31]~5_combout  & ( !\aluin2_A[30]~4_combout  & ( (!\regs~2267_combout  & (\Selector31~9_combout  & ((!\regs~2245_combout )))) # 
// (\regs~2267_combout  & (((!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector31~9_combout ),
	.datab(!\Selector37~2_combout ),
	.datac(!\regs~2245_combout ),
	.datad(!\regs~2267_combout ),
	.datae(!\aluin2_A[31]~5_combout ),
	.dataf(!\aluin2_A[30]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h50CC0050C5CC00C5;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N57
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( \regs~2240_combout  & ( \WideOr2~1_combout  & ( !\aluin2_A[13]~0_combout  $ (!\regs~2223_combout ) ) ) ) # ( !\regs~2240_combout  & ( \WideOr2~1_combout  & ( !\aluin2_A[13]~0_combout  $ (!\regs~2223_combout ) ) ) ) # ( 
// \regs~2240_combout  & ( !\WideOr2~1_combout  & ( !\regs~2223_combout  ) ) ) # ( !\regs~2240_combout  & ( !\WideOr2~1_combout  & ( !\aluin2_A[13]~0_combout  $ (!\regs~2223_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2223_combout ),
	.datae(!\regs~2240_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h0FF0FF000FF00FF0;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \regs~2262_combout  & ( \regs~2245_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2284_combout  $ (\regs~2267_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2267_combout )))) ) ) ) # ( 
// !\regs~2262_combout  & ( \regs~2245_combout  & ( (\aluin2_A[13]~0_combout  & \regs~2267_combout ) ) ) ) # ( \regs~2262_combout  & ( !\regs~2245_combout  & ( (!\aluin2_A[13]~0_combout  & (\WideOr2~1_combout  & !\regs~2267_combout )) ) ) ) # ( 
// !\regs~2262_combout  & ( !\regs~2245_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2267_combout  $ (((\regs~2284_combout  & !\WideOr2~1_combout ))))) ) ) )

	.dataa(!\regs~2284_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2267_combout ),
	.datae(!\regs~2262_combout ),
	.dataf(!\regs~2245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8C400C0000338073;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \Equal0~2_combout  & ( (!\Selector37~2_combout  & !\aluout_A~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~2_combout ),
	.datad(!\aluout_A~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h00000000F000F000;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \aluin2_A[10]~24 (
// Equation(s):
// \aluin2_A[10]~24_combout  = ( \WideOr2~1_combout  & ( \regs~2658_combout  & ( \aluin2_A[10]~2_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2658_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2658_combout  & ( \aluin2_A[10]~2_combout  ) ) ) # ( 
// !\WideOr2~1_combout  & ( !\regs~2658_combout  & ( \aluin2_A[10]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[10]~2_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2658_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~24 .extended_lut = "off";
defparam \aluin2_A[10]~24 .lut_mask = 64'h00FF00FFFFFF00FF;
defparam \aluin2_A[10]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \aluout_A~8 (
// Equation(s):
// \aluout_A~8_combout  = ( \regs~2443_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2460_combout ) # (\WideOr2~1_combout ))) ) ) # ( !\regs~2443_combout  & ( ((!\WideOr2~1_combout  & \regs~2460_combout )) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2460_combout ),
	.datae(gnd),
	.dataf(!\regs~2443_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~8 .extended_lut = "off";
defparam \aluout_A~8 .lut_mask = 64'h33F333F3CC0CCC0C;
defparam \aluout_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \aluout_A~7 (
// Equation(s):
// \aluout_A~7_combout  = ( \WideOr2~1_combout  & ( \regs~2438_combout  & ( !\regs~2421_combout  $ (((!\imem~79_combout  & !\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2438_combout  & ( !\regs~2421_combout  ) ) ) # ( \WideOr2~1_combout  
// & ( !\regs~2438_combout  & ( !\regs~2421_combout  $ (((!\imem~79_combout  & !\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2438_combout  & ( \regs~2421_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem~79_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2421_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2438_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~7 .extended_lut = "off";
defparam \aluout_A~7 .lut_mask = 64'h00FF3FC0FF003FC0;
defparam \aluout_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \regs~2487_combout  & ( \regs~2465_combout  & ( ((!\WideOr2~1_combout  & (\regs~2482_combout  & \regs~2504_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2487_combout  & ( \regs~2465_combout  & ( (!\WideOr2~1_combout  
// & (!\aluin2_A[13]~0_combout  & (\regs~2482_combout  & !\regs~2504_combout ))) ) ) ) # ( \regs~2487_combout  & ( !\regs~2465_combout  & ( (!\WideOr2~1_combout  & (!\aluin2_A[13]~0_combout  & (!\regs~2482_combout  & \regs~2504_combout ))) ) ) ) # ( 
// !\regs~2487_combout  & ( !\regs~2465_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2482_combout  & !\regs~2504_combout )) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2482_combout ),
	.datad(!\regs~2504_combout ),
	.datae(!\regs~2487_combout ),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hC44400800800333B;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \regs~2575_combout  & ( \regs~2553_combout  & ( ((!\WideOr2~1_combout  & (\regs~2592_combout  & \regs~2570_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2575_combout  & ( \regs~2553_combout  & ( 
// (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2592_combout  & \regs~2570_combout ))) ) ) ) # ( \regs~2575_combout  & ( !\regs~2553_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (\regs~2592_combout  & !\regs~2570_combout 
// ))) ) ) ) # ( !\regs~2575_combout  & ( !\regs~2553_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2592_combout  & !\regs~2570_combout )) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2592_combout ),
	.datad(!\regs~2570_combout ),
	.datae(!\regs~2575_combout ),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hA22208000080555D;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \regs~2531_combout  & ( \regs~2509_combout  & ( ((!\WideOr2~1_combout  & (\regs~2526_combout  & \regs~2548_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2531_combout  & ( \regs~2509_combout  & ( (!\WideOr2~1_combout  
// & (!\aluin2_A[13]~0_combout  & (\regs~2526_combout  & !\regs~2548_combout ))) ) ) ) # ( \regs~2531_combout  & ( !\regs~2509_combout  & ( (!\WideOr2~1_combout  & (!\aluin2_A[13]~0_combout  & (!\regs~2526_combout  & \regs~2548_combout ))) ) ) ) # ( 
// !\regs~2531_combout  & ( !\regs~2509_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2526_combout  & !\regs~2548_combout )) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2526_combout ),
	.datad(!\regs~2548_combout ),
	.datae(!\regs~2531_combout ),
	.dataf(!\regs~2509_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hC44400800800333B;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \regs~2619_combout  & ( \regs~2636_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2597_combout  $ (\regs~2614_combout )))) # (\aluin2_A[13]~0_combout  & (\regs~2597_combout )) ) ) ) # ( !\regs~2619_combout 
//  & ( \regs~2636_combout  & ( (!\regs~2597_combout  & (!\aluin2_A[13]~0_combout  & \WideOr2~1_combout )) ) ) ) # ( \regs~2619_combout  & ( !\regs~2636_combout  & ( (\regs~2597_combout  & \aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2619_combout  & ( 
// !\regs~2636_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2597_combout  $ (((\regs~2614_combout  & !\WideOr2~1_combout ))))) ) ) )

	.dataa(!\regs~2597_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2614_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\regs~2619_combout ),
	.dataf(!\regs~2636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h8488111100889511;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \LessThan0~1_combout  & ( \Equal0~5_combout  & ( (!\aluout_A~8_combout  & (!\aluout_A~7_combout  & (\LessThan0~0_combout  & \LessThan0~2_combout ))) ) ) )

	.dataa(!\aluout_A~8_combout ),
	.datab(!\aluout_A~7_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~2_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000000008;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~3_combout  & ( (!\aluin2_A[11]~25_combout  & (\aluin2_A[10]~24_combout  & (!\regs~2663_combout  & !\regs~2641_combout ))) # (\aluin2_A[11]~25_combout  & ((!\regs~2663_combout ) # ((\aluin2_A[10]~24_combout  & 
// !\regs~2641_combout )))) ) )

	.dataa(!\aluin2_A[10]~24_combout ),
	.datab(!\aluin2_A[11]~25_combout ),
	.datac(!\regs~2663_combout ),
	.datad(!\regs~2641_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0000000071307130;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \LessThan1~0_combout  & ( (\Equal0~0_combout  & (\LessThan1~1_combout  & (!\regs~2069_combout  $ (\aluin2_A[22]~1_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\regs~2069_combout ),
	.datad(!\aluin2_A[22]~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000010011001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \regs~2597_combout  & ( \regs~2636_combout  & ( (!\regs~2619_combout  & ((!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2597_combout  & ( \regs~2636_combout  & ( ((!\WideOr2~1_combout  & 
// ((!\regs~2619_combout ) # (\regs~2614_combout )))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2597_combout  & ( !\regs~2636_combout  & ( (\aluin2_A[13]~0_combout  & !\regs~2619_combout ) ) ) ) # ( !\regs~2597_combout  & ( !\regs~2636_combout  & ( 
// ((\regs~2614_combout  & (!\WideOr2~1_combout  & !\regs~2619_combout ))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\regs~2614_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2619_combout ),
	.datae(!\regs~2597_combout ),
	.dataf(!\regs~2636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h4F0F0F00CF4FCF00;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \regs~2504_combout  & ( \regs~2465_combout  & ( (!\regs~2487_combout  & ((!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2504_combout  & ( \regs~2465_combout  & ( (!\regs~2487_combout  & 
// \aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2504_combout  & ( !\regs~2465_combout  & ( ((!\WideOr2~1_combout  & ((!\regs~2487_combout ) # (\regs~2482_combout )))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2504_combout  & ( !\regs~2465_combout  & ( 
// ((\regs~2482_combout  & (!\WideOr2~1_combout  & !\regs~2487_combout ))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\regs~2482_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2487_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2504_combout ),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h40FFC4FF00F0C0F0;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( !\regs~2575_combout  & ( \regs~2553_combout  & ( ((!\WideOr2~1_combout  & \regs~2592_combout )) # (\aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2575_combout  & ( !\regs~2553_combout  & ( ((!\WideOr2~1_combout  & (\regs~2592_combout 
//  & \regs~2570_combout ))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2575_combout  & ( !\regs~2553_combout  & ( ((!\WideOr2~1_combout  & ((\regs~2570_combout ) # (\regs~2592_combout )))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2592_combout ),
	.datad(!\regs~2570_combout ),
	.datae(!\regs~2575_combout ),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h5DDD555D5D5D0000;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \aluin2_A[19]~23_combout  & ( \regs~2509_combout  & ( (\LessThan0~0_combout  & ((!\regs~2531_combout ) # ((\aluin2_A[18]~22_combout  & \LessThan0~14_combout )))) ) ) ) # ( !\aluin2_A[19]~23_combout  & ( \regs~2509_combout  & ( 
// (\aluin2_A[18]~22_combout  & (!\regs~2531_combout  & (\LessThan0~0_combout  & \LessThan0~14_combout ))) ) ) ) # ( \aluin2_A[19]~23_combout  & ( !\regs~2509_combout  & ( (\LessThan0~0_combout  & (((!\regs~2531_combout ) # (\LessThan0~14_combout )) # 
// (\aluin2_A[18]~22_combout ))) ) ) ) # ( !\aluin2_A[19]~23_combout  & ( !\regs~2509_combout  & ( (!\regs~2531_combout  & (\LessThan0~0_combout  & ((\LessThan0~14_combout ) # (\aluin2_A[18]~22_combout )))) ) ) )

	.dataa(!\aluin2_A[18]~22_combout ),
	.datab(!\regs~2531_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~14_combout ),
	.datae(!\aluin2_A[19]~23_combout ),
	.dataf(!\regs~2509_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h040C0D0F00040C0D;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \aluin2_A[13]~21 (
// Equation(s):
// \aluin2_A[13]~21_combout  = ( \WideOr2~1_combout  & ( \regs~2460_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2460_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2460_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( 
// !\WideOr2~1_combout  & ( !\regs~2460_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2460_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~21 .extended_lut = "off";
defparam \aluin2_A[13]~21 .lut_mask = 64'h0F0F0F0FFFFF0F0F;
defparam \aluin2_A[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \aluin2_A[12]~20 (
// Equation(s):
// \aluin2_A[12]~20_combout  = ( \WideOr2~1_combout  & ( \regs~2438_combout  & ( (\PC[15]~DUPLICATE_q ) # (\imem~79_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2438_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2438_combout  & ( (\PC[15]~DUPLICATE_q 
// ) # (\imem~79_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~79_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2438_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~20 .extended_lut = "off";
defparam \aluin2_A[12]~20 .lut_mask = 64'h00003F3FFFFF3F3F;
defparam \aluin2_A[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \regs~2421_combout  & ( \aluin2_A[12]~20_combout  & ( (!\regs~2443_combout  & (\Equal0~5_combout  & \aluin2_A[13]~21_combout )) ) ) ) # ( !\regs~2421_combout  & ( \aluin2_A[12]~20_combout  & ( (\Equal0~5_combout  & 
// ((!\regs~2443_combout ) # (\aluin2_A[13]~21_combout ))) ) ) ) # ( \regs~2421_combout  & ( !\aluin2_A[12]~20_combout  & ( (!\regs~2443_combout  & (\Equal0~5_combout  & \aluin2_A[13]~21_combout )) ) ) ) # ( !\regs~2421_combout  & ( !\aluin2_A[12]~20_combout 
//  & ( (!\regs~2443_combout  & (\Equal0~5_combout  & \aluin2_A[13]~21_combout )) ) ) )

	.dataa(!\regs~2443_combout ),
	.datab(gnd),
	.datac(!\Equal0~5_combout ),
	.datad(!\aluin2_A[13]~21_combout ),
	.datae(!\regs~2421_combout ),
	.dataf(!\aluin2_A[12]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h000A000A0A0F000A;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~2_combout  & ( (\LessThan0~0_combout  & \LessThan0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00000000000F000F;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~4_combout  & ( (((\LessThan0~16_combout ) # (\LessThan0~15_combout )) # (\LessThan0~13_combout )) # (\LessThan0~12_combout ) ) ) # ( !\LessThan0~4_combout  & ( (\LessThan0~15_combout ) # (\LessThan0~13_combout ) ) )

	.dataa(!\LessThan0~12_combout ),
	.datab(!\LessThan0~13_combout ),
	.datac(!\LessThan0~15_combout ),
	.datad(!\LessThan0~16_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h3F3F3F3F7FFF7FFF;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \regs~2641_combout  & ( \regs~2663_combout  & ( ((\regs~2680_combout  & (\regs~2658_combout  & !\WideOr2~1_combout ))) # (\aluin2_A[10]~2_combout ) ) ) ) # ( !\regs~2641_combout  & ( \regs~2663_combout  & ( (\regs~2680_combout  & 
// (!\regs~2658_combout  & (!\aluin2_A[10]~2_combout  & !\WideOr2~1_combout ))) ) ) ) # ( \regs~2641_combout  & ( !\regs~2663_combout  & ( (!\regs~2680_combout  & (\regs~2658_combout  & (!\aluin2_A[10]~2_combout  & !\WideOr2~1_combout ))) ) ) ) # ( 
// !\regs~2641_combout  & ( !\regs~2663_combout  & ( (!\aluin2_A[10]~2_combout  & (((!\regs~2680_combout  & !\regs~2658_combout )) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\regs~2680_combout ),
	.datab(!\regs~2658_combout ),
	.datac(!\aluin2_A[10]~2_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\regs~2641_combout ),
	.dataf(!\regs~2663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h80F0200040001F0F;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \Equal0~6_combout  & ( \LessThan0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \aluin2_A[9]~15_combout  & ( (!\regs~2399_combout ) # ((!\regs~2306_combout  & \aluin2_A[8]~14_combout )) ) ) # ( !\aluin2_A[9]~15_combout  & ( (!\regs~2399_combout  & (!\regs~2306_combout  & \aluin2_A[8]~14_combout )) ) )

	.dataa(!\regs~2399_combout ),
	.datab(gnd),
	.datac(!\regs~2306_combout ),
	.datad(!\aluin2_A[8]~14_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \WideOr2~1_combout  & ( !\regs~2306_combout  $ (((!\imem~52_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2306_combout  $ (!\regs~2301_combout ) ) )

	.dataa(!\regs~2306_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~52_combout ),
	.datad(!\regs~2301_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h55AA55AA59595959;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \aluin2_A[7]~16 (
// Equation(s):
// \aluin2_A[7]~16_combout  = ( \regs~2323_combout  & ( ((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q )) # (\imem~60_combout ) ) ) # ( !\regs~2323_combout  & ( (\WideOr2~1_combout  & ((\PC[15]~DUPLICATE_q ) # (\imem~60_combout ))) ) )

	.dataa(!\imem~60_combout ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regs~2323_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~16 .extended_lut = "off";
defparam \aluin2_A[7]~16 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \aluin2_A[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \aluout_A~6 (
// Equation(s):
// \aluout_A~6_combout  = ( \regs~2399_combout  & ( \regs~2416_combout  & ( (!\imem~74_combout  & (\WideOr2~1_combout  & !\PC[15]~DUPLICATE_q )) ) ) ) # ( !\regs~2399_combout  & ( \regs~2416_combout  & ( ((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q )) # 
// (\imem~74_combout ) ) ) ) # ( \regs~2399_combout  & ( !\regs~2416_combout  & ( (!\WideOr2~1_combout ) # ((!\imem~74_combout  & !\PC[15]~DUPLICATE_q )) ) ) ) # ( !\regs~2399_combout  & ( !\regs~2416_combout  & ( (\WideOr2~1_combout  & ((\PC[15]~DUPLICATE_q 
// ) # (\imem~74_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\imem~74_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(!\regs~2399_combout ),
	.dataf(!\regs~2416_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~6 .extended_lut = "off";
defparam \aluout_A~6 .lut_mask = 64'h030FFCF0F3FF0C00;
defparam \aluout_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[7]~16_combout  & ( !\aluout_A~6_combout  & ( (!\aluout_A~1_combout  & ((!\regs~2328_combout ) # ((\aluin2_A[6]~17_combout  & !\regs~2394_combout )))) ) ) ) # ( !\aluin2_A[7]~16_combout  & ( !\aluout_A~6_combout  & ( 
// (\aluin2_A[6]~17_combout  & (!\regs~2394_combout  & (!\aluout_A~1_combout  & !\regs~2328_combout ))) ) ) )

	.dataa(!\aluin2_A[6]~17_combout ),
	.datab(!\regs~2394_combout ),
	.datac(!\aluout_A~1_combout ),
	.datad(!\regs~2328_combout ),
	.datae(!\aluin2_A[7]~16_combout ),
	.dataf(!\aluout_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h4000F04000000000;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N21
cyclonev_lcell_comb \aluout_A~5 (
// Equation(s):
// \aluout_A~5_combout  = ( \regs~2394_combout  & ( \regs~2389_combout  & ( (\WideOr2~1_combout  & ((!\imem~72_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\regs~2394_combout  & ( \regs~2389_combout  & ( (!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & 
// \imem~72_combout )) ) ) ) # ( \regs~2394_combout  & ( !\regs~2389_combout  & ( (!\WideOr2~1_combout ) # ((!\imem~72_combout ) # (\PC[15]~DUPLICATE_q )) ) ) ) # ( !\regs~2394_combout  & ( !\regs~2389_combout  & ( (\WideOr2~1_combout  & 
// (!\PC[15]~DUPLICATE_q  & \imem~72_combout )) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~72_combout ),
	.datae(!\regs~2394_combout ),
	.dataf(!\regs~2389_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~5 .extended_lut = "off";
defparam \aluout_A~5 .lut_mask = 64'h0050FFAFAAFA5505;
defparam \aluout_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( \WideOr2~1_combout  & ( \regs~2323_combout  & ( !\regs~2328_combout  $ (((!\imem~60_combout  & !\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2323_combout  & ( !\regs~2328_combout  ) ) ) # ( \WideOr2~1_combout  
// & ( !\regs~2323_combout  & ( !\regs~2328_combout  $ (((!\imem~60_combout  & !\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2323_combout  & ( \regs~2328_combout  ) ) )

	.dataa(!\imem~60_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2328_combout ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2323_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h0F0F7878F0F07878;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( !\aluout_A~2_combout  & ( (!\aluout_A~1_combout  & (!\aluout_A~6_combout  & !\aluout_A~5_combout )) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(gnd),
	.datac(!\aluout_A~6_combout ),
	.datad(!\aluout_A~5_combout ),
	.datae(gnd),
	.dataf(!\aluout_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'hA000A00000000000;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( \regs~2702_combout  & ( (!\regs~2724_combout  & ((\imem~86_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) # ( !\regs~2702_combout  & ( ((!\imem~83_combout  & (\imem~86_combout  & !\regs~2724_combout )) # (\imem~83_combout  & 
// ((!\regs~2724_combout ) # (\imem~86_combout )))) # (\PC[15]~DUPLICATE_q ) ) )

	.dataa(!\imem~83_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~86_combout ),
	.datad(!\regs~2724_combout ),
	.datae(gnd),
	.dataf(!\regs~2702_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'h7F377F373F003F00;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \LessThan0~24_combout  & ( \regs~2719_combout  & ( (!\regs~2724_combout ) # ((!\regs~2702_combout  & ((\WideOr2~1_combout ) # (\regs~2697_combout )))) ) ) ) # ( !\LessThan0~24_combout  & ( \regs~2719_combout  & ( 
// (!\WideOr2~1_combout  & ((!\regs~2724_combout ) # ((\regs~2697_combout  & !\regs~2702_combout )))) ) ) ) # ( \LessThan0~24_combout  & ( !\regs~2719_combout  & ( (!\WideOr2~1_combout  & (\regs~2697_combout  & (!\regs~2724_combout  & !\regs~2702_combout ))) 
// # (\WideOr2~1_combout  & (((!\regs~2724_combout ) # (!\regs~2702_combout )))) ) ) ) # ( !\LessThan0~24_combout  & ( !\regs~2719_combout  & ( (\regs~2697_combout  & (!\WideOr2~1_combout  & (!\regs~2724_combout  & !\regs~2702_combout ))) ) ) )

	.dataa(!\regs~2697_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2724_combout ),
	.datad(!\regs~2702_combout ),
	.datae(!\LessThan0~24_combout ),
	.dataf(!\regs~2719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h40007330C4C0F7F0;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( !\regs~2350_combout  & ( \regs~2372_combout  & ( (\imem~64_combout  & (!\PC[15]~DUPLICATE_q  & \imem~69_combout )) ) ) ) # ( \regs~2350_combout  & ( !\regs~2372_combout  & ( (\imem~69_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( 
// !\regs~2350_combout  & ( !\regs~2372_combout  & ( ((\imem~69_combout ) # (\PC[15]~DUPLICATE_q )) # (\imem~64_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~64_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~69_combout ),
	.datae(!\regs~2350_combout ),
	.dataf(!\regs~2372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h3FFF0FFF00300000;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \LessThan0~23_combout  & ( \regs~2367_combout  & ( (!\regs~2372_combout ) # ((!\regs~2350_combout  & ((\regs~2345_combout ) # (\WideOr2~1_combout )))) ) ) ) # ( !\LessThan0~23_combout  & ( \regs~2367_combout  & ( 
// (!\WideOr2~1_combout  & ((!\regs~2372_combout ) # ((!\regs~2350_combout  & \regs~2345_combout )))) ) ) ) # ( \LessThan0~23_combout  & ( !\regs~2367_combout  & ( (!\WideOr2~1_combout  & (!\regs~2350_combout  & (!\regs~2372_combout  & \regs~2345_combout ))) 
// # (\WideOr2~1_combout  & ((!\regs~2350_combout ) # ((!\regs~2372_combout )))) ) ) ) # ( !\LessThan0~23_combout  & ( !\regs~2367_combout  & ( (!\WideOr2~1_combout  & (!\regs~2350_combout  & (!\regs~2372_combout  & \regs~2345_combout ))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2350_combout ),
	.datac(!\regs~2372_combout ),
	.datad(!\regs~2345_combout ),
	.datae(!\LessThan0~23_combout ),
	.dataf(!\regs~2367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h008054D4A0A8F4FC;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( \imem~64_combout  & ( \regs~2345_combout  & ( !\regs~2350_combout  $ (((\PC[15]~DUPLICATE_q  & \WideOr2~1_combout ))) ) ) ) # ( !\imem~64_combout  & ( \regs~2345_combout  & ( !\regs~2350_combout  $ (\WideOr2~1_combout ) ) ) ) # ( 
// \imem~64_combout  & ( !\regs~2345_combout  & ( !\regs~2350_combout  $ (((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\imem~64_combout  & ( !\regs~2345_combout  & ( \regs~2350_combout  ) ) )

	.dataa(!\regs~2350_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\imem~64_combout ),
	.dataf(!\regs~2345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h55555959A5A5A9A9;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \aluout_A~4 (
// Equation(s):
// \aluout_A~4_combout  = ( \imem~69_combout  & ( \regs~2367_combout  & ( !\regs~2372_combout  ) ) ) # ( !\imem~69_combout  & ( \regs~2367_combout  & ( !\regs~2372_combout  $ (((!\PC[15]~DUPLICATE_q  & \WideOr2~1_combout ))) ) ) ) # ( \imem~69_combout  & ( 
// !\regs~2367_combout  & ( !\WideOr2~1_combout  $ (!\regs~2372_combout ) ) ) ) # ( !\imem~69_combout  & ( !\regs~2367_combout  & ( !\regs~2372_combout  $ (((!\PC[15]~DUPLICATE_q ) # (!\WideOr2~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2372_combout ),
	.datae(!\imem~69_combout ),
	.dataf(!\regs~2367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~4 .extended_lut = "off";
defparam \aluout_A~4 .lut_mask = 64'h03FC0FF0F30CFF00;
defparam \aluout_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !\aluout_A~5_combout  & ( !\aluout_A~4_combout  & ( (!\aluout_A~1_combout  & (!\aluout_A~2_combout  & (!\aluout_A~6_combout  & !\aluout_A~3_combout ))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\aluout_A~2_combout ),
	.datac(!\aluout_A~6_combout ),
	.datad(!\aluout_A~3_combout ),
	.datae(!\aluout_A~5_combout ),
	.dataf(!\aluout_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \aluout_A~9 (
// Equation(s):
// \aluout_A~9_combout  = ( \regs~2702_combout  & ( \regs~2697_combout  & ( (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & !\imem~83_combout )) ) ) ) # ( !\regs~2702_combout  & ( \regs~2697_combout  & ( (!\WideOr2~1_combout ) # ((\imem~83_combout ) # 
// (\PC[15]~DUPLICATE_q )) ) ) ) # ( \regs~2702_combout  & ( !\regs~2697_combout  & ( (!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & !\imem~83_combout )) ) ) ) # ( !\regs~2702_combout  & ( !\regs~2697_combout  & ( (\WideOr2~1_combout  & 
// ((\imem~83_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~83_combout ),
	.datad(gnd),
	.datae(!\regs~2702_combout ),
	.dataf(!\regs~2697_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~9 .extended_lut = "off";
defparam \aluout_A~9 .lut_mask = 64'h1515EAEABFBF4040;
defparam \aluout_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \regs~1537 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1537 .is_wysiwyg = "true";
defparam \regs~1537 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N44
dffeas \regs~1601 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1601 .is_wysiwyg = "true";
defparam \regs~1601 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N52
dffeas \regs~1569 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1569 .is_wysiwyg = "true";
defparam \regs~1569 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N20
dffeas \regs~1633 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1633 .is_wysiwyg = "true";
defparam \regs~1633 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \regs~2750 (
// Equation(s):
// \regs~2750_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1633_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1601_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1569_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1537_q  ) ) )

	.dataa(!\regs~1537_q ),
	.datab(!\regs~1601_q ),
	.datac(!\regs~1569_q ),
	.datad(!\regs~1633_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2750 .extended_lut = "off";
defparam \regs~2750 .lut_mask = 64'h55550F0F333300FF;
defparam \regs~2750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N22
dffeas \regs~545 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~545 .is_wysiwyg = "true";
defparam \regs~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \regs~577 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~577 .is_wysiwyg = "true";
defparam \regs~577 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N58
dffeas \regs~513 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~513 .is_wysiwyg = "true";
defparam \regs~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \regs~609feeder (
// Equation(s):
// \regs~609feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~609feeder .extended_lut = "off";
defparam \regs~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N43
dffeas \regs~609 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~609 .is_wysiwyg = "true";
defparam \regs~609 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \regs~2748 (
// Equation(s):
// \regs~2748_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~609_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~577_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~545_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~513_q  ) ) )

	.dataa(!\regs~545_q ),
	.datab(!\regs~577_q ),
	.datac(!\regs~513_q ),
	.datad(!\regs~609_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2748 .extended_lut = "off";
defparam \regs~2748 .lut_mask = 64'h0F0F5555333300FF;
defparam \regs~2748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N56
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N51
cyclonev_lcell_comb \regs~33feeder (
// Equation(s):
// \regs~33feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33feeder .extended_lut = "off";
defparam \regs~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N52
dffeas \regs~33DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33DUPLICATE .is_wysiwyg = "true";
defparam \regs~33DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N20
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N24
cyclonev_lcell_comb \regs~97feeder (
// Equation(s):
// \regs~97feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~97feeder .extended_lut = "off";
defparam \regs~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \regs~97DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97DUPLICATE .is_wysiwyg = "true";
defparam \regs~97DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N0
cyclonev_lcell_comb \regs~2747 (
// Equation(s):
// \regs~2747_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~97DUPLICATE_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~65_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~33DUPLICATE_q  ) ) ) # ( 
// !\imem~13_combout  & ( !\imem~18_combout  & ( \regs~1_q  ) ) )

	.dataa(!\regs~65_q ),
	.datab(!\regs~33DUPLICATE_q ),
	.datac(!\regs~1_q ),
	.datad(!\regs~97DUPLICATE_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2747 .extended_lut = "off";
defparam \regs~2747 .lut_mask = 64'h0F0F3333555500FF;
defparam \regs~2747 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \regs~1057 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1057 .is_wysiwyg = "true";
defparam \regs~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N55
dffeas \regs~1089 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1089 .is_wysiwyg = "true";
defparam \regs~1089 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N32
dffeas \regs~1121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1121 .is_wysiwyg = "true";
defparam \regs~1121 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \regs~1025 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1025 .is_wysiwyg = "true";
defparam \regs~1025 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N57
cyclonev_lcell_comb \regs~2749 (
// Equation(s):
// \regs~2749_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1121_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1089_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1057_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1025_q  ) ) )

	.dataa(!\regs~1057_q ),
	.datab(!\regs~1089_q ),
	.datac(!\regs~1121_q ),
	.datad(!\regs~1025_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2749 .extended_lut = "off";
defparam \regs~2749 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~2749 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \regs~2751 (
// Equation(s):
// \regs~2751_combout  = ( \regs~2747_combout  & ( \regs~2749_combout  & ( (!\imem~22_combout ) # ((!\imem~14_combout  & ((\regs~2748_combout ))) # (\imem~14_combout  & (\regs~2750_combout ))) ) ) ) # ( !\regs~2747_combout  & ( \regs~2749_combout  & ( 
// (!\imem~22_combout  & (((\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & ((\regs~2748_combout ))) # (\imem~14_combout  & (\regs~2750_combout )))) ) ) ) # ( \regs~2747_combout  & ( !\regs~2749_combout  & ( (!\imem~22_combout  & 
// (((!\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & ((\regs~2748_combout ))) # (\imem~14_combout  & (\regs~2750_combout )))) ) ) ) # ( !\regs~2747_combout  & ( !\regs~2749_combout  & ( (\imem~22_combout  & ((!\imem~14_combout  & 
// ((\regs~2748_combout ))) # (\imem~14_combout  & (\regs~2750_combout )))) ) ) )

	.dataa(!\regs~2750_combout ),
	.datab(!\regs~2748_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~2747_combout ),
	.dataf(!\regs~2749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2751 .extended_lut = "off";
defparam \regs~2751 .lut_mask = 64'h0305F30503F5F3F5;
defparam \regs~2751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \aluin2_A[1]~13 (
// Equation(s):
// \aluin2_A[1]~13_combout  = ( \regs~2746_combout  & ( (!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & \imem~93_combout )) ) ) # ( !\regs~2746_combout  & ( (!\PC[15]~DUPLICATE_q  & (\WideOr2~1_combout  & \imem~93_combout )) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\imem~93_combout ),
	.datae(!\regs~2746_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~13 .extended_lut = "off";
defparam \aluin2_A[1]~13 .lut_mask = 64'h000AF0FA000AF0FA;
defparam \aluin2_A[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \aluout_A~10 (
// Equation(s):
// \aluout_A~10_combout  = ( \regs~2719_combout  & ( !\regs~2724_combout  $ (((\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & !\imem~86_combout )))) ) ) # ( !\regs~2719_combout  & ( !\regs~2724_combout  $ (((!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & 
// !\imem~86_combout )))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~86_combout ),
	.datad(!\regs~2724_combout ),
	.datae(gnd),
	.dataf(!\regs~2719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~10 .extended_lut = "off";
defparam \aluout_A~10 .lut_mask = 64'h15EA15EABF40BF40;
defparam \aluout_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \aluin2_A[0]~12 (
// Equation(s):
// \aluin2_A[0]~12_combout  = ( \regs~2064_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[0]~3_combout ) ) ) # ( !\regs~2064_combout  & ( (\aluin2_A[0]~3_combout  & \WideOr2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[0]~3_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~12 .extended_lut = "off";
defparam \aluin2_A[0]~12 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( !\aluout_A~10_combout  & ( \aluin2_A[0]~12_combout  & ( (!\aluout_A~9_combout  & ((!\regs~2729_combout  & ((!\regs~2751_combout ) # (\aluin2_A[1]~13_combout ))) # (\regs~2729_combout  & (!\regs~2751_combout  & 
// \aluin2_A[1]~13_combout )))) ) ) ) # ( !\aluout_A~10_combout  & ( !\aluin2_A[0]~12_combout  & ( (!\aluout_A~9_combout  & (!\regs~2751_combout  & \aluin2_A[1]~13_combout )) ) ) )

	.dataa(!\regs~2729_combout ),
	.datab(!\aluout_A~9_combout ),
	.datac(!\regs~2751_combout ),
	.datad(!\aluin2_A[1]~13_combout ),
	.datae(!\aluout_A~10_combout ),
	.dataf(!\aluin2_A[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h00C0000080C80000;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \Equal0~4_combout  & ( \LessThan0~9_combout  ) ) # ( !\Equal0~4_combout  & ( \LessThan0~9_combout  & ( ((\Equal0~11_combout  & \LessThan0~8_combout )) # (\LessThan0~7_combout ) ) ) ) # ( \Equal0~4_combout  & ( 
// !\LessThan0~9_combout  & ( (((\Equal0~11_combout  & \LessThan0~8_combout )) # (\LessThan0~10_combout )) # (\LessThan0~7_combout ) ) ) ) # ( !\Equal0~4_combout  & ( !\LessThan0~9_combout  & ( ((\Equal0~11_combout  & \LessThan0~8_combout )) # 
// (\LessThan0~7_combout ) ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!\Equal0~11_combout ),
	.datac(!\LessThan0~10_combout ),
	.datad(!\LessThan0~8_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h55775F7F5577FFFF;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \LessThan0~6_combout  & ( \LessThan0~11_combout  & ( (\Equal0~1_combout  & (((\Equal0~10_combout ) # (\LessThan0~17_combout )) # (\LessThan0~5_combout ))) ) ) ) # ( !\LessThan0~6_combout  & ( \LessThan0~11_combout  & ( 
// (\Equal0~1_combout  & (((\Equal0~10_combout ) # (\LessThan0~17_combout )) # (\LessThan0~5_combout ))) ) ) ) # ( \LessThan0~6_combout  & ( !\LessThan0~11_combout  & ( (\Equal0~1_combout  & (((\Equal0~10_combout ) # (\LessThan0~17_combout )) # 
// (\LessThan0~5_combout ))) ) ) ) # ( !\LessThan0~6_combout  & ( !\LessThan0~11_combout  & ( (\Equal0~1_combout  & ((\LessThan0~17_combout ) # (\LessThan0~5_combout ))) ) ) )

	.dataa(!\LessThan0~5_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\LessThan0~17_combout ),
	.datad(!\Equal0~10_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h1313133313331333;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \WideOr2~1_combout  & ( \regs~2746_combout  & ( !\regs~2751_combout  $ (((!\imem~93_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2746_combout  & ( !\regs~2751_combout  ) ) ) # ( \WideOr2~1_combout  & 
// ( !\regs~2746_combout  & ( !\regs~2751_combout  $ (((!\imem~93_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2746_combout  & ( \regs~2751_combout  ) ) )

	.dataa(!\regs~2751_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~93_combout ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2746_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h55555959AAAA5959;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( \aluin2_A[0]~3_combout  & ( !\regs~2729_combout  $ (((!\WideOr2~1_combout  & !\regs~2064_combout ))) ) ) # ( !\aluin2_A[0]~3_combout  & ( !\regs~2729_combout  $ (((!\regs~2064_combout ) # (\WideOr2~1_combout ))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\regs~2064_combout ),
	.datad(!\regs~2729_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( !\Equal0~7_combout  & ( !\aluout_A~10_combout  & ( (!\Equal0~8_combout  & (!\aluout_A~9_combout  & (\Equal0~2_combout  & !\aluout_A~0_combout ))) ) ) )

	.dataa(!\Equal0~8_combout ),
	.datab(!\aluout_A~9_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\aluout_A~0_combout ),
	.datae(!\Equal0~7_combout ),
	.dataf(!\aluout_A~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h0800000000000000;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \Selector37~2_combout  & ( \Equal0~4_combout  & ( (!\Equal0~1_combout ) # ((!\Equal0~6_combout ) # ((!\LessThan0~3_combout ) # (!\Equal0~9_combout ))) ) ) ) # ( \Selector37~2_combout  & ( !\Equal0~4_combout  ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\LessThan0~3_combout ),
	.datad(!\Equal0~9_combout ),
	.datae(!\Selector37~2_combout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( \LessThan0~18_combout  & ( \Selector31~8_combout  & ( \Selector31~7_combout  ) ) ) # ( !\LessThan0~18_combout  & ( \Selector31~8_combout  & ( \Selector31~7_combout  ) ) ) # ( \LessThan0~18_combout  & ( !\Selector31~8_combout  & 
// ( (\Selector31~7_combout  & ((\Selector31~11_combout ) # (\Selector31~10_combout ))) ) ) ) # ( !\LessThan0~18_combout  & ( !\Selector31~8_combout  & ( (\Selector31~7_combout  & (((\LessThan0~22_combout  & \Selector31~11_combout )) # 
// (\Selector31~10_combout ))) ) ) )

	.dataa(!\LessThan0~22_combout ),
	.datab(!\Selector31~7_combout ),
	.datac(!\Selector31~10_combout ),
	.datad(!\Selector31~11_combout ),
	.datae(!\LessThan0~18_combout ),
	.dataf(!\Selector31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h0313033333333333;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \regs~2223_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2240_combout ) # (\WideOr2~1_combout ))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(gnd),
	.datad(!\regs~2240_combout ),
	.datae(gnd),
	.dataf(!\regs~2223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h00000000CC44CC44;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N33
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Selector35~0_combout  & ( (!\Selector36~1_combout  & \Selector37~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0000000000F000F0;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \regs~2267_combout  & ( \Selector31~2_combout  & ( (!\aluin2_A[31]~5_combout ) # ((!\aluin2_A[30]~4_combout  & (!\regs~2245_combout  & !\LessThan1~2_combout )) # (\aluin2_A[30]~4_combout  & ((!\regs~2245_combout ) # 
// (!\LessThan1~2_combout )))) ) ) ) # ( !\regs~2267_combout  & ( \Selector31~2_combout  & ( (!\aluin2_A[31]~5_combout  & ((!\aluin2_A[30]~4_combout  & (!\regs~2245_combout  & !\LessThan1~2_combout )) # (\aluin2_A[30]~4_combout  & ((!\regs~2245_combout ) # 
// (!\LessThan1~2_combout ))))) ) ) )

	.dataa(!\aluin2_A[30]~4_combout ),
	.datab(!\regs~2245_combout ),
	.datac(!\LessThan1~2_combout ),
	.datad(!\aluin2_A[31]~5_combout ),
	.datae(!\regs~2267_combout ),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h00000000D400FFD4;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N42
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\aluout_A~0_combout  & ( \Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_A~0_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h00000000FFFF0000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !\Selector36~1_combout  & ( \Selector35~0_combout  & ( !\Selector37~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~2_combout ),
	.datad(gnd),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00000000F0F00000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Equal0~1_combout  & ( \Equal0~9_combout  & ( (\LessThan0~3_combout  & (\Selector31~0_combout  & (\Equal0~4_combout  & \Equal0~6_combout ))) ) ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Equal0~4_combout ),
	.datad(!\Equal0~6_combout ),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000000000000001;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \aluout_A~11 (
// Equation(s):
// \aluout_A~11_combout  = ( \regs~2157_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2174_combout ) # (\WideOr2~1_combout ))) ) ) # ( !\regs~2157_combout  & ( ((!\WideOr2~1_combout  & \regs~2174_combout )) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2174_combout ),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~11 .extended_lut = "off";
defparam \aluout_A~11 .lut_mask = 64'h2F2F2F2FD0D0D0D0;
defparam \aluout_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \regs~2218_combout  & ( (\WideOr2~1_combout  & (!\aluin2_A[13]~0_combout  & \regs~2201_combout )) ) ) # ( !\regs~2218_combout  & ( (!\aluin2_A[13]~0_combout  & \regs~2201_combout ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2201_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0C0C0C0C04040404;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \regs~2179_combout  & ( \WideOr2~1_combout  & ( (!\regs~2201_combout  & !\aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2179_combout  & ( !\WideOr2~1_combout  & ( (!\regs~2196_combout  & (!\aluin2_A[13]~0_combout  & 
// (!\regs~2201_combout  $ (\regs~2218_combout )))) ) ) )

	.dataa(!\regs~2201_combout ),
	.datab(!\regs~2196_combout ),
	.datac(!\regs~2218_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2179_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h000084000000AA00;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \LessThan1~0_combout  & ( \LessThan1~5_combout  & ( (!\aluout_A~11_combout  & ((!\aluin2_A[25]~9_combout ) # (\regs~2135_combout ))) ) ) ) # ( \LessThan1~0_combout  & ( !\LessThan1~5_combout  & ( (!\aluout_A~11_combout  & 
// ((!\regs~2135_combout  & (!\aluin2_A[25]~9_combout  & \LessThan1~6_combout )) # (\regs~2135_combout  & ((!\aluin2_A[25]~9_combout ) # (\LessThan1~6_combout ))))) ) ) )

	.dataa(!\regs~2135_combout ),
	.datab(!\aluin2_A[25]~9_combout ),
	.datac(!\aluout_A~11_combout ),
	.datad(!\LessThan1~6_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h000040D00000D0D0;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \regs~2113_combout  & ( \aluin2_A[27]~7_combout  & ( (!\aluin2_A[28]~8_combout ) # ((\regs~2157_combout  & (\regs~2091_combout  & !\aluin2_A[26]~6_combout ))) ) ) ) # ( !\regs~2113_combout  & ( \aluin2_A[27]~7_combout  & ( 
// (\regs~2157_combout  & (!\aluin2_A[28]~8_combout  & (\regs~2091_combout  & !\aluin2_A[26]~6_combout ))) ) ) ) # ( \regs~2113_combout  & ( !\aluin2_A[27]~7_combout  & ( (!\aluin2_A[28]~8_combout ) # (((\regs~2157_combout  & !\aluin2_A[26]~6_combout )) # 
// (\regs~2091_combout )) ) ) ) # ( !\regs~2113_combout  & ( !\aluin2_A[27]~7_combout  & ( (!\aluin2_A[28]~8_combout  & (((\regs~2157_combout  & !\aluin2_A[26]~6_combout )) # (\regs~2091_combout ))) ) ) )

	.dataa(!\regs~2157_combout ),
	.datab(!\aluin2_A[28]~8_combout ),
	.datac(!\regs~2091_combout ),
	.datad(!\aluin2_A[26]~6_combout ),
	.datae(!\regs~2113_combout ),
	.dataf(!\aluin2_A[27]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h4C0CDFCF0400CDCC;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \LessThan1~3_combout  & ( (((!\aluin2_A[22]~1_combout  & \regs~2069_combout )) # (\LessThan1~4_combout )) # (\LessThan1~7_combout ) ) ) # ( !\LessThan1~3_combout  & ( (\LessThan1~4_combout ) # (\LessThan1~7_combout ) ) )

	.dataa(!\aluin2_A[22]~1_combout ),
	.datab(!\LessThan1~7_combout ),
	.datac(!\LessThan1~4_combout ),
	.datad(!\regs~2069_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h3F3F3F3F3FBF3FBF;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \aluin2_A[9]~15_combout  & ( (\regs~2306_combout  & (\regs~2399_combout  & !\aluin2_A[8]~14_combout )) ) ) # ( !\aluin2_A[9]~15_combout  & ( ((\regs~2306_combout  & !\aluin2_A[8]~14_combout )) # (\regs~2399_combout ) ) )

	.dataa(!\regs~2306_combout ),
	.datab(gnd),
	.datac(!\regs~2399_combout ),
	.datad(!\aluin2_A[8]~14_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h5F0F5F0F05000500;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \LessThan1~23 (
// Equation(s):
// \LessThan1~23_combout  = ( \aluin2_A[6]~17_combout  & ( (\regs~2328_combout  & !\aluin2_A[7]~16_combout ) ) ) # ( !\aluin2_A[6]~17_combout  & ( (!\regs~2328_combout  & (\regs~2394_combout  & !\aluin2_A[7]~16_combout )) # (\regs~2328_combout  & 
// ((!\aluin2_A[7]~16_combout ) # (\regs~2394_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~2328_combout ),
	.datac(!\regs~2394_combout ),
	.datad(!\aluin2_A[7]~16_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~23 .extended_lut = "off";
defparam \LessThan1~23 .lut_mask = 64'h3F033F0333003300;
defparam \LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \aluin2_A[5]~19 (
// Equation(s):
// \aluin2_A[5]~19_combout  = ( \regs~2367_combout  & ( (!\WideOr2~1_combout ) # ((\PC[15]~DUPLICATE_q ) # (\imem~69_combout )) ) ) # ( !\regs~2367_combout  & ( (\WideOr2~1_combout  & ((\PC[15]~DUPLICATE_q ) # (\imem~69_combout ))) ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\imem~69_combout ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regs~2367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~19 .extended_lut = "off";
defparam \aluin2_A[5]~19 .lut_mask = 64'h03330333CFFFCFFF;
defparam \aluin2_A[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( \aluin2_A[5]~19_combout  & ( !\aluout_A~2_combout  & ( (!\aluin2_A[4]~18_combout  & (\regs~2372_combout  & (!\aluout_A~5_combout  & \regs~2350_combout ))) ) ) ) # ( !\aluin2_A[5]~19_combout  & ( !\aluout_A~2_combout  & ( 
// (!\aluout_A~5_combout  & (((!\aluin2_A[4]~18_combout  & \regs~2350_combout )) # (\regs~2372_combout ))) ) ) )

	.dataa(!\aluin2_A[4]~18_combout ),
	.datab(!\regs~2372_combout ),
	.datac(!\aluout_A~5_combout ),
	.datad(!\regs~2350_combout ),
	.datae(!\aluin2_A[5]~19_combout ),
	.dataf(!\aluout_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'h30B0002000000000;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \LessThan1~22_combout  & ( (!\aluout_A~1_combout  & !\aluout_A~6_combout ) ) ) # ( !\LessThan1~22_combout  & ( (!\aluout_A~1_combout  & (\LessThan1~23_combout  & !\aluout_A~6_combout )) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(gnd),
	.datac(!\LessThan1~23_combout ),
	.datad(!\aluout_A~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0A000A00AA00AA00;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \regs~2575_combout  & ( \regs~2553_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2592_combout ) # (!\regs~2570_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2575_combout  & ( \regs~2553_combout  & ( 
// (!\aluin2_A[13]~0_combout  & (((!\regs~2592_combout  & !\regs~2570_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( \regs~2575_combout  & ( !\regs~2553_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2592_combout ) # (\WideOr2~1_combout ))) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2592_combout ),
	.datad(!\regs~2570_combout ),
	.datae(!\regs~2575_combout ),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0000A2A2A222AAA2;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \aluin2_A[18]~22_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~23_combout  & (((\regs~2509_combout  & \LessThan1~17_combout )) # (\regs~2531_combout ))) # (\aluin2_A[19]~23_combout  & (\regs~2509_combout  & 
// (\LessThan1~17_combout  & \regs~2531_combout ))) ) ) ) # ( !\aluin2_A[18]~22_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~23_combout  & (((\regs~2531_combout ) # (\LessThan1~17_combout )) # (\regs~2509_combout ))) # (\aluin2_A[19]~23_combout  & 
// (\regs~2531_combout  & ((\LessThan1~17_combout ) # (\regs~2509_combout )))) ) ) )

	.dataa(!\aluin2_A[19]~23_combout ),
	.datab(!\regs~2509_combout ),
	.datac(!\LessThan1~17_combout ),
	.datad(!\regs~2531_combout ),
	.datae(!\aluin2_A[18]~22_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h000000002ABF02AB;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \regs~2504_combout  & ( \regs~2465_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2482_combout  & \regs~2487_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2504_combout  & ( \regs~2465_combout  & ( 
// (!\aluin2_A[13]~0_combout  & ((!\regs~2482_combout ) # ((\regs~2487_combout ) # (\WideOr2~1_combout )))) ) ) ) # ( \regs~2504_combout  & ( !\regs~2465_combout  & ( (\WideOr2~1_combout  & (\regs~2487_combout  & !\aluin2_A[13]~0_combout )) ) ) ) # ( 
// !\regs~2504_combout  & ( !\regs~2465_combout  & ( (\regs~2487_combout  & !\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\regs~2482_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2487_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2504_combout ),
	.dataf(!\regs~2465_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0F000300BF003B00;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \regs~2636_combout  & ( \regs~2597_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2614_combout  & \regs~2619_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2636_combout  & ( \regs~2597_combout  & ( 
// (!\aluin2_A[13]~0_combout  & (((!\regs~2614_combout ) # (\regs~2619_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( \regs~2636_combout  & ( !\regs~2597_combout  & ( (\WideOr2~1_combout  & (\regs~2619_combout  & !\aluin2_A[13]~0_combout )) ) ) ) # ( 
// !\regs~2636_combout  & ( !\regs~2597_combout  & ( (\regs~2619_combout  & !\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2614_combout ),
	.datac(!\regs~2619_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2636_combout ),
	.dataf(!\regs~2597_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0F000500DF005D00;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \WideOr2~1_combout  & ( \regs~2663_combout  & ( !\aluin2_A[10]~2_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2663_combout  & ( (!\aluin2_A[10]~2_combout  & ((!\regs~2680_combout ) # ((\regs~2641_combout  & 
// !\regs~2658_combout )))) ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2663_combout  & ( (!\aluin2_A[10]~2_combout  & \regs~2641_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2663_combout  & ( (!\aluin2_A[10]~2_combout  & (\regs~2641_combout  & 
// (!\regs~2680_combout  & !\regs~2658_combout ))) ) ) )

	.dataa(!\aluin2_A[10]~2_combout ),
	.datab(!\regs~2641_combout ),
	.datac(!\regs~2680_combout ),
	.datad(!\regs~2658_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h20002222A2A0AAAA;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \aluin2_A[12]~20_combout  & ( \LessThan1~14_combout  & ( (!\aluin2_A[13]~21_combout  & ((\regs~2443_combout ) # (\regs~2421_combout ))) # (\aluin2_A[13]~21_combout  & (\regs~2421_combout  & \regs~2443_combout )) ) ) ) # ( 
// !\aluin2_A[12]~20_combout  & ( \LessThan1~14_combout  & ( (!\aluin2_A[13]~21_combout ) # (\regs~2443_combout ) ) ) ) # ( \aluin2_A[12]~20_combout  & ( !\LessThan1~14_combout  & ( (!\aluin2_A[13]~21_combout  & \regs~2443_combout ) ) ) ) # ( 
// !\aluin2_A[12]~20_combout  & ( !\LessThan1~14_combout  & ( (!\aluin2_A[13]~21_combout  & ((\regs~2443_combout ) # (\regs~2421_combout ))) # (\aluin2_A[13]~21_combout  & (\regs~2421_combout  & \regs~2443_combout )) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~21_combout ),
	.datac(!\regs~2421_combout ),
	.datad(!\regs~2443_combout ),
	.datae(!\aluin2_A[12]~20_combout ),
	.dataf(!\LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0CCF00CCCCFF0CCF;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \LessThan1~15_combout  & ( \LessThan0~4_combout  & ( (((\LessThan1~13_combout ) # (\LessThan1~16_combout )) # (\LessThan1~18_combout )) # (\Equal0~5_combout ) ) ) ) # ( !\LessThan1~15_combout  & ( \LessThan0~4_combout  & ( 
// ((\LessThan1~13_combout ) # (\LessThan1~16_combout )) # (\LessThan1~18_combout ) ) ) ) # ( \LessThan1~15_combout  & ( !\LessThan0~4_combout  & ( (\LessThan1~16_combout ) # (\LessThan1~18_combout ) ) ) ) # ( !\LessThan1~15_combout  & ( 
// !\LessThan0~4_combout  & ( (\LessThan1~16_combout ) # (\LessThan1~18_combout ) ) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\LessThan1~18_combout ),
	.datac(!\LessThan1~16_combout ),
	.datad(!\LessThan1~13_combout ),
	.datae(!\LessThan1~15_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h3F3F3F3F3FFF7FFF;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \aluin2_A[2]~10 (
// Equation(s):
// \aluin2_A[2]~10_combout  = ( \WideOr2~1_combout  & ( \regs~2697_combout  & ( (\imem~83_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2697_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2697_combout  & ( (\imem~83_combout ) # 
// (\PC[15]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~83_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2697_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~10 .extended_lut = "off";
defparam \aluin2_A[2]~10 .lut_mask = 64'h000055FFFFFF55FF;
defparam \aluin2_A[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \regs~2751_combout  & ( ((!\imem~93_combout ) # ((!\aluin2_A[0]~3_combout  & \regs~2729_combout ))) # (\PC[15]~DUPLICATE_q ) ) ) # ( !\regs~2751_combout  & ( (!\aluin2_A[0]~3_combout  & (\regs~2729_combout  & ((!\imem~93_combout 
// ) # (\PC[15]~DUPLICATE_q )))) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~3_combout ),
	.datac(!\imem~93_combout ),
	.datad(!\regs~2729_combout ),
	.datae(gnd),
	.dataf(!\regs~2751_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'h00C400C4F5FDF5FD;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \LessThan1~21_combout  & ( \regs~2746_combout  & ( (!\regs~2729_combout  & (\regs~2751_combout  & ((\WideOr2~1_combout )))) # (\regs~2729_combout  & (((\regs~2751_combout  & !\regs~2064_combout )) # (\WideOr2~1_combout ))) ) ) ) 
// # ( !\LessThan1~21_combout  & ( \regs~2746_combout  & ( (\regs~2729_combout  & (\regs~2751_combout  & (!\regs~2064_combout  & !\WideOr2~1_combout ))) ) ) ) # ( \LessThan1~21_combout  & ( !\regs~2746_combout  & ( ((\regs~2729_combout  & 
// ((!\regs~2064_combout ) # (\WideOr2~1_combout )))) # (\regs~2751_combout ) ) ) ) # ( !\LessThan1~21_combout  & ( !\regs~2746_combout  & ( (!\WideOr2~1_combout  & (((\regs~2729_combout  & !\regs~2064_combout )) # (\regs~2751_combout ))) ) ) )

	.dataa(!\regs~2729_combout ),
	.datab(!\regs~2751_combout ),
	.datac(!\regs~2064_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\LessThan1~21_combout ),
	.dataf(!\regs~2746_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h7300737710001077;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \aluin2_A[2]~10_combout  & ( \LessThan1~9_combout  & ( (!\regs~2702_combout  & (!\aluin2_A[3]~11_combout  & \regs~2724_combout )) # (\regs~2702_combout  & ((!\aluin2_A[3]~11_combout ) # (\regs~2724_combout ))) ) ) ) # ( 
// !\aluin2_A[2]~10_combout  & ( \LessThan1~9_combout  & ( (!\aluin2_A[3]~11_combout ) # (\regs~2724_combout ) ) ) ) # ( \aluin2_A[2]~10_combout  & ( !\LessThan1~9_combout  & ( (!\aluin2_A[3]~11_combout  & \regs~2724_combout ) ) ) ) # ( 
// !\aluin2_A[2]~10_combout  & ( !\LessThan1~9_combout  & ( (!\regs~2702_combout  & (!\aluin2_A[3]~11_combout  & \regs~2724_combout )) # (\regs~2702_combout  & ((!\aluin2_A[3]~11_combout ) # (\regs~2724_combout ))) ) ) )

	.dataa(!\regs~2702_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[3]~11_combout ),
	.datad(!\regs~2724_combout ),
	.datae(!\aluin2_A[2]~10_combout ),
	.dataf(!\LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h50F500F0F0FF50F5;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( \LessThan1~19_combout  & ( \LessThan1~10_combout  ) ) # ( !\LessThan1~19_combout  & ( \LessThan1~10_combout  & ( (\Equal0~10_combout  & (((\LessThan1~12_combout ) # (\Equal0~4_combout )) # (\LessThan1~11_combout ))) ) ) ) # ( 
// \LessThan1~19_combout  & ( !\LessThan1~10_combout  ) ) # ( !\LessThan1~19_combout  & ( !\LessThan1~10_combout  & ( (\Equal0~10_combout  & ((\LessThan1~12_combout ) # (\LessThan1~11_combout ))) ) ) )

	.dataa(!\LessThan1~11_combout ),
	.datab(!\Equal0~4_combout ),
	.datac(!\LessThan1~12_combout ),
	.datad(!\Equal0~10_combout ),
	.datae(!\LessThan1~19_combout ),
	.dataf(!\LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h005FFFFF007FFFFF;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \LessThan1~8_combout  & ( \LessThan1~20_combout  & ( ((\Selector31~3_combout  & !\Equal0~3_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\LessThan1~8_combout  & ( \LessThan1~20_combout  & ( ((\Selector31~3_combout  & 
// ((!\Equal0~1_combout ) # (!\Equal0~3_combout )))) # (\Selector31~1_combout ) ) ) ) # ( \LessThan1~8_combout  & ( !\LessThan1~20_combout  & ( ((\Selector31~3_combout  & !\Equal0~3_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\LessThan1~8_combout  & ( 
// !\LessThan1~20_combout  & ( (\Selector31~1_combout ) # (\Selector31~3_combout ) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Selector31~3_combout ),
	.datac(!\Equal0~3_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\LessThan1~8_combout ),
	.dataf(!\LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h33FF30FF32FF30FF;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N33
cyclonev_lcell_comb \Selector31~15 (
// Equation(s):
// \Selector31~15_combout  = ( \Selector31~12_combout  & ( \Selector31~4_combout  & ( (!\Selector33~0_combout ) # ((!\Selector38~0_combout  & (\Selector31~6_combout )) # (\Selector38~0_combout  & ((\Selector31~14_combout )))) ) ) ) # ( 
// !\Selector31~12_combout  & ( \Selector31~4_combout  & ( (!\Selector38~0_combout  & (((!\Selector33~0_combout )) # (\Selector31~6_combout ))) # (\Selector38~0_combout  & (((\Selector33~0_combout  & \Selector31~14_combout )))) ) ) ) # ( 
// \Selector31~12_combout  & ( !\Selector31~4_combout  & ( (!\Selector38~0_combout  & (\Selector31~6_combout  & (\Selector33~0_combout ))) # (\Selector38~0_combout  & (((!\Selector33~0_combout ) # (\Selector31~14_combout )))) ) ) ) # ( 
// !\Selector31~12_combout  & ( !\Selector31~4_combout  & ( (\Selector33~0_combout  & ((!\Selector38~0_combout  & (\Selector31~6_combout )) # (\Selector38~0_combout  & ((\Selector31~14_combout ))))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector31~6_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector31~14_combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\Selector31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~15 .extended_lut = "off";
defparam \Selector31~15 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Selector31~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N32
dffeas \aluout_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[0] .is_wysiwyg = "true";
defparam \aluout_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \pcgood_B[0]~28 (
// Equation(s):
// \pcgood_B[0]~28_combout  = ( \isjump_D~0_combout  & ( \regs~2729_combout  ) ) # ( !\isjump_D~0_combout  & ( PC[0] ) )

	.dataa(gnd),
	.datab(!\regs~2729_combout ),
	.datac(!PC[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[0]~28 .extended_lut = "off";
defparam \pcgood_B[0]~28 .lut_mask = 64'h0F0F0F0F33333333;
defparam \pcgood_B[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \PC[0]~1 (
// Equation(s):
// \PC[0]~1_combout  = ( PC[0] & ( \pcgood_B[0]~28_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !PC[0] & ( \pcgood_B[0]~28_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\flush_D~5_combout  & ((!\Equal1~2_combout ) # 
// (!\Equal1~9_combout )))) ) ) ) # ( PC[0] & ( !\pcgood_B[0]~28_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~2_combout  & \Equal1~9_combout )) # (\flush_D~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Equal1~2_combout ),
	.datac(!\Equal1~9_combout ),
	.datad(!\flush_D~5_combout ),
	.datae(!PC[0]),
	.dataf(!\pcgood_B[0]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~1 .extended_lut = "off";
defparam \PC[0]~1 .lut_mask = 64'h0000015554005555;
defparam \PC[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \pcplus_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[0] .is_wysiwyg = "true";
defparam \pcplus_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \wregval_M[0]~72 (
// Equation(s):
// \wregval_M[0]~72_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[0]) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & ((pcplus_M[0])))) # (\selaluout_M~q  & (((aluout_M[0])))) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!aluout_M[0]),
	.datad(!pcplus_M[0]),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~72 .extended_lut = "off";
defparam \wregval_M[0]~72 .lut_mask = 64'h03470347CFCFCFCF;
defparam \wregval_M[0]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \wregval_M[0]~73 (
// Equation(s):
// \wregval_M[0]~73_combout  = ( \dbus[0]~105_combout  & ( \wregval_M[0]~72_combout  & ( (!\wregval_M[29]~2_combout ) # ((\wregval_M[0]~71_combout ) # (\wregval_M[25]~1_combout )) ) ) ) # ( !\dbus[0]~105_combout  & ( \wregval_M[0]~72_combout  & ( 
// (!\wregval_M[29]~2_combout ) # (((\dbus[0]~103_combout  & \wregval_M[25]~1_combout )) # (\wregval_M[0]~71_combout )) ) ) )

	.dataa(!\dbus[0]~103_combout ),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[0]~71_combout ),
	.datae(!\dbus[0]~105_combout ),
	.dataf(!\wregval_M[0]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~73 .extended_lut = "off";
defparam \wregval_M[0]~73 .lut_mask = 64'h00000000CDFFCFFF;
defparam \wregval_M[0]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \regs~1760feeder (
// Equation(s):
// \regs~1760feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1760feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1760feeder .extended_lut = "off";
defparam \regs~1760feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1760feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N44
dffeas \regs~1760 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1760 .is_wysiwyg = "true";
defparam \regs~1760 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \regs~1728 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1728 .is_wysiwyg = "true";
defparam \regs~1728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \regs~1696feeder (
// Equation(s):
// \regs~1696feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1696feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1696feeder .extended_lut = "off";
defparam \regs~1696feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1696feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N8
dffeas \regs~1696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1696 .is_wysiwyg = "true";
defparam \regs~1696 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N10
dffeas \regs~1568 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1568 .is_wysiwyg = "true";
defparam \regs~1568 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \regs~1536DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1536DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1536DUPLICATE .is_wysiwyg = "true";
defparam \regs~1536DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N3
cyclonev_lcell_comb \regs~2764 (
// Equation(s):
// \regs~2764_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1536DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1568_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1600_q ))) # (\imem~30_combout  & (\regs~1632_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1568_q ),
	.datab(!\regs~1632_q ),
	.datac(!\regs~1600_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1536DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2764 .extended_lut = "on";
defparam \regs~2764 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2764 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \regs~1664feeder (
// Equation(s):
// \regs~1664feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1664feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1664feeder .extended_lut = "off";
defparam \regs~1664feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1664feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \regs~1664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1664 .is_wysiwyg = "true";
defparam \regs~1664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \regs~2060 (
// Equation(s):
// \regs~2060_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2764_combout ))))) # (\imem~23_combout  & (((!\regs~2764_combout  & (\regs~1664_q )) # (\regs~2764_combout  & ((\regs~1696_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2764_combout ))))) # (\imem~23_combout  & (((!\regs~2764_combout  & ((\regs~1728_q ))) # (\regs~2764_combout  & (\regs~1760_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1760_q ),
	.datac(!\regs~1728_q ),
	.datad(!\regs~1696_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2764_combout ),
	.datag(!\regs~1664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2060 .extended_lut = "on";
defparam \regs~2060 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2060 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \regs~224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~224 .is_wysiwyg = "true";
defparam \regs~224 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \regs~160feeder (
// Equation(s):
// \regs~160feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~160feeder .extended_lut = "off";
defparam \regs~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N34
dffeas \regs~160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~160 .is_wysiwyg = "true";
defparam \regs~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \regs~192feeder (
// Equation(s):
// \regs~192feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~192feeder .extended_lut = "off";
defparam \regs~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \regs~192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~192 .is_wysiwyg = "true";
defparam \regs~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N53
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \regs~2752 (
// Equation(s):
// \regs~2752_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~0_q ))) # (\imem~30_combout  & (\regs~32_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~64_q ))) # (\imem~30_combout  & (\regs~96_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~32_q ),
	.datab(!\regs~96_q ),
	.datac(!\regs~64_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2752 .extended_lut = "on";
defparam \regs~2752 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N10
dffeas \regs~128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~128 .is_wysiwyg = "true";
defparam \regs~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \regs~2048 (
// Equation(s):
// \regs~2048_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2752_combout )))) # (\imem~23_combout  & ((!\regs~2752_combout  & ((\regs~128_q ))) # (\regs~2752_combout  & (\regs~160_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2752_combout )))) # (\imem~23_combout  & ((!\regs~2752_combout  & ((\regs~192_q ))) # (\regs~2752_combout  & (\regs~224_q ))))) ) )

	.dataa(!\regs~224_q ),
	.datab(!\regs~160_q ),
	.datac(!\regs~192_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2752_combout ),
	.datag(!\regs~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2048 .extended_lut = "on";
defparam \regs~2048 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2048 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \regs~1248feeder (
// Equation(s):
// \regs~1248feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1248feeder .extended_lut = "off";
defparam \regs~1248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \regs~1248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1248 .is_wysiwyg = "true";
defparam \regs~1248 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \regs~1216feeder (
// Equation(s):
// \regs~1216feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1216feeder .extended_lut = "off";
defparam \regs~1216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \regs~1216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1216 .is_wysiwyg = "true";
defparam \regs~1216 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N46
dffeas \regs~1184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1184 .is_wysiwyg = "true";
defparam \regs~1184 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N2
dffeas \regs~1120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1120 .is_wysiwyg = "true";
defparam \regs~1120 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N47
dffeas \regs~1056DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1056DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1056DUPLICATE .is_wysiwyg = "true";
defparam \regs~1056DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \regs~2756 (
// Equation(s):
// \regs~2756_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1024_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1056DUPLICATE_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & 
// (((\regs~1088_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1120_q )))) ) )

	.dataa(!\regs~1120_q ),
	.datab(!\regs~1056DUPLICATE_q ),
	.datac(!\regs~1088_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1024_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2756 .extended_lut = "on";
defparam \regs~2756 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2756 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \regs~1152feeder (
// Equation(s):
// \regs~1152feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1152feeder .extended_lut = "off";
defparam \regs~1152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \regs~1152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1152 .is_wysiwyg = "true";
defparam \regs~1152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \regs~2052 (
// Equation(s):
// \regs~2052_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2756_combout ))))) # (\imem~23_combout  & (((!\regs~2756_combout  & (\regs~1152_q )) # (\regs~2756_combout  & ((\regs~1184_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2756_combout ))))) # (\imem~23_combout  & (((!\regs~2756_combout  & ((\regs~1216_q ))) # (\regs~2756_combout  & (\regs~1248_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1248_q ),
	.datac(!\regs~1216_q ),
	.datad(!\regs~1184_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2756_combout ),
	.datag(!\regs~1152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2052 .extended_lut = "on";
defparam \regs~2052 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \regs~736feeder (
// Equation(s):
// \regs~736feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~736feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~736feeder .extended_lut = "off";
defparam \regs~736feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~736feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N31
dffeas \regs~736 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~736 .is_wysiwyg = "true";
defparam \regs~736 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \regs~672feeder (
// Equation(s):
// \regs~672feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~672feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~672feeder .extended_lut = "off";
defparam \regs~672feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~672feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \regs~672 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~672 .is_wysiwyg = "true";
defparam \regs~672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \regs~704feeder (
// Equation(s):
// \regs~704feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~704feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~704feeder .extended_lut = "off";
defparam \regs~704feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~704feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N10
dffeas \regs~704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~704 .is_wysiwyg = "true";
defparam \regs~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \regs~608 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~608 .is_wysiwyg = "true";
defparam \regs~608 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \regs~2760 (
// Equation(s):
// \regs~2760_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~512_q ))) # (\imem~30_combout  & (\regs~544_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~576_q ))) # (\imem~30_combout  & (\regs~608_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~608_q ),
	.datab(!\regs~544_q ),
	.datac(!\regs~576_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2760 .extended_lut = "on";
defparam \regs~2760 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2760 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \regs~640feeder (
// Equation(s):
// \regs~640feeder_combout  = ( \wregval_M[0]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~640feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~640feeder .extended_lut = "off";
defparam \regs~640feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~640feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \regs~640 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~640 .is_wysiwyg = "true";
defparam \regs~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \regs~2056 (
// Equation(s):
// \regs~2056_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2760_combout )))) # (\imem~23_combout  & ((!\regs~2760_combout  & ((\regs~640_q ))) # (\regs~2760_combout  & (\regs~672_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2760_combout )))) # (\imem~23_combout  & ((!\regs~2760_combout  & ((\regs~704_q ))) # (\regs~2760_combout  & (\regs~736_q ))))) ) )

	.dataa(!\regs~736_q ),
	.datab(!\regs~672_q ),
	.datac(!\regs~704_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2760_combout ),
	.datag(!\regs~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2056 .extended_lut = "on";
defparam \regs~2056 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \regs~2064 (
// Equation(s):
// \regs~2064_combout  = ( \regs~2052_combout  & ( \regs~2056_combout  & ( (!\imem~3_combout  & (((\imem~6_combout ) # (\regs~2048_combout )))) # (\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2060_combout ))) ) ) ) # ( !\regs~2052_combout  & ( 
// \regs~2056_combout  & ( (!\imem~3_combout  & (((\imem~6_combout ) # (\regs~2048_combout )))) # (\imem~3_combout  & (\regs~2060_combout  & ((\imem~6_combout )))) ) ) ) # ( \regs~2052_combout  & ( !\regs~2056_combout  & ( (!\imem~3_combout  & 
// (((\regs~2048_combout  & !\imem~6_combout )))) # (\imem~3_combout  & (((!\imem~6_combout )) # (\regs~2060_combout ))) ) ) ) # ( !\regs~2052_combout  & ( !\regs~2056_combout  & ( (!\imem~3_combout  & (((\regs~2048_combout  & !\imem~6_combout )))) # 
// (\imem~3_combout  & (\regs~2060_combout  & ((\imem~6_combout )))) ) ) )

	.dataa(!\regs~2060_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\regs~2048_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2052_combout ),
	.dataf(!\regs~2056_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2064 .extended_lut = "off";
defparam \regs~2064 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regs~2064 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N37
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2064_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \dbus[0]~102 (
// Equation(s):
// \dbus[0]~102_combout  = ( wmemval_M[0] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~102 .extended_lut = "off";
defparam \dbus[0]~102 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[0]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \dbus[0]~116 (
// Equation(s):
// \dbus[0]~116_combout  = ( \dbus[0]~105_combout  & ( \dbus[0]~102_combout  ) ) # ( !\dbus[0]~105_combout  & ( \dbus[0]~102_combout  ) ) # ( \dbus[0]~105_combout  & ( !\dbus[0]~102_combout  ) ) # ( !\dbus[0]~105_combout  & ( !\dbus[0]~102_combout  & ( 
// (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(!\dbus[0]~105_combout ),
	.dataf(!\dbus[0]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~116 .extended_lut = "off";
defparam \dbus[0]~116 .lut_mask = 64'h1D00FFFFFFFFFFFF;
defparam \dbus[0]~116 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~116_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF140A0801D0850225001140FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \dbus[0]~103 (
// Equation(s):
// \dbus[0]~103_combout  = ( \dbus[0]~102_combout  ) # ( !\dbus[0]~102_combout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))))) ) )

	.dataa(!\dbus~1_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(gnd),
	.dataf(!\dbus[0]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~103 .extended_lut = "off";
defparam \dbus[0]~103 .lut_mask = 64'h082A082AFFFFFFFF;
defparam \dbus[0]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \timer|Add1~121 (
// Equation(s):
// \timer|Add1~121_sumout  = SUM(( \timer|cnt [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add1~122  = CARRY(( \timer|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~121_sumout ),
	.cout(\timer|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~121 .extended_lut = "off";
defparam \timer|Add1~121 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \timer|cnt~6 (
// Equation(s):
// \timer|cnt~6_combout  = ( !\timer|atLim~combout  & ( (\timer|cnt~1_combout  & \timer|Add1~121_sumout ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt~1_combout ),
	.datac(!\timer|Add1~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~6 .extended_lut = "off";
defparam \timer|cnt~6 .lut_mask = 64'h0303030300000000;
defparam \timer|cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \timer|cnt~12 (
// Equation(s):
// \timer|cnt~12_combout  = ( !\timer|wrCnt~0_combout  & ( (((\timer|lim[0]~1_combout  & (!\timer|cnt~0_combout  & \timer|cnt [0]))) # (\timer|cnt~6_combout )) ) ) # ( \timer|wrCnt~0_combout  & ( (((\dbus[0]~105_combout )) # (\timer|cnt~6_combout )) # 
// (\dbus[0]~103_combout ) ) )

	.dataa(!\dbus[0]~103_combout ),
	.datab(!\timer|cnt~6_combout ),
	.datac(!\dbus[0]~105_combout ),
	.datad(!\timer|cnt~0_combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [0]),
	.datag(!\timer|lim[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~12 .extended_lut = "on";
defparam \timer|cnt~12 .lut_mask = 64'h33337F7F3F337F7F;
defparam \timer|cnt~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N37
dffeas \timer|cnt[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[0] .is_wysiwyg = "true";
defparam \timer|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \timer|Add1~125 (
// Equation(s):
// \timer|Add1~125_sumout  = SUM(( \timer|cnt [1] ) + ( GND ) + ( \timer|Add1~122  ))
// \timer|Add1~126  = CARRY(( \timer|cnt [1] ) + ( GND ) + ( \timer|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~125_sumout ),
	.cout(\timer|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~125 .extended_lut = "off";
defparam \timer|Add1~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \timer|cnt~7 (
// Equation(s):
// \timer|cnt~7_combout  = ( !\timer|atLim~combout  & ( (\timer|cnt~1_combout  & \timer|Add1~125_sumout ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt~1_combout ),
	.datac(!\timer|Add1~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~7 .extended_lut = "off";
defparam \timer|cnt~7 .lut_mask = 64'h0303030300000000;
defparam \timer|cnt~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \timer|overrun~0 (
// Equation(s):
// \timer|overrun~0_combout  = ( \timer|ready~q  & ( \timer|ready~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|ready~1_combout ),
	.datae(gnd),
	.dataf(!\timer|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|overrun~0 .extended_lut = "off";
defparam \timer|overrun~0 .lut_mask = 64'h0000000000FF00FF;
defparam \timer|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2746_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N45
cyclonev_lcell_comb \dbus[1]~106 (
// Equation(s):
// \dbus[1]~106_combout  = ( wmemval_M[1] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~106 .extended_lut = "off";
defparam \dbus[1]~106 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[1]~106 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~117_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044A40A1D0050025C019010000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N27
cyclonev_lcell_comb \dbus[1]~117 (
// Equation(s):
// \dbus[1]~117_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & !\dbus~1_combout )) # (\dbus[1]~106_combout )) # 
// (\dbus[1]~110_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( ((!\dbus~1_combout ) # (\dbus[1]~106_combout )) # (\dbus[1]~110_combout ) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & !\dbus~1_combout )) # (\dbus[1]~106_combout )) # (\dbus[1]~110_combout ) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dbus[1]~106_combout ) # (\dbus[1]~110_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(!\dbus[1]~110_combout ),
	.datac(!\dbus[1]~106_combout ),
	.datad(!\dbus~1_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~117 .extended_lut = "off";
defparam \dbus[1]~117 .lut_mask = 64'h3F3F7F3FFF3F7F3F;
defparam \dbus[1]~117 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~117_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \dbus[1]~107 (
// Equation(s):
// \dbus[1]~107_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dbus~1_combout ) # (\dbus[1]~106_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  
// & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( ((!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dbus[1]~106_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( ((!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dbus[1]~106_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \dbus[1]~106_combout  ) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dbus[1]~106_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~107 .extended_lut = "off";
defparam \dbus[1]~107 .lut_mask = 64'h0F0F0FAFAF0FAFAF;
defparam \dbus[1]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \timer|overrun~1 (
// Equation(s):
// \timer|overrun~1_combout  = ( \timer|overrun~q  & ( \dbus[1]~110_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( !\timer|overrun~q  & ( \dbus[1]~110_combout  & ( (\timer|overrun~0_combout  & !\timer|wrCnt~0_combout ) ) ) ) # ( \timer|overrun~q  & ( 
// !\dbus[1]~110_combout  & ( (!\timer|wrCnt~0_combout  & (((!\timer|ready~0_combout ) # (\dbus[1]~107_combout )) # (\timer|overrun~0_combout ))) ) ) ) # ( !\timer|overrun~q  & ( !\dbus[1]~110_combout  & ( (\timer|overrun~0_combout  & !\timer|wrCnt~0_combout 
// ) ) ) )

	.dataa(!\timer|overrun~0_combout ),
	.datab(!\dbus[1]~107_combout ),
	.datac(!\timer|ready~0_combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|overrun~q ),
	.dataf(!\dbus[1]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|overrun~1 .extended_lut = "off";
defparam \timer|overrun~1 .lut_mask = 64'h5500F7005500FF00;
defparam \timer|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N44
dffeas \timer|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|overrun .is_wysiwyg = "true";
defparam \timer|overrun .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \timer|lim[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[1]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[1] .is_wysiwyg = "true";
defparam \timer|lim[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \dbus[1]~119 (
// Equation(s):
// \dbus[1]~119_combout  = ( !\dbus[8]~5_combout  & ( (\timer|DBUS[31]~1_combout  & ((!\dbus[2]~3_combout  & (((\timer|lim [1])))) # (\dbus[2]~3_combout  & (\timer|overrun~q  & ((!\wrmem_M~q ) # (\timer|lim [1])))))) ) ) # ( \dbus[8]~5_combout  & ( 
// (\timer|DBUS[31]~1_combout  & ((!\dbus[2]~3_combout  & (((\timer|cnt [1])))) # (\dbus[2]~3_combout  & (\timer|overrun~q  & ((!\wrmem_M~q ) # (\timer|cnt [1])))))) ) )

	.dataa(!\dbus[2]~3_combout ),
	.datab(!\wrmem_M~q ),
	.datac(!\timer|cnt [1]),
	.datad(!\timer|DBUS[31]~1_combout ),
	.datae(!\dbus[8]~5_combout ),
	.dataf(!\timer|overrun~q ),
	.datag(!\timer|lim [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~119 .extended_lut = "on";
defparam \dbus[1]~119 .lut_mask = 64'h000A000A004F004F;
defparam \dbus[1]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \switches|overrun~0 (
// Equation(s):
// \switches|overrun~0_combout  = ( \switches|overrun~q  & ( \switches|ready~q  & ( (((!\switches|wrSctrl~combout ) # (\switches|ready~1_combout )) # (\dbus[1]~107_combout )) # (\dbus[1]~110_combout ) ) ) ) # ( !\switches|overrun~q  & ( \switches|ready~q  & 
// ( \switches|ready~1_combout  ) ) ) # ( \switches|overrun~q  & ( !\switches|ready~q  & ( ((!\switches|wrSctrl~combout ) # (\dbus[1]~107_combout )) # (\dbus[1]~110_combout ) ) ) )

	.dataa(!\dbus[1]~110_combout ),
	.datab(!\dbus[1]~107_combout ),
	.datac(!\switches|wrSctrl~combout ),
	.datad(!\switches|ready~1_combout ),
	.datae(!\switches|overrun~q ),
	.dataf(!\switches|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~0 .extended_lut = "off";
defparam \switches|overrun~0 .lut_mask = 64'h0000F7F700FFF7FF;
defparam \switches|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N2
dffeas \switches|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|overrun~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|overrun .is_wysiwyg = "true";
defparam \switches|overrun .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N33
cyclonev_lcell_comb \dbus[1]~108 (
// Equation(s):
// \dbus[1]~108_combout  = ( \dbus[1]~0_combout  & ( aluout_M[2] & ( (!\wrmem_M~q  & ((!\aluout_M[4]~DUPLICATE_q  & ((\switches|sdata [1]))) # (\aluout_M[4]~DUPLICATE_q  & (\switches|overrun~q )))) # (\wrmem_M~q  & (((\switches|sdata [1])))) ) ) ) # ( 
// !\dbus[1]~0_combout  & ( aluout_M[2] & ( \switches|sdata [1] ) ) ) # ( \dbus[1]~0_combout  & ( !aluout_M[2] & ( \switches|sdata [1] ) ) ) # ( !\dbus[1]~0_combout  & ( !aluout_M[2] & ( \switches|sdata [1] ) ) )

	.dataa(!\switches|overrun~q ),
	.datab(!\switches|sdata [1]),
	.datac(!\wrmem_M~q ),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(!\dbus[1]~0_combout ),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~108 .extended_lut = "off";
defparam \dbus[1]~108 .lut_mask = 64'h3333333333333353;
defparam \dbus[1]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N45
cyclonev_lcell_comb \dbus[1]~109 (
// Equation(s):
// \dbus[1]~109_combout  = ( \switches|DBUS[31]~0_combout  & ( \dbus[1]~108_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[1]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|DBUS[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~109 .extended_lut = "off";
defparam \dbus[1]~109 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[1]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \keys|overrun~0 (
// Equation(s):
// \keys|overrun~0_combout  = ( \keys|Equal2~1_combout  & ( (!\keys|Equal2~0_combout  & (\keys|ready~q  & ((!\keys|prev[3]~1_combout ) # (!\Equal4~5_combout )))) ) ) # ( !\keys|Equal2~1_combout  & ( (\keys|ready~q  & ((!\keys|prev[3]~1_combout ) # 
// (!\Equal4~5_combout ))) ) )

	.dataa(!\keys|prev[3]~1_combout ),
	.datab(!\keys|Equal2~0_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!\keys|ready~q ),
	.datae(gnd),
	.dataf(!\keys|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~0 .extended_lut = "off";
defparam \keys|overrun~0 .lut_mask = 64'h00FA00FA00C800C8;
defparam \keys|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \dbus[1]~118 (
// Equation(s):
// \dbus[1]~118_combout  = ( \dbus[1]~108_combout  & ( \switches|DBUS[31]~0_combout  ) ) # ( !\dbus[1]~108_combout  & ( \switches|DBUS[31]~0_combout  & ( (\keys|DBUS[31]~1_combout  & ((!\dbus[3]~100_combout  & ((!\KEY[1]~input_o ))) # (\dbus[3]~100_combout  
// & (\keys|overrun~q )))) ) ) ) # ( \dbus[1]~108_combout  & ( !\switches|DBUS[31]~0_combout  & ( (\keys|DBUS[31]~1_combout  & ((!\dbus[3]~100_combout  & ((!\KEY[1]~input_o ))) # (\dbus[3]~100_combout  & (\keys|overrun~q )))) ) ) ) # ( !\dbus[1]~108_combout  
// & ( !\switches|DBUS[31]~0_combout  & ( (\keys|DBUS[31]~1_combout  & ((!\dbus[3]~100_combout  & ((!\KEY[1]~input_o ))) # (\dbus[3]~100_combout  & (\keys|overrun~q )))) ) ) )

	.dataa(!\dbus[3]~100_combout ),
	.datab(!\keys|overrun~q ),
	.datac(!\keys|DBUS[31]~1_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\dbus[1]~108_combout ),
	.dataf(!\switches|DBUS[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~118 .extended_lut = "off";
defparam \dbus[1]~118 .lut_mask = 64'h0B010B010B01FFFF;
defparam \dbus[1]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \keys|overrun~1 (
// Equation(s):
// \keys|overrun~1_combout  = ( \keys|overrun~q  & ( \dbus[1]~118_combout  ) ) # ( !\keys|overrun~q  & ( \dbus[1]~118_combout  & ( \keys|overrun~0_combout  ) ) ) # ( \keys|overrun~q  & ( !\dbus[1]~118_combout  & ( (((!\keys|wrKctrl~combout ) # 
// (\dbus[1]~119_combout )) # (\keys|overrun~0_combout )) # (\dbus[1]~107_combout ) ) ) ) # ( !\keys|overrun~q  & ( !\dbus[1]~118_combout  & ( \keys|overrun~0_combout  ) ) )

	.dataa(!\dbus[1]~107_combout ),
	.datab(!\keys|overrun~0_combout ),
	.datac(!\dbus[1]~119_combout ),
	.datad(!\keys|wrKctrl~combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\dbus[1]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~1 .extended_lut = "off";
defparam \keys|overrun~1 .lut_mask = 64'h3333FF7F3333FFFF;
defparam \keys|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N8
dffeas \keys|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|overrun .is_wysiwyg = "true";
defparam \keys|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \dbus[1]~110 (
// Equation(s):
// \dbus[1]~110_combout  = ( \dbus[1]~109_combout  & ( \keys|overrun~q  ) ) # ( !\dbus[1]~109_combout  & ( \keys|overrun~q  & ( ((\keys|DBUS[31]~1_combout  & ((!\KEY[1]~input_o ) # (\dbus[3]~100_combout )))) # (\dbus[1]~119_combout ) ) ) ) # ( 
// \dbus[1]~109_combout  & ( !\keys|overrun~q  ) ) # ( !\dbus[1]~109_combout  & ( !\keys|overrun~q  & ( ((!\dbus[3]~100_combout  & (!\KEY[1]~input_o  & \keys|DBUS[31]~1_combout ))) # (\dbus[1]~119_combout ) ) ) )

	.dataa(!\dbus[3]~100_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\dbus[1]~119_combout ),
	.datad(!\keys|DBUS[31]~1_combout ),
	.datae(!\dbus[1]~109_combout ),
	.dataf(!\keys|overrun~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~110 .extended_lut = "off";
defparam \dbus[1]~110 .lut_mask = 64'h0F8FFFFF0FDFFFFF;
defparam \dbus[1]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \timer|cnt~8 (
// Equation(s):
// \timer|cnt~8_combout  = ( !\timer|wrCnt~0_combout  & ( ((!\timer|cnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt [1]))))) # (\timer|cnt~7_combout ) ) ) # ( \timer|wrCnt~0_combout  & ( ((((\dbus[1]~107_combout )) # (\dbus[1]~110_combout )) # 
// (\timer|cnt~7_combout )) ) )

	.dataa(!\timer|cnt~0_combout ),
	.datab(!\timer|cnt~7_combout ),
	.datac(!\dbus[1]~110_combout ),
	.datad(!\dbus[1]~107_combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [1]),
	.datag(!\timer|lim[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~8 .extended_lut = "on";
defparam \timer|cnt~8 .lut_mask = 64'h33333FFF3B3B3FFF;
defparam \timer|cnt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \timer|cnt[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[1] .is_wysiwyg = "true";
defparam \timer|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \timer|Add1~113 (
// Equation(s):
// \timer|Add1~113_sumout  = SUM(( \timer|cnt [2] ) + ( GND ) + ( \timer|Add1~126  ))
// \timer|Add1~114  = CARRY(( \timer|cnt [2] ) + ( GND ) + ( \timer|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~113_sumout ),
	.cout(\timer|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~113 .extended_lut = "off";
defparam \timer|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \timer|cnt~3 (
// Equation(s):
// \timer|cnt~3_combout  = ( \timer|cnt~1_combout  & ( !\timer|atLim~combout  & ( \timer|Add1~113_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|Add1~113_sumout ),
	.datad(gnd),
	.datae(!\timer|cnt~1_combout ),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~3 .extended_lut = "off";
defparam \timer|cnt~3 .lut_mask = 64'h00000F0F00000000;
defparam \timer|cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \timer|cnt~4 (
// Equation(s):
// \timer|cnt~4_combout  = ( \timer|cnt~3_combout  & ( \timer|wrCnt~0_combout  ) ) # ( !\timer|cnt~3_combout  & ( \timer|wrCnt~0_combout  & ( (((\dbus[2]~91_combout ) # (\dbus[2]~112_combout )) # (\dbus[2]~92_combout )) # (\timer|cnt~2_combout ) ) ) ) # ( 
// \timer|cnt~3_combout  & ( !\timer|wrCnt~0_combout  ) ) # ( !\timer|cnt~3_combout  & ( !\timer|wrCnt~0_combout  & ( \timer|cnt~2_combout  ) ) )

	.dataa(!\timer|cnt~2_combout ),
	.datab(!\dbus[2]~92_combout ),
	.datac(!\dbus[2]~112_combout ),
	.datad(!\dbus[2]~91_combout ),
	.datae(!\timer|cnt~3_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~4 .extended_lut = "off";
defparam \timer|cnt~4 .lut_mask = 64'h5555FFFF7FFFFFFF;
defparam \timer|cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \timer|cnt[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[2] .is_wysiwyg = "true";
defparam \timer|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N9
cyclonev_lcell_comb \timer|Add1~117 (
// Equation(s):
// \timer|Add1~117_sumout  = SUM(( \timer|cnt [3] ) + ( GND ) + ( \timer|Add1~114  ))
// \timer|Add1~118  = CARRY(( \timer|cnt [3] ) + ( GND ) + ( \timer|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~117_sumout ),
	.cout(\timer|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~117 .extended_lut = "off";
defparam \timer|Add1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N27
cyclonev_lcell_comb \timer|cnt~5 (
// Equation(s):
// \timer|cnt~5_combout  = ( \timer|cnt~1_combout  & ( (\timer|Add1~117_sumout  & !\timer|atLim~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|Add1~117_sumout ),
	.datad(!\timer|atLim~combout ),
	.datae(gnd),
	.dataf(!\timer|cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~5 .extended_lut = "off";
defparam \timer|cnt~5 .lut_mask = 64'h000000000F000F00;
defparam \timer|cnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \timer|cnt~16 (
// Equation(s):
// \timer|cnt~16_combout  = ( !\timer|wrCnt~0_combout  & ( (((!\timer|cnt~0_combout  & (\timer|lim[0]~1_combout  & \timer|cnt [3]))) # (\timer|cnt~5_combout )) ) ) # ( \timer|wrCnt~0_combout  & ( ((((\timer|cnt~5_combout )) # (\dbus[3]~101_combout ))) # 
// (\dbus[3]~97_combout ) ) )

	.dataa(!\dbus[3]~97_combout ),
	.datab(!\timer|cnt~0_combout ),
	.datac(!\dbus[3]~101_combout ),
	.datad(!\timer|cnt~5_combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [3]),
	.datag(!\timer|lim[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~16 .extended_lut = "on";
defparam \timer|cnt~16 .lut_mask = 64'h00FF5FFF0CFF5FFF;
defparam \timer|cnt~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \timer|cnt[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[3] .is_wysiwyg = "true";
defparam \timer|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \timer|Add1~49 (
// Equation(s):
// \timer|Add1~49_sumout  = SUM(( \timer|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~118  ))
// \timer|Add1~50  = CARRY(( \timer|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~49_sumout ),
	.cout(\timer|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~49 .extended_lut = "off";
defparam \timer|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \timer|lim[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[4]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[4] .is_wysiwyg = "true";
defparam \timer|lim[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2345_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N41
dffeas \switches|sdata[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~44_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004801512400A5D08C120000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~44_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N15
cyclonev_lcell_comb \dbus[4]~42 (
// Equation(s):
// \dbus[4]~42_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~42 .extended_lut = "off";
defparam \dbus[4]~42 .lut_mask = 64'h00AA000055FF0000;
defparam \dbus[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N51
cyclonev_lcell_comb \dbus[4]~43 (
// Equation(s):
// \dbus[4]~43_combout  = ( \dbus[4]~42_combout  ) # ( !\dbus[4]~42_combout  & ( (!wmemval_M[4] & (((\switches|sdata[4]~DUPLICATE_q  & \dbus[2]~35_combout )))) # (wmemval_M[4] & (((\switches|sdata[4]~DUPLICATE_q  & \dbus[2]~35_combout )) # (\wrmem_M~q ))) ) 
// )

	.dataa(!wmemval_M[4]),
	.datab(!\wrmem_M~q ),
	.datac(!\switches|sdata[4]~DUPLICATE_q ),
	.datad(!\dbus[2]~35_combout ),
	.datae(gnd),
	.dataf(!\dbus[4]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~43 .extended_lut = "off";
defparam \dbus[4]~43 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \dbus[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \dbus[4]~44 (
// Equation(s):
// \dbus[4]~44_combout  = ( \timer|cnt[4]~DUPLICATE_q  & ( \dbus[2]~4_combout  & ( ((\dbus[8]~5_combout ) # (\dbus[4]~43_combout )) # (\timer|lim [4]) ) ) ) # ( !\timer|cnt[4]~DUPLICATE_q  & ( \dbus[2]~4_combout  & ( ((\timer|lim [4] & !\dbus[8]~5_combout )) 
// # (\dbus[4]~43_combout ) ) ) ) # ( \timer|cnt[4]~DUPLICATE_q  & ( !\dbus[2]~4_combout  & ( \dbus[4]~43_combout  ) ) ) # ( !\timer|cnt[4]~DUPLICATE_q  & ( !\dbus[2]~4_combout  & ( \dbus[4]~43_combout  ) ) )

	.dataa(!\timer|lim [4]),
	.datab(gnd),
	.datac(!\dbus[4]~43_combout ),
	.datad(!\dbus[8]~5_combout ),
	.datae(!\timer|cnt[4]~DUPLICATE_q ),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~44 .extended_lut = "off";
defparam \dbus[4]~44 .lut_mask = 64'h0F0F0F0F5F0F5FFF;
defparam \dbus[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N2
dffeas \timer|cnt[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[4] .is_wysiwyg = "true";
defparam \timer|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N0
cyclonev_lcell_comb \timer|cnt~80 (
// Equation(s):
// \timer|cnt~80_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [4]))) # (\timer|wrCnt~0_combout  & (((\dbus[4]~44_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (!\timer|atLim~combout  & (\timer|Add1~49_sumout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[4]~44_combout ))))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|atLim~combout ),
	.datac(!\timer|Add1~49_sumout ),
	.datad(!\dbus[4]~44_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~80 .extended_lut = "on";
defparam \timer|cnt~80 .lut_mask = 64'h0505040400FF00FF;
defparam \timer|cnt~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \timer|cnt[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N15
cyclonev_lcell_comb \timer|Add1~53 (
// Equation(s):
// \timer|Add1~53_sumout  = SUM(( \timer|cnt [5] ) + ( GND ) + ( \timer|Add1~50  ))
// \timer|Add1~54  = CARRY(( \timer|cnt [5] ) + ( GND ) + ( \timer|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~53_sumout ),
	.cout(\timer|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~53 .extended_lut = "off";
defparam \timer|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \timer|lim[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[5]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[5] .is_wysiwyg = "true";
defparam \timer|lim[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2367_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~47_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004A016144E11D650425FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~47_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \dbus[5]~45 (
// Equation(s):
// \dbus[5]~45_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~45 .extended_lut = "off";
defparam \dbus[5]~45 .lut_mask = 64'h303000003F3F0000;
defparam \dbus[5]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N35
dffeas \switches|sdata[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \dbus[5]~46 (
// Equation(s):
// \dbus[5]~46_combout  = ( \switches|sdata[5]~DUPLICATE_q  & ( (((wmemval_M[5] & \wrmem_M~q )) # (\dbus[2]~35_combout )) # (\dbus[5]~45_combout ) ) ) # ( !\switches|sdata[5]~DUPLICATE_q  & ( ((wmemval_M[5] & \wrmem_M~q )) # (\dbus[5]~45_combout ) ) )

	.dataa(!wmemval_M[5]),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[5]~45_combout ),
	.datad(!\dbus[2]~35_combout ),
	.datae(gnd),
	.dataf(!\switches|sdata[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~46 .extended_lut = "off";
defparam \dbus[5]~46 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \dbus[5]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \dbus[5]~47 (
// Equation(s):
// \dbus[5]~47_combout  = ( \dbus[2]~4_combout  & ( ((!\dbus[8]~5_combout  & (\timer|lim [5])) # (\dbus[8]~5_combout  & ((\timer|cnt [5])))) # (\dbus[5]~46_combout ) ) ) # ( !\dbus[2]~4_combout  & ( \dbus[5]~46_combout  ) )

	.dataa(!\timer|lim [5]),
	.datab(!\timer|cnt [5]),
	.datac(!\dbus[5]~46_combout ),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~47 .extended_lut = "off";
defparam \dbus[5]~47 .lut_mask = 64'h0F0F0F0F5F3F5F3F;
defparam \dbus[5]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \timer|cnt~76 (
// Equation(s):
// \timer|cnt~76_combout  = ( !\timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [5]))) # (\timer|wrCnt~0_combout  & ((((\dbus[5]~47_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (\timer|Add1~53_sumout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[5]~47_combout ))))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\timer|Add1~53_sumout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[5]~47_combout ),
	.datag(!\timer|cnt [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~76 .extended_lut = "on";
defparam \timer|cnt~76 .lut_mask = 64'h0404040037373733;
defparam \timer|cnt~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \timer|cnt[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~76_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[5] .is_wysiwyg = "true";
defparam \timer|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \timer|Add1~57 (
// Equation(s):
// \timer|Add1~57_sumout  = SUM(( \timer|cnt [6] ) + ( GND ) + ( \timer|Add1~54  ))
// \timer|Add1~58  = CARRY(( \timer|cnt [6] ) + ( GND ) + ( \timer|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~57_sumout ),
	.cout(\timer|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~57 .extended_lut = "off";
defparam \timer|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N2
dffeas \timer|cnt[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~72_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~50_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048014124A0A5D48C120000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~50_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \dbus[6]~48 (
// Equation(s):
// \dbus[6]~48_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & !\dbus~1_combout ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & !\dbus~1_combout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~48 .extended_lut = "off";
defparam \dbus[6]~48 .lut_mask = 64'h330033000F000F00;
defparam \dbus[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2389_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \dbus[6]~49 (
// Equation(s):
// \dbus[6]~49_combout  = ( \wrmem_M~q  & ( \dbus[2]~35_combout  & ( ((\switches|sdata [6]) # (wmemval_M[6])) # (\dbus[6]~48_combout ) ) ) ) # ( !\wrmem_M~q  & ( \dbus[2]~35_combout  & ( (\switches|sdata [6]) # (\dbus[6]~48_combout ) ) ) ) # ( \wrmem_M~q  & 
// ( !\dbus[2]~35_combout  & ( (wmemval_M[6]) # (\dbus[6]~48_combout ) ) ) ) # ( !\wrmem_M~q  & ( !\dbus[2]~35_combout  & ( \dbus[6]~48_combout  ) ) )

	.dataa(!\dbus[6]~48_combout ),
	.datab(gnd),
	.datac(!wmemval_M[6]),
	.datad(!\switches|sdata [6]),
	.datae(!\wrmem_M~q ),
	.dataf(!\dbus[2]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~49 .extended_lut = "off";
defparam \dbus[6]~49 .lut_mask = 64'h55555F5F55FF5FFF;
defparam \dbus[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N8
dffeas \timer|lim[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[6]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[6] .is_wysiwyg = "true";
defparam \timer|lim[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \dbus[6]~50 (
// Equation(s):
// \dbus[6]~50_combout  = ( \dbus[2]~4_combout  & ( ((!\dbus[8]~5_combout  & ((\timer|lim [6]))) # (\dbus[8]~5_combout  & (\timer|cnt[6]~DUPLICATE_q ))) # (\dbus[6]~49_combout ) ) ) # ( !\dbus[2]~4_combout  & ( \dbus[6]~49_combout  ) )

	.dataa(!\timer|cnt[6]~DUPLICATE_q ),
	.datab(!\dbus[6]~49_combout ),
	.datac(!\timer|lim [6]),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~50 .extended_lut = "off";
defparam \dbus[6]~50 .lut_mask = 64'h333333333F773F77;
defparam \dbus[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \timer|cnt~72 (
// Equation(s):
// \timer|cnt~72_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt[6]~DUPLICATE_q ))) # (\timer|wrCnt~0_combout  & (((\dbus[6]~50_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|Add1~57_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[6]~50_combout ))))) ) )

	.dataa(!\timer|Add1~57_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[6]~50_combout ),
	.datag(!\timer|cnt[6]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~72 .extended_lut = "on";
defparam \timer|cnt~72 .lut_mask = 64'h0300100003FF10FF;
defparam \timer|cnt~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \timer|cnt[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~72_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[6] .is_wysiwyg = "true";
defparam \timer|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N21
cyclonev_lcell_comb \timer|Add1~45 (
// Equation(s):
// \timer|Add1~45_sumout  = SUM(( \timer|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~58  ))
// \timer|Add1~46  = CARRY(( \timer|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~58  ))

	.dataa(!\timer|cnt[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~45_sumout ),
	.cout(\timer|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~45 .extended_lut = "off";
defparam \timer|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \timer|cnt[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[7] .is_wysiwyg = "true";
defparam \timer|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2323_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000101042005020400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N27
cyclonev_lcell_comb \dbus[7]~39 (
// Equation(s):
// \dbus[7]~39_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~39 .extended_lut = "off";
defparam \dbus[7]~39 .lut_mask = 64'h00300030C0F0C0F0;
defparam \dbus[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N45
cyclonev_lcell_comb \dbus[7]~40 (
// Equation(s):
// \dbus[7]~40_combout  = ( \dbus[7]~39_combout  & ( \dbus[2]~35_combout  ) ) # ( !\dbus[7]~39_combout  & ( \dbus[2]~35_combout  & ( ((wmemval_M[7] & \wrmem_M~q )) # (\switches|sdata [7]) ) ) ) # ( \dbus[7]~39_combout  & ( !\dbus[2]~35_combout  ) ) # ( 
// !\dbus[7]~39_combout  & ( !\dbus[2]~35_combout  & ( (wmemval_M[7] & \wrmem_M~q ) ) ) )

	.dataa(!wmemval_M[7]),
	.datab(!\switches|sdata [7]),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!\dbus[7]~39_combout ),
	.dataf(!\dbus[2]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~40 .extended_lut = "off";
defparam \dbus[7]~40 .lut_mask = 64'h0505FFFF3737FFFF;
defparam \dbus[7]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N44
dffeas \timer|lim[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[7]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[7] .is_wysiwyg = "true";
defparam \timer|lim[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \dbus[7]~41 (
// Equation(s):
// \dbus[7]~41_combout  = ( \dbus[8]~5_combout  & ( ((\timer|cnt [7] & \dbus[2]~4_combout )) # (\dbus[7]~40_combout ) ) ) # ( !\dbus[8]~5_combout  & ( ((\timer|lim [7] & \dbus[2]~4_combout )) # (\dbus[7]~40_combout ) ) )

	.dataa(!\timer|cnt [7]),
	.datab(!\dbus[7]~40_combout ),
	.datac(!\timer|lim [7]),
	.datad(!\dbus[2]~4_combout ),
	.datae(!\dbus[8]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~41 .extended_lut = "off";
defparam \dbus[7]~41 .lut_mask = 64'h333F3377333F3377;
defparam \dbus[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \timer|cnt~84 (
// Equation(s):
// \timer|cnt~84_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt[7]~DUPLICATE_q ))) # (\timer|wrCnt~0_combout  & (((\dbus[7]~41_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (!\timer|atLim~combout  & (\timer|lim[0]~1_combout  & (\timer|Add1~45_sumout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[7]~41_combout ))))) ) )

	.dataa(!\timer|atLim~combout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|Add1~45_sumout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[7]~41_combout ),
	.datag(!\timer|cnt[7]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~84 .extended_lut = "on";
defparam \timer|cnt~84 .lut_mask = 64'h0300020003FF02FF;
defparam \timer|cnt~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N37
dffeas \timer|cnt[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \timer|Add1~41 (
// Equation(s):
// \timer|Add1~41_sumout  = SUM(( \timer|cnt [8] ) + ( GND ) + ( \timer|Add1~46  ))
// \timer|Add1~42  = CARRY(( \timer|cnt [8] ) + ( GND ) + ( \timer|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~41_sumout ),
	.cout(\timer|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~41 .extended_lut = "off";
defparam \timer|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2301_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010421052104200000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N3
cyclonev_lcell_comb \dbus[8]~36 (
// Equation(s):
// \dbus[8]~36_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~36 .extended_lut = "off";
defparam \dbus[8]~36 .lut_mask = 64'h00AA000055FF0000;
defparam \dbus[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N6
cyclonev_lcell_comb \dbus[8]~37 (
// Equation(s):
// \dbus[8]~37_combout  = ( wmemval_M[8] & ( \dbus[8]~36_combout  ) ) # ( !wmemval_M[8] & ( \dbus[8]~36_combout  ) ) # ( wmemval_M[8] & ( !\dbus[8]~36_combout  & ( ((\switches|sdata [8] & \dbus[2]~35_combout )) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[8] & ( 
// !\dbus[8]~36_combout  & ( (\switches|sdata [8] & \dbus[2]~35_combout ) ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\switches|sdata [8]),
	.datad(!\dbus[2]~35_combout ),
	.datae(!wmemval_M[8]),
	.dataf(!\dbus[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~37 .extended_lut = "off";
defparam \dbus[8]~37 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \dbus[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N16
dffeas \timer|lim[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[8]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[8] .is_wysiwyg = "true";
defparam \timer|lim[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \dbus[8]~38 (
// Equation(s):
// \dbus[8]~38_combout  = ( \dbus[8]~37_combout  & ( \timer|lim [8] ) ) # ( !\dbus[8]~37_combout  & ( \timer|lim [8] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [8]))) ) ) ) # ( \dbus[8]~37_combout  & ( !\timer|lim [8] ) ) # ( 
// !\dbus[8]~37_combout  & ( !\timer|lim [8] & ( (\timer|cnt [8] & (\dbus[8]~5_combout  & \dbus[2]~4_combout )) ) ) )

	.dataa(!\timer|cnt [8]),
	.datab(gnd),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\dbus[2]~4_combout ),
	.datae(!\dbus[8]~37_combout ),
	.dataf(!\timer|lim [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~38 .extended_lut = "off";
defparam \dbus[8]~38 .lut_mask = 64'h0005FFFF00F5FFFF;
defparam \dbus[8]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \timer|cnt~88 (
// Equation(s):
// \timer|cnt~88_combout  = ( !\timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [8]))) # (\timer|wrCnt~0_combout  & ((((\dbus[8]~38_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (\timer|Add1~41_sumout  & ((!\timer|atLim~combout ))))) # (\timer|wrCnt~0_combout  & ((((\dbus[8]~38_combout ))))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\timer|Add1~41_sumout ),
	.datad(!\dbus[8]~38_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|atLim~combout ),
	.datag(!\timer|cnt [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~88 .extended_lut = "on";
defparam \timer|cnt~88 .lut_mask = 64'h0437043704370033;
defparam \timer|cnt~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \timer|cnt[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~88_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[8] .is_wysiwyg = "true";
defparam \timer|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N27
cyclonev_lcell_comb \timer|Add1~61 (
// Equation(s):
// \timer|Add1~61_sumout  = SUM(( \timer|cnt [9] ) + ( GND ) + ( \timer|Add1~42  ))
// \timer|Add1~62  = CARRY(( \timer|cnt [9] ) + ( GND ) + ( \timer|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~61_sumout ),
	.cout(\timer|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~61 .extended_lut = "off";
defparam \timer|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \timer|cnt~68 (
// Equation(s):
// \timer|cnt~68_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt [9])))) # (\timer|wrCnt~0_combout  & (((\dbus[9]~53_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~61_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[9]~53_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[9]~53_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~61_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~68 .extended_lut = "on";
defparam \timer|cnt~68 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N43
dffeas \timer|cnt[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[9] .is_wysiwyg = "true";
defparam \timer|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \timer|Add1~105 (
// Equation(s):
// \timer|Add1~105_sumout  = SUM(( \timer|cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~62  ))
// \timer|Add1~106  = CARRY(( \timer|cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~105_sumout ),
	.cout(\timer|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~105 .extended_lut = "off";
defparam \timer|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N33
cyclonev_lcell_comb \timer|Add1~109 (
// Equation(s):
// \timer|Add1~109_sumout  = SUM(( \timer|cnt [11] ) + ( GND ) + ( \timer|Add1~106  ))
// \timer|Add1~110  = CARRY(( \timer|cnt [11] ) + ( GND ) + ( \timer|Add1~106  ))

	.dataa(!\timer|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~109_sumout ),
	.cout(\timer|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~109 .extended_lut = "off";
defparam \timer|Add1~109 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \timer|cnt~20 (
// Equation(s):
// \timer|cnt~20_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|cnt [11] & (\timer|lim[0]~1_combout ))) # (\timer|wrCnt~0_combout  & (((\dbus[11]~89_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~109_sumout  & (!\timer|atLim~combout  & (\timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[11]~89_combout ))))) ) )

	.dataa(!\timer|Add1~109_sumout ),
	.datab(!\timer|wrCnt~0_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[11]~89_combout ),
	.datag(!\timer|cnt [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~20 .extended_lut = "on";
defparam \timer|cnt~20 .lut_mask = 64'h000C0040333F3373;
defparam \timer|cnt~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \timer|cnt[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[11] .is_wysiwyg = "true";
defparam \timer|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \timer|Add1~65 (
// Equation(s):
// \timer|Add1~65_sumout  = SUM(( \timer|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~110  ))
// \timer|Add1~66  = CARRY(( \timer|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~65_sumout ),
	.cout(\timer|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~65 .extended_lut = "off";
defparam \timer|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \timer|cnt~64 (
// Equation(s):
// \timer|cnt~64_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & ((\timer|cnt[12]~DUPLICATE_q )))) # (\timer|wrCnt~0_combout  & (((\dbus[12]~56_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (((!\timer|atLim~combout  & \timer|Add1~65_sumout ))))) # (\timer|wrCnt~0_combout  & (((\dbus[12]~56_combout )))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[12]~56_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~65_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt[12]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~64 .extended_lut = "on";
defparam \timer|cnt~64 .lut_mask = 64'h0505005033333333;
defparam \timer|cnt~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \timer|cnt[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~64_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \timer|cnt~60 (
// Equation(s):
// \timer|cnt~60_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (\timer|lim[0]~1_combout  & (\timer|cnt [13]))) # (\timer|wrCnt~0_combout  & (((\dbus[13]~59_combout ))))) ) ) # ( \timer|cnt~0_combout  & ( (!\timer|wrCnt~0_combout  & 
// (\timer|Add1~69_sumout  & (\timer|lim[0]~1_combout  & (!\timer|atLim~combout )))) # (\timer|wrCnt~0_combout  & ((((\dbus[13]~59_combout ))))) ) )

	.dataa(!\timer|Add1~69_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\dbus[13]~59_combout ),
	.datag(!\timer|cnt [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~60 .extended_lut = "on";
defparam \timer|cnt~60 .lut_mask = 64'h0300100003FF10FF;
defparam \timer|cnt~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N8
dffeas \timer|cnt[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \timer|lim[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[13]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \dbus[13]~58 (
// Equation(s):
// \dbus[13]~58_combout  = ( \dbus[8]~5_combout  & ( \timer|lim[13]~DUPLICATE_q  & ( (\timer|cnt[13]~DUPLICATE_q  & \dbus[2]~4_combout ) ) ) ) # ( !\dbus[8]~5_combout  & ( \timer|lim[13]~DUPLICATE_q  & ( \dbus[2]~4_combout  ) ) ) # ( \dbus[8]~5_combout  & ( 
// !\timer|lim[13]~DUPLICATE_q  & ( (\timer|cnt[13]~DUPLICATE_q  & \dbus[2]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt[13]~DUPLICATE_q ),
	.datac(!\dbus[2]~4_combout ),
	.datad(gnd),
	.datae(!\dbus[8]~5_combout ),
	.dataf(!\timer|lim[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~58 .extended_lut = "off";
defparam \dbus[13]~58 .lut_mask = 64'h000003030F0F0303;
defparam \dbus[13]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2460_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002012904501F0024240000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N42
cyclonev_lcell_comb \dbus[13]~57 (
// Equation(s):
// \dbus[13]~57_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~57 .extended_lut = "off";
defparam \dbus[13]~57 .lut_mask = 64'h05050000F5F50000;
defparam \dbus[13]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \dbus[13]~59 (
// Equation(s):
// \dbus[13]~59_combout  = ( wmemval_M[13] & ( \dbus[13]~57_combout  ) ) # ( !wmemval_M[13] & ( \dbus[13]~57_combout  ) ) # ( wmemval_M[13] & ( !\dbus[13]~57_combout  & ( (\dbus[13]~58_combout ) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[13] & ( 
// !\dbus[13]~57_combout  & ( \dbus[13]~58_combout  ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[13]~58_combout ),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(!\dbus[13]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~59 .extended_lut = "off";
defparam \dbus[13]~59 .lut_mask = 64'h0F0F3F3FFFFFFFFF;
defparam \dbus[13]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \HexOut[13]~6 (
// Equation(s):
// \HexOut[13]~6_combout  = ( !wmemval_M[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[13]~6 .extended_lut = "off";
defparam \HexOut[13]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N8
dffeas \HexOut[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[13]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \wregval_M[13]~43 (
// Equation(s):
// \wregval_M[13]~43_combout  = ( HexOut[13] & ( (\selmemout_M~q  & ((!\dbus[13]~59_combout ) # (!\wregval_M[25]~1_combout ))) ) ) # ( !HexOut[13] & ( (\selmemout_M~q  & (!\wregval_M[10]~3_combout  & ((!\dbus[13]~59_combout ) # (!\wregval_M[25]~1_combout 
// )))) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\wregval_M[10]~3_combout ),
	.datac(!\dbus[13]~59_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~43 .extended_lut = "off";
defparam \wregval_M[13]~43 .lut_mask = 64'h4440444055505550;
defparam \wregval_M[13]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \wregval_M[13]~44 (
// Equation(s):
// \wregval_M[13]~44_combout  = ( aluout_M[13] & ( \wregval_M[13]~43_combout  & ( \selaluout_M~q  ) ) ) # ( aluout_M[13] & ( !\wregval_M[13]~43_combout  & ( (((\selpcplus_M~q  & pcplus_M[13])) # (\selmemout_M~q )) # (\selaluout_M~q ) ) ) ) # ( !aluout_M[13] 
// & ( !\wregval_M[13]~43_combout  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[13])) # (\selmemout_M~q ))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!pcplus_M[13]),
	.datac(!\selaluout_M~q ),
	.datad(!\selmemout_M~q ),
	.datae(!aluout_M[13]),
	.dataf(!\wregval_M[13]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~44 .extended_lut = "off";
defparam \wregval_M[13]~44 .lut_mask = 64'h10F01FFF00000F0F;
defparam \wregval_M[13]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \regs~1613 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1613 .is_wysiwyg = "true";
defparam \regs~1613 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \regs~2442 (
// Equation(s):
// \regs~2442_combout  = ( \imem~13_combout  & ( \imem~18_combout  & ( \regs~1645_q  ) ) ) # ( !\imem~13_combout  & ( \imem~18_combout  & ( \regs~1613_q  ) ) ) # ( \imem~13_combout  & ( !\imem~18_combout  & ( \regs~1581_q  ) ) ) # ( !\imem~13_combout  & ( 
// !\imem~18_combout  & ( \regs~1549_q  ) ) )

	.dataa(!\regs~1613_q ),
	.datab(!\regs~1549_q ),
	.datac(!\regs~1581_q ),
	.datad(!\regs~1645_q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2442 .extended_lut = "off";
defparam \regs~2442 .lut_mask = 64'h33330F0F555500FF;
defparam \regs~2442 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \regs~2441 (
// Equation(s):
// \regs~2441_combout  = ( \regs~1101_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~1069_q ))) # (\imem~18_combout  & (\regs~1133_q )) ) ) ) # ( !\regs~1101_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & ((\regs~1069_q ))) # 
// (\imem~18_combout  & (\regs~1133_q )) ) ) ) # ( \regs~1101_q  & ( !\imem~13_combout  & ( (\regs~1037_q ) # (\imem~18_combout ) ) ) ) # ( !\regs~1101_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & \regs~1037_q ) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~1133_q ),
	.datac(!\regs~1037_q ),
	.datad(!\regs~1069_q ),
	.datae(!\regs~1101_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2441 .extended_lut = "off";
defparam \regs~2441 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \regs~2441 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \regs~557 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~557 .is_wysiwyg = "true";
defparam \regs~557 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \regs~2440 (
// Equation(s):
// \regs~2440_combout  = ( \regs~525_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~557_q )) # (\imem~18_combout  & ((\regs~621_q ))) ) ) ) # ( !\regs~525_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~557_q )) # (\imem~18_combout  & 
// ((\regs~621_q ))) ) ) ) # ( \regs~525_q  & ( !\imem~13_combout  & ( (!\imem~18_combout ) # (\regs~589_q ) ) ) ) # ( !\regs~525_q  & ( !\imem~13_combout  & ( (\imem~18_combout  & \regs~589_q ) ) ) )

	.dataa(!\regs~557_q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~621_q ),
	.datad(!\regs~589_q ),
	.datae(!\regs~525_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2440 .extended_lut = "off";
defparam \regs~2440 .lut_mask = 64'h0033CCFF47474747;
defparam \regs~2440 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \regs~2439 (
// Equation(s):
// \regs~2439_combout  = ( \regs~109_q  & ( \imem~18_combout  & ( (\imem~13_combout ) # (\regs~77_q ) ) ) ) # ( !\regs~109_q  & ( \imem~18_combout  & ( (\regs~77_q  & !\imem~13_combout ) ) ) ) # ( \regs~109_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & 
// (\regs~13_q )) # (\imem~13_combout  & ((\regs~45_q ))) ) ) ) # ( !\regs~109_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~13_q )) # (\imem~13_combout  & ((\regs~45_q ))) ) ) )

	.dataa(!\regs~13_q ),
	.datab(!\regs~45_q ),
	.datac(!\regs~77_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~109_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2439 .extended_lut = "off";
defparam \regs~2439 .lut_mask = 64'h553355330F000FFF;
defparam \regs~2439 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \regs~2443 (
// Equation(s):
// \regs~2443_combout  = ( \regs~2440_combout  & ( \regs~2439_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & ((\regs~2441_combout ))) # (\imem~22_combout  & (\regs~2442_combout ))) ) ) ) # ( !\regs~2440_combout  & ( \regs~2439_combout  & ( 
// (!\imem~22_combout  & (((!\imem~14_combout ) # (\regs~2441_combout )))) # (\imem~22_combout  & (\regs~2442_combout  & ((\imem~14_combout )))) ) ) ) # ( \regs~2440_combout  & ( !\regs~2439_combout  & ( (!\imem~22_combout  & (((\regs~2441_combout  & 
// \imem~14_combout )))) # (\imem~22_combout  & (((!\imem~14_combout )) # (\regs~2442_combout ))) ) ) ) # ( !\regs~2440_combout  & ( !\regs~2439_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2441_combout ))) # (\imem~22_combout  & 
// (\regs~2442_combout )))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~2442_combout ),
	.datac(!\regs~2441_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~2440_combout ),
	.dataf(!\regs~2439_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2443 .extended_lut = "off";
defparam \regs~2443 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regs~2443 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \regs~2443_combout  & ( \aluin2_A[13]~21_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & ((!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\regs~2443_combout  & ( \aluin2_A[13]~21_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # 
// ( \regs~2443_combout  & ( !\aluin2_A[13]~21_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) 
// # ( !\regs~2443_combout  & ( !\aluin2_A[13]~21_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector37~2_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\regs~2443_combout ),
	.dataf(!\aluin2_A[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000E0068006800A4;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \Selector33~0_combout  & ( \Add1~69_sumout  & ( ((\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~69_sumout )))) # (\Selector18~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add1~69_sumout  & ( 
// ((\Selector30~0_combout  & (\Selector35~0_combout  & \Add2~69_sumout ))) # (\Selector18~0_combout ) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h000001FF000045FF;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N49
dffeas \aluout_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13] .is_wysiwyg = "true";
defparam \aluout_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~56_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~56_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000012954515729640CFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N36
cyclonev_lcell_comb \dbus[12]~54 (
// Equation(s):
// \dbus[12]~54_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~54 .extended_lut = "off";
defparam \dbus[12]~54 .lut_mask = 64'h05050000AFAF0000;
defparam \dbus[12]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N38
dffeas \timer|lim[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[12]~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[12] .is_wysiwyg = "true";
defparam \timer|lim[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \timer|cnt[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~64_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[12] .is_wysiwyg = "true";
defparam \timer|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \dbus[12]~55 (
// Equation(s):
// \dbus[12]~55_combout  = ( \timer|cnt [12] & ( (\dbus[2]~4_combout  & ((\dbus[8]~5_combout ) # (\timer|lim [12]))) ) ) # ( !\timer|cnt [12] & ( (\timer|lim [12] & (\dbus[2]~4_combout  & !\dbus[8]~5_combout )) ) )

	.dataa(!\timer|lim [12]),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~55 .extended_lut = "off";
defparam \dbus[12]~55 .lut_mask = 64'h05000500050F050F;
defparam \dbus[12]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \dbus[12]~56 (
// Equation(s):
// \dbus[12]~56_combout  = ( \dbus[12]~55_combout  ) # ( !\dbus[12]~55_combout  & ( ((wmemval_M[12] & \wrmem_M~q )) # (\dbus[12]~54_combout ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[12]),
	.datac(!\dbus[12]~54_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[12]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~56 .extended_lut = "off";
defparam \dbus[12]~56 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[12]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \wregval_M[12]~41 (
// Equation(s):
// \wregval_M[12]~41_combout  = ( !\wregval_M[25]~1_combout  & ( \dbus[12]~56_combout  & ( (\selmemout_M~q  & ((!\wregval_M[10]~3_combout ) # (\HexOut[12]~DUPLICATE_q ))) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[12]~56_combout  & ( (\selmemout_M~q  & 
// ((!\wregval_M[10]~3_combout ) # (\HexOut[12]~DUPLICATE_q ))) ) ) ) # ( !\wregval_M[25]~1_combout  & ( !\dbus[12]~56_combout  & ( (\selmemout_M~q  & ((!\wregval_M[10]~3_combout ) # (\HexOut[12]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\HexOut[12]~DUPLICATE_q ),
	.datac(!\selmemout_M~q ),
	.datad(!\wregval_M[10]~3_combout ),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[12]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~41 .extended_lut = "off";
defparam \wregval_M[12]~41 .lut_mask = 64'h0F030F030F030000;
defparam \wregval_M[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \wregval_M[12]~42 (
// Equation(s):
// \wregval_M[12]~42_combout  = ( \selmemout_M~q  & ( \wregval_M[12]~41_combout  & ( (\selaluout_M~q  & aluout_M[12]) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[12]~41_combout  & ( (\selaluout_M~q  & aluout_M[12]) ) ) ) # ( \selmemout_M~q  & ( 
// !\wregval_M[12]~41_combout  & ( (!\selaluout_M~q ) # (aluout_M[12]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[12]~41_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & (pcplus_M[12]))) # (\selaluout_M~q  & (((aluout_M[12])))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!pcplus_M[12]),
	.datac(!\selaluout_M~q ),
	.datad(!aluout_M[12]),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[12]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~42 .extended_lut = "off";
defparam \wregval_M[12]~42 .lut_mask = 64'h101FF0FF000F000F;
defparam \wregval_M[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N26
dffeas \regs~1132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1132 .is_wysiwyg = "true";
defparam \regs~1132 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \regs~1644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1644 .is_wysiwyg = "true";
defparam \regs~1644 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \regs~108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108 .is_wysiwyg = "true";
defparam \regs~108 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \regs~2420 (
// Equation(s):
// \regs~2420_combout  = ( \regs~108_q  & ( \regs~620_q  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & (\regs~1132_q )) # (\imem~22_combout  & ((\regs~1644_q )))) ) ) ) # ( !\regs~108_q  & ( \regs~620_q  & ( (!\imem~22_combout  & (\regs~1132_q  & 
// (\imem~14_combout ))) # (\imem~22_combout  & (((!\imem~14_combout ) # (\regs~1644_q )))) ) ) ) # ( \regs~108_q  & ( !\regs~620_q  & ( (!\imem~22_combout  & (((!\imem~14_combout )) # (\regs~1132_q ))) # (\imem~22_combout  & (((\imem~14_combout  & 
// \regs~1644_q )))) ) ) ) # ( !\regs~108_q  & ( !\regs~620_q  & ( (\imem~14_combout  & ((!\imem~22_combout  & (\regs~1132_q )) # (\imem~22_combout  & ((\regs~1644_q ))))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~1132_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1644_q ),
	.datae(!\regs~108_q ),
	.dataf(!\regs~620_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2420 .extended_lut = "off";
defparam \regs~2420 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regs~2420 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \regs~76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76 .is_wysiwyg = "true";
defparam \regs~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \regs~2419 (
// Equation(s):
// \regs~2419_combout  = ( \regs~76_q  & ( \regs~588_q  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & ((\regs~1100_q ))) # (\imem~22_combout  & (\regs~1612_q ))) ) ) ) # ( !\regs~76_q  & ( \regs~588_q  & ( (!\imem~22_combout  & (((\regs~1100_q  & 
// \imem~14_combout )))) # (\imem~22_combout  & (((!\imem~14_combout )) # (\regs~1612_q ))) ) ) ) # ( \regs~76_q  & ( !\regs~588_q  & ( (!\imem~22_combout  & (((!\imem~14_combout ) # (\regs~1100_q )))) # (\imem~22_combout  & (\regs~1612_q  & 
// ((\imem~14_combout )))) ) ) ) # ( !\regs~76_q  & ( !\regs~588_q  & ( (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~1100_q ))) # (\imem~22_combout  & (\regs~1612_q )))) ) ) )

	.dataa(!\regs~1612_q ),
	.datab(!\regs~1100_q ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~76_q ),
	.dataf(!\regs~588_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2419 .extended_lut = "off";
defparam \regs~2419 .lut_mask = 64'h0035F0350F35FF35;
defparam \regs~2419 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \regs~1580DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1580DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1580DUPLICATE .is_wysiwyg = "true";
defparam \regs~1580DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \regs~2418 (
// Equation(s):
// \regs~2418_combout  = ( \imem~22_combout  & ( \regs~556_q  & ( (!\imem~14_combout ) # (\regs~1580DUPLICATE_q ) ) ) ) # ( !\imem~22_combout  & ( \regs~556_q  & ( (!\imem~14_combout  & (\regs~44_q )) # (\imem~14_combout  & ((\regs~1068_q ))) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~556_q  & ( (\regs~1580DUPLICATE_q  & \imem~14_combout ) ) ) ) # ( !\imem~22_combout  & ( !\regs~556_q  & ( (!\imem~14_combout  & (\regs~44_q )) # (\imem~14_combout  & ((\regs~1068_q ))) ) ) )

	.dataa(!\regs~44_q ),
	.datab(!\regs~1580DUPLICATE_q ),
	.datac(!\regs~1068_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~556_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2418 .extended_lut = "off";
defparam \regs~2418 .lut_mask = 64'h550F0033550FFF33;
defparam \regs~2418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \regs~1548 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1548 .is_wysiwyg = "true";
defparam \regs~1548 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \regs~2417 (
// Equation(s):
// \regs~2417_combout  = ( \imem~22_combout  & ( \regs~1036_q  & ( (!\imem~14_combout  & ((\regs~524_q ))) # (\imem~14_combout  & (\regs~1548_q )) ) ) ) # ( !\imem~22_combout  & ( \regs~1036_q  & ( (\imem~14_combout ) # (\regs~12_q ) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~1036_q  & ( (!\imem~14_combout  & ((\regs~524_q ))) # (\imem~14_combout  & (\regs~1548_q )) ) ) ) # ( !\imem~22_combout  & ( !\regs~1036_q  & ( (\regs~12_q  & !\imem~14_combout ) ) ) )

	.dataa(!\regs~1548_q ),
	.datab(!\regs~12_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~524_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~1036_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2417 .extended_lut = "off";
defparam \regs~2417 .lut_mask = 64'h303005F53F3F05F5;
defparam \regs~2417 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \regs~2421 (
// Equation(s):
// \regs~2421_combout  = ( \regs~2418_combout  & ( \regs~2417_combout  & ( (!\imem~18_combout ) # ((!\imem~13_combout  & ((\regs~2419_combout ))) # (\imem~13_combout  & (\regs~2420_combout ))) ) ) ) # ( !\regs~2418_combout  & ( \regs~2417_combout  & ( 
// (!\imem~18_combout  & (((!\imem~13_combout )))) # (\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2419_combout ))) # (\imem~13_combout  & (\regs~2420_combout )))) ) ) ) # ( \regs~2418_combout  & ( !\regs~2417_combout  & ( (!\imem~18_combout  & 
// (((\imem~13_combout )))) # (\imem~18_combout  & ((!\imem~13_combout  & ((\regs~2419_combout ))) # (\imem~13_combout  & (\regs~2420_combout )))) ) ) ) # ( !\regs~2418_combout  & ( !\regs~2417_combout  & ( (\imem~18_combout  & ((!\imem~13_combout  & 
// ((\regs~2419_combout ))) # (\imem~13_combout  & (\regs~2420_combout )))) ) ) )

	.dataa(!\regs~2420_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~2419_combout ),
	.datae(!\regs~2418_combout ),
	.dataf(!\regs~2417_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2421 .extended_lut = "off";
defparam \regs~2421 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \regs~2421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \regs~2421_combout  & ( \aluin2_A[12]~20_combout  & ( (\Selector36~1_combout  & ((!\Selector37~2_combout  & ((!\Selector35~0_combout ))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\regs~2421_combout  & ( \aluin2_A[12]~20_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & !\Selector35~0_combout )))) ) ) ) # 
// ( \regs~2421_combout  & ( !\aluin2_A[12]~20_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & !\Selector35~0_combout )))) ) ) ) 
// # ( !\regs~2421_combout  & ( !\aluin2_A[12]~20_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\regs~2421_combout ),
	.dataf(!\aluin2_A[12]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0054144014405004;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N27
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Add1~65_sumout  & ( \Add2~65_sumout  & ( (\Selector33~0_combout  & ((\Selector19~0_combout ) # (\Selector30~0_combout ))) ) ) ) # ( !\Add1~65_sumout  & ( \Add2~65_sumout  & ( (\Selector33~0_combout  & (((\Selector35~0_combout  
// & \Selector30~0_combout )) # (\Selector19~0_combout ))) ) ) ) # ( \Add1~65_sumout  & ( !\Add2~65_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  & \Selector30~0_combout )) # (\Selector19~0_combout ))) ) ) ) # ( !\Add1~65_sumout  & ( 
// !\Add2~65_sumout  & ( (\Selector33~0_combout  & \Selector19~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(!\Add1~65_sumout ),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h000F020F010F030F;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \aluout_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12] .is_wysiwyg = "true";
defparam \aluout_M[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~89_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~89_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N57
cyclonev_lcell_comb \dbus[11]~87 (
// Equation(s):
// \dbus[11]~87_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~87 .extended_lut = "off";
defparam \dbus[11]~87 .lut_mask = 64'h00550000FF550000;
defparam \dbus[11]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N32
dffeas \timer|lim[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[11]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[11] .is_wysiwyg = "true";
defparam \timer|lim[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \dbus[11]~88 (
// Equation(s):
// \dbus[11]~88_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & (\timer|lim [11])) # (\dbus[8]~5_combout  & ((\timer|cnt [11]))) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(!\timer|lim [11]),
	.datac(!\timer|cnt [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~88 .extended_lut = "off";
defparam \dbus[11]~88 .lut_mask = 64'h0000000027272727;
defparam \dbus[11]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \dbus[11]~89 (
// Equation(s):
// \dbus[11]~89_combout  = ( \wrmem_M~q  & ( \dbus[11]~88_combout  ) ) # ( !\wrmem_M~q  & ( \dbus[11]~88_combout  ) ) # ( \wrmem_M~q  & ( !\dbus[11]~88_combout  & ( (\dbus[11]~87_combout ) # (wmemval_M[11]) ) ) ) # ( !\wrmem_M~q  & ( !\dbus[11]~88_combout  & 
// ( \dbus[11]~87_combout  ) ) )

	.dataa(!wmemval_M[11]),
	.datab(gnd),
	.datac(!\dbus[11]~87_combout ),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\dbus[11]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~89 .extended_lut = "off";
defparam \dbus[11]~89 .lut_mask = 64'h0F0F5F5FFFFFFFFF;
defparam \dbus[11]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \wregval_M[11]~64 (
// Equation(s):
// \wregval_M[11]~64_combout  = ( \wregval_M[25]~1_combout  & ( \dbus[11]~89_combout  & ( \wregval_M[11]~63_combout  ) ) ) # ( !\wregval_M[25]~1_combout  & ( \dbus[11]~89_combout  & ( (\wregval_M[11]~63_combout  & ((!\wregval_M[29]~2_combout ) # 
// ((\wregval_M[10]~3_combout  & HexOut[11])))) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[11]~89_combout  & ( (\wregval_M[11]~63_combout  & ((!\wregval_M[29]~2_combout ) # ((\wregval_M[10]~3_combout  & HexOut[11])))) ) ) ) # ( !\wregval_M[25]~1_combout  
// & ( !\dbus[11]~89_combout  & ( (\wregval_M[11]~63_combout  & ((!\wregval_M[29]~2_combout ) # ((\wregval_M[10]~3_combout  & HexOut[11])))) ) ) )

	.dataa(!\wregval_M[11]~63_combout ),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\wregval_M[10]~3_combout ),
	.datad(!HexOut[11]),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[11]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~64 .extended_lut = "off";
defparam \wregval_M[11]~64 .lut_mask = 64'h4445444544455555;
defparam \wregval_M[11]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \regs~171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171 .is_wysiwyg = "true";
defparam \regs~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \regs~235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~235 .is_wysiwyg = "true";
defparam \regs~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N55
dffeas \regs~203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~203 .is_wysiwyg = "true";
defparam \regs~203 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \regs~3232 (
// Equation(s):
// \regs~3232_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~11_q ))) # (\imem~30_combout  & (\regs~43_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~75_q ))) # (\imem~30_combout  & (\regs~107_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~107_q ),
	.datab(!\regs~43_q ),
	.datac(!\regs~75_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3232 .extended_lut = "on";
defparam \regs~3232 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \regs~139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~139 .is_wysiwyg = "true";
defparam \regs~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \regs~2664 (
// Equation(s):
// \regs~2664_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3232_combout )))) # (\imem~23_combout  & ((!\regs~3232_combout  & ((\regs~139_q ))) # (\regs~3232_combout  & (\regs~171_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3232_combout )))) # (\imem~23_combout  & ((!\regs~3232_combout  & ((\regs~203_q ))) # (\regs~3232_combout  & (\regs~235_q ))))) ) )

	.dataa(!\regs~171_q ),
	.datab(!\regs~235_q ),
	.datac(!\regs~203_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3232_combout ),
	.datag(!\regs~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2664 .extended_lut = "on";
defparam \regs~2664 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2664 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \regs~1259 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1259 .is_wysiwyg = "true";
defparam \regs~1259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N3
cyclonev_lcell_comb \regs~1195feeder (
// Equation(s):
// \regs~1195feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1195feeder .extended_lut = "off";
defparam \regs~1195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N5
dffeas \regs~1195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1195 .is_wysiwyg = "true";
defparam \regs~1195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \regs~1227feeder (
// Equation(s):
// \regs~1227feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1227feeder .extended_lut = "off";
defparam \regs~1227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1227feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N34
dffeas \regs~1227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1227 .is_wysiwyg = "true";
defparam \regs~1227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \regs~3236 (
// Equation(s):
// \regs~3236_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1035_q )) # (\imem~30_combout  & ((\regs~1067_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1099_q ))) # (\imem~30_combout  & (\regs~1131_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1131_q ),
	.datac(!\regs~1099_q ),
	.datad(!\regs~1067_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1035_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3236 .extended_lut = "on";
defparam \regs~3236 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \regs~1163feeder (
// Equation(s):
// \regs~1163feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1163feeder .extended_lut = "off";
defparam \regs~1163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \regs~1163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1163 .is_wysiwyg = "true";
defparam \regs~1163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \regs~2668 (
// Equation(s):
// \regs~2668_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3236_combout )))) # (\imem~23_combout  & ((!\regs~3236_combout  & ((\regs~1163_q ))) # (\regs~3236_combout  & (\regs~1195_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3236_combout )))) # (\imem~23_combout  & ((!\regs~3236_combout  & ((\regs~1227_q ))) # (\regs~3236_combout  & (\regs~1259_q ))))) ) )

	.dataa(!\regs~1259_q ),
	.datab(!\regs~1195_q ),
	.datac(!\regs~1227_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3236_combout ),
	.datag(!\regs~1163_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2668 .extended_lut = "on";
defparam \regs~2668 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2668 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N32
dffeas \regs~683 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~683 .is_wysiwyg = "true";
defparam \regs~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \regs~747 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~747 .is_wysiwyg = "true";
defparam \regs~747 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N51
cyclonev_lcell_comb \regs~715feeder (
// Equation(s):
// \regs~715feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~715feeder .extended_lut = "off";
defparam \regs~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N53
dffeas \regs~715 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~715 .is_wysiwyg = "true";
defparam \regs~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N41
dffeas \regs~555DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~555DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~555DUPLICATE .is_wysiwyg = "true";
defparam \regs~555DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \regs~3240 (
// Equation(s):
// \regs~3240_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~523_q  & (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~555DUPLICATE_q ))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~587_q  
// & (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\regs~619_q ) # (\imem~23_combout ))))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~555DUPLICATE_q ),
	.datac(!\regs~587_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~619_q ),
	.datag(!\regs~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3240 .extended_lut = "on";
defparam \regs~3240 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~3240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \regs~651feeder (
// Equation(s):
// \regs~651feeder_combout  = ( \wregval_M[11]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~651feeder .extended_lut = "off";
defparam \regs~651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~651feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N55
dffeas \regs~651 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~651 .is_wysiwyg = "true";
defparam \regs~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \regs~2672 (
// Equation(s):
// \regs~2672_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3240_combout )))) # (\imem~23_combout  & ((!\regs~3240_combout  & ((\regs~651_q ))) # (\regs~3240_combout  & (\regs~683_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3240_combout )))) # (\imem~23_combout  & ((!\regs~3240_combout  & ((\regs~715_q ))) # (\regs~3240_combout  & (\regs~747_q ))))) ) )

	.dataa(!\regs~683_q ),
	.datab(!\regs~747_q ),
	.datac(!\regs~715_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3240_combout ),
	.datag(!\regs~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2672 .extended_lut = "on";
defparam \regs~2672 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \regs~1771 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1771 .is_wysiwyg = "true";
defparam \regs~1771 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N25
dffeas \regs~1707 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1707 .is_wysiwyg = "true";
defparam \regs~1707 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \regs~1739 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1739 .is_wysiwyg = "true";
defparam \regs~1739 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N31
dffeas \regs~1611DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1611DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1611DUPLICATE .is_wysiwyg = "true";
defparam \regs~1611DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \regs~3244 (
// Equation(s):
// \regs~3244_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & (\regs~1547_q )) # (\imem~30_combout  & ((\regs~1579_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~1611DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1643_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\regs~1643_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1611DUPLICATE_q ),
	.datad(!\regs~1579_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1547_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3244 .extended_lut = "on";
defparam \regs~3244 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \regs~1675 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1675 .is_wysiwyg = "true";
defparam \regs~1675 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \regs~2676 (
// Equation(s):
// \regs~2676_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3244_combout )))) # (\imem~23_combout  & ((!\regs~3244_combout  & ((\regs~1675_q ))) # (\regs~3244_combout  & (\regs~1707_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3244_combout )))) # (\imem~23_combout  & ((!\regs~3244_combout  & ((\regs~1739_q ))) # (\regs~3244_combout  & (\regs~1771_q ))))) ) )

	.dataa(!\regs~1771_q ),
	.datab(!\regs~1707_q ),
	.datac(!\regs~1739_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3244_combout ),
	.datag(!\regs~1675_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2676 .extended_lut = "on";
defparam \regs~2676 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \regs~2680 (
// Equation(s):
// \regs~2680_combout  = ( \regs~2672_combout  & ( \regs~2676_combout  & ( ((!\imem~3_combout  & (\regs~2664_combout )) # (\imem~3_combout  & ((\regs~2668_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2672_combout  & ( \regs~2676_combout  & ( 
// (!\imem~3_combout  & (\regs~2664_combout  & (!\imem~6_combout ))) # (\imem~3_combout  & (((\regs~2668_combout ) # (\imem~6_combout )))) ) ) ) # ( \regs~2672_combout  & ( !\regs~2676_combout  & ( (!\imem~3_combout  & (((\imem~6_combout )) # 
// (\regs~2664_combout ))) # (\imem~3_combout  & (((!\imem~6_combout  & \regs~2668_combout )))) ) ) ) # ( !\regs~2672_combout  & ( !\regs~2676_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & (\regs~2664_combout )) # (\imem~3_combout  & 
// ((\regs~2668_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2664_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2668_combout ),
	.datae(!\regs~2672_combout ),
	.dataf(!\regs~2676_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2680 .extended_lut = "off";
defparam \regs~2680 .lut_mask = 64'h20702A7A25752F7F;
defparam \regs~2680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \aluin2_A[11]~25 (
// Equation(s):
// \aluin2_A[11]~25_combout  = ( \regs~2680_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[10]~2_combout ) ) ) # ( !\regs~2680_combout  & ( \aluin2_A[10]~2_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\aluin2_A[10]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2680_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~25 .extended_lut = "off";
defparam \aluin2_A[11]~25 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \aluin2_A[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \aluin2_A[11]~25_combout  & ( \regs~2663_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[11]~25_combout  & ( \regs~2663_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~2_combout )))) ) ) ) # 
// ( \aluin2_A[11]~25_combout  & ( !\regs~2663_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~2_combout )))) ) ) ) 
// # ( !\aluin2_A[11]~25_combout  & ( !\regs~2663_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\aluin2_A[11]~25_combout ),
	.dataf(!\regs~2663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h1110144014404410;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N9
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Selector35~0_combout  & ( \Add1~21_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & \Add2~21_sumout )) # (\Selector20~0_combout ))) ) ) ) # ( !\Selector35~0_combout  & ( \Add1~21_sumout  & ( 
// (\Selector33~0_combout  & ((\Selector30~0_combout ) # (\Selector20~0_combout ))) ) ) ) # ( \Selector35~0_combout  & ( !\Add1~21_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & \Add2~21_sumout )) # (\Selector20~0_combout ))) ) ) ) # ( 
// !\Selector35~0_combout  & ( !\Add1~21_sumout  & ( (\Selector20~0_combout  & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h1111111313131113;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \aluout_M[11]~feeder (
// Equation(s):
// \aluout_M[11]~feeder_combout  = ( \Selector20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[11]~feeder .extended_lut = "off";
defparam \aluout_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \aluout_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11] .is_wysiwyg = "true";
defparam \aluout_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~19_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400040004000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~19_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \dbus[26]~17 (
// Equation(s):
// \dbus[26]~17_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dbus~1_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~17 .extended_lut = "off";
defparam \dbus[26]~17 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \dbus[26]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N58
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2174_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N20
dffeas \timer|cnt[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~112_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[26] .is_wysiwyg = "true";
defparam \timer|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N32
dffeas \timer|lim[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[26]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[26] .is_wysiwyg = "true";
defparam \timer|lim[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \dbus[26]~18 (
// Equation(s):
// \dbus[26]~18_combout  = ( \timer|lim [26] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [26]))) ) ) # ( !\timer|lim [26] & ( (\dbus[8]~5_combout  & (\dbus[2]~4_combout  & \timer|cnt [26])) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(!\dbus[2]~4_combout ),
	.datac(!\timer|cnt [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|lim [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~18 .extended_lut = "off";
defparam \dbus[26]~18 .lut_mask = 64'h0101010123232323;
defparam \dbus[26]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \dbus[26]~19 (
// Equation(s):
// \dbus[26]~19_combout  = ( \wrmem_M~q  & ( ((\dbus[26]~18_combout ) # (wmemval_M[26])) # (\dbus[26]~17_combout ) ) ) # ( !\wrmem_M~q  & ( (\dbus[26]~18_combout ) # (\dbus[26]~17_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[26]~17_combout ),
	.datac(!wmemval_M[26]),
	.datad(!\dbus[26]~18_combout ),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~19 .extended_lut = "off";
defparam \dbus[26]~19 .lut_mask = 64'h33FF33FF3FFF3FFF;
defparam \dbus[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \timer|cnt~112 (
// Equation(s):
// \timer|cnt~112_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|cnt[26]~DUPLICATE_q  & \timer|lim[0]~1_combout )))) # (\timer|wrCnt~0_combout  & (\dbus[26]~19_combout ))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (((\timer|Add1~17_sumout  & (!\timer|atLim~combout  & \timer|lim[0]~1_combout ))))) # (\timer|wrCnt~0_combout  & (\dbus[26]~19_combout )) ) )

	.dataa(!\dbus[26]~19_combout ),
	.datab(!\timer|Add1~17_sumout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|wrCnt~0_combout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|lim[0]~1_combout ),
	.datag(!\timer|cnt[26]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~112 .extended_lut = "on";
defparam \timer|cnt~112 .lut_mask = 64'h005500550F553055;
defparam \timer|cnt~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \timer|cnt[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~112_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[26]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N28
dffeas \timer|lim[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[24]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[24]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N16
dffeas \timer|lim[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[22]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[22] .is_wysiwyg = "true";
defparam \timer|lim[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \timer|lim[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[15]~83_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[15] .is_wysiwyg = "true";
defparam \timer|lim[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \timer|lim[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|lim[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[14]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N53
dffeas \timer|lim[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[10]~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[10] .is_wysiwyg = "true";
defparam \timer|lim[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N26
dffeas \timer|lim[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[9]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[9] .is_wysiwyg = "true";
defparam \timer|lim[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N43
dffeas \timer|lim[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[7]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[7]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \timer|lim[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[6]~50_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[6]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \timer|Add0~121 (
// Equation(s):
// \timer|Add0~121_sumout  = SUM(( \timer|lim [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add0~122  = CARRY(( \timer|lim [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~121_sumout ),
	.cout(\timer|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~121 .extended_lut = "off";
defparam \timer|Add0~121 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \timer|Add0~125 (
// Equation(s):
// \timer|Add0~125_sumout  = SUM(( \timer|lim [1] ) + ( VCC ) + ( \timer|Add0~122  ))
// \timer|Add0~126  = CARRY(( \timer|lim [1] ) + ( VCC ) + ( \timer|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~125_sumout ),
	.cout(\timer|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~125 .extended_lut = "off";
defparam \timer|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \timer|Add0~113 (
// Equation(s):
// \timer|Add0~113_sumout  = SUM(( \timer|lim [2] ) + ( VCC ) + ( \timer|Add0~126  ))
// \timer|Add0~114  = CARRY(( \timer|lim [2] ) + ( VCC ) + ( \timer|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~113_sumout ),
	.cout(\timer|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~113 .extended_lut = "off";
defparam \timer|Add0~113 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N9
cyclonev_lcell_comb \timer|Add0~29 (
// Equation(s):
// \timer|Add0~29_sumout  = SUM(( \timer|lim [3] ) + ( VCC ) + ( \timer|Add0~114  ))
// \timer|Add0~30  = CARRY(( \timer|lim [3] ) + ( VCC ) + ( \timer|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~29_sumout ),
	.cout(\timer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~29 .extended_lut = "off";
defparam \timer|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \timer|Add0~33 (
// Equation(s):
// \timer|Add0~33_sumout  = SUM(( \timer|lim [4] ) + ( VCC ) + ( \timer|Add0~30  ))
// \timer|Add0~34  = CARRY(( \timer|lim [4] ) + ( VCC ) + ( \timer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~33_sumout ),
	.cout(\timer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~33 .extended_lut = "off";
defparam \timer|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \timer|Add0~37 (
// Equation(s):
// \timer|Add0~37_sumout  = SUM(( \timer|lim [5] ) + ( VCC ) + ( \timer|Add0~34  ))
// \timer|Add0~38  = CARRY(( \timer|lim [5] ) + ( VCC ) + ( \timer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~37_sumout ),
	.cout(\timer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~37 .extended_lut = "off";
defparam \timer|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \timer|Add0~77 (
// Equation(s):
// \timer|Add0~77_sumout  = SUM(( \timer|lim[6]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~38  ))
// \timer|Add0~78  = CARRY(( \timer|lim[6]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~77_sumout ),
	.cout(\timer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~77 .extended_lut = "off";
defparam \timer|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \timer|Add0~81 (
// Equation(s):
// \timer|Add0~81_sumout  = SUM(( \timer|lim[7]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~78  ))
// \timer|Add0~82  = CARRY(( \timer|lim[7]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~81_sumout ),
	.cout(\timer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~81 .extended_lut = "off";
defparam \timer|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \timer|Add0~69 (
// Equation(s):
// \timer|Add0~69_sumout  = SUM(( \timer|lim [8] ) + ( VCC ) + ( \timer|Add0~82  ))
// \timer|Add0~70  = CARRY(( \timer|lim [8] ) + ( VCC ) + ( \timer|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~69_sumout ),
	.cout(\timer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~69 .extended_lut = "off";
defparam \timer|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \timer|Add0~41 (
// Equation(s):
// \timer|Add0~41_sumout  = SUM(( \timer|lim [9] ) + ( VCC ) + ( \timer|Add0~70  ))
// \timer|Add0~42  = CARRY(( \timer|lim [9] ) + ( VCC ) + ( \timer|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~41_sumout ),
	.cout(\timer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~41 .extended_lut = "off";
defparam \timer|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \timer|Add0~45 (
// Equation(s):
// \timer|Add0~45_sumout  = SUM(( \timer|lim [10] ) + ( VCC ) + ( \timer|Add0~42  ))
// \timer|Add0~46  = CARRY(( \timer|lim [10] ) + ( VCC ) + ( \timer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~45_sumout ),
	.cout(\timer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~45 .extended_lut = "off";
defparam \timer|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \timer|Add0~117 (
// Equation(s):
// \timer|Add0~117_sumout  = SUM(( \timer|lim [11] ) + ( VCC ) + ( \timer|Add0~46  ))
// \timer|Add0~118  = CARRY(( \timer|lim [11] ) + ( VCC ) + ( \timer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~117_sumout ),
	.cout(\timer|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~117 .extended_lut = "off";
defparam \timer|Add0~117 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \timer|Add0~105 (
// Equation(s):
// \timer|Add0~105_sumout  = SUM(( \timer|lim [12] ) + ( VCC ) + ( \timer|Add0~118  ))
// \timer|Add0~106  = CARRY(( \timer|lim [12] ) + ( VCC ) + ( \timer|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~105_sumout ),
	.cout(\timer|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~105 .extended_lut = "off";
defparam \timer|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N39
cyclonev_lcell_comb \timer|Add0~17 (
// Equation(s):
// \timer|Add0~17_sumout  = SUM(( \timer|lim[13]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~106  ))
// \timer|Add0~18  = CARRY(( \timer|lim[13]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~17_sumout ),
	.cout(\timer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~17 .extended_lut = "off";
defparam \timer|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \timer|Add0~21 (
// Equation(s):
// \timer|Add0~21_sumout  = SUM(( \timer|lim[14]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~18  ))
// \timer|Add0~22  = CARRY(( \timer|lim[14]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~21_sumout ),
	.cout(\timer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~21 .extended_lut = "off";
defparam \timer|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N45
cyclonev_lcell_comb \timer|Add0~25 (
// Equation(s):
// \timer|Add0~25_sumout  = SUM(( \timer|lim [15] ) + ( VCC ) + ( \timer|Add0~22  ))
// \timer|Add0~26  = CARRY(( \timer|lim [15] ) + ( VCC ) + ( \timer|Add0~22  ))

	.dataa(!\timer|lim [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~25_sumout ),
	.cout(\timer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~25 .extended_lut = "off";
defparam \timer|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \timer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \timer|Add0~109 (
// Equation(s):
// \timer|Add0~109_sumout  = SUM(( \timer|lim [16] ) + ( VCC ) + ( \timer|Add0~26  ))
// \timer|Add0~110  = CARRY(( \timer|lim [16] ) + ( VCC ) + ( \timer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~109_sumout ),
	.cout(\timer|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~109 .extended_lut = "off";
defparam \timer|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N51
cyclonev_lcell_comb \timer|Add0~97 (
// Equation(s):
// \timer|Add0~97_sumout  = SUM(( \timer|lim [17] ) + ( VCC ) + ( \timer|Add0~110  ))
// \timer|Add0~98  = CARRY(( \timer|lim [17] ) + ( VCC ) + ( \timer|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~97_sumout ),
	.cout(\timer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~97 .extended_lut = "off";
defparam \timer|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \timer|Add0~73 (
// Equation(s):
// \timer|Add0~73_sumout  = SUM(( \timer|lim [18] ) + ( VCC ) + ( \timer|Add0~98  ))
// \timer|Add0~74  = CARRY(( \timer|lim [18] ) + ( VCC ) + ( \timer|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~73_sumout ),
	.cout(\timer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~73 .extended_lut = "off";
defparam \timer|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N57
cyclonev_lcell_comb \timer|Add0~61 (
// Equation(s):
// \timer|Add0~61_sumout  = SUM(( \timer|lim [19] ) + ( VCC ) + ( \timer|Add0~74  ))
// \timer|Add0~62  = CARRY(( \timer|lim [19] ) + ( VCC ) + ( \timer|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~61_sumout ),
	.cout(\timer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~61 .extended_lut = "off";
defparam \timer|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \timer|Add0~13 (
// Equation(s):
// \timer|Add0~13_sumout  = SUM(( \timer|lim [20] ) + ( VCC ) + ( \timer|Add0~62  ))
// \timer|Add0~14  = CARRY(( \timer|lim [20] ) + ( VCC ) + ( \timer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~13_sumout ),
	.cout(\timer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~13 .extended_lut = "off";
defparam \timer|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N3
cyclonev_lcell_comb \timer|Add0~89 (
// Equation(s):
// \timer|Add0~89_sumout  = SUM(( \timer|lim [21] ) + ( VCC ) + ( \timer|Add0~14  ))
// \timer|Add0~90  = CARRY(( \timer|lim [21] ) + ( VCC ) + ( \timer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~89_sumout ),
	.cout(\timer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~89 .extended_lut = "off";
defparam \timer|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \timer|Add0~101 (
// Equation(s):
// \timer|Add0~101_sumout  = SUM(( \timer|lim [22] ) + ( VCC ) + ( \timer|Add0~90  ))
// \timer|Add0~102  = CARRY(( \timer|lim [22] ) + ( VCC ) + ( \timer|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~101_sumout ),
	.cout(\timer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~101 .extended_lut = "off";
defparam \timer|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N9
cyclonev_lcell_comb \timer|Add0~93 (
// Equation(s):
// \timer|Add0~93_sumout  = SUM(( \timer|lim [23] ) + ( VCC ) + ( \timer|Add0~102  ))
// \timer|Add0~94  = CARRY(( \timer|lim [23] ) + ( VCC ) + ( \timer|Add0~102  ))

	.dataa(!\timer|lim [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~93_sumout ),
	.cout(\timer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~93 .extended_lut = "off";
defparam \timer|Add0~93 .lut_mask = 64'h0000000000005555;
defparam \timer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \timer|Add0~5 (
// Equation(s):
// \timer|Add0~5_sumout  = SUM(( \timer|lim[24]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~94  ))
// \timer|Add0~6  = CARRY(( \timer|lim[24]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~5_sumout ),
	.cout(\timer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~5 .extended_lut = "off";
defparam \timer|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \timer|Add0~49 (
// Equation(s):
// \timer|Add0~49_sumout  = SUM(( \timer|lim [25] ) + ( VCC ) + ( \timer|Add0~6  ))
// \timer|Add0~50  = CARRY(( \timer|lim [25] ) + ( VCC ) + ( \timer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~49_sumout ),
	.cout(\timer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~49 .extended_lut = "off";
defparam \timer|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \timer|Add0~53 (
// Equation(s):
// \timer|Add0~53_sumout  = SUM(( \timer|lim [26] ) + ( VCC ) + ( \timer|Add0~50  ))
// \timer|Add0~54  = CARRY(( \timer|lim [26] ) + ( VCC ) + ( \timer|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~53_sumout ),
	.cout(\timer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~53 .extended_lut = "off";
defparam \timer|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \timer|atLim~7 (
// Equation(s):
// \timer|atLim~7_combout  = ( \timer|cnt[25]~DUPLICATE_q  & ( (\timer|Add0~49_sumout  & (!\timer|cnt[26]~DUPLICATE_q  $ (\timer|Add0~53_sumout ))) ) ) # ( !\timer|cnt[25]~DUPLICATE_q  & ( (!\timer|Add0~49_sumout  & (!\timer|cnt[26]~DUPLICATE_q  $ 
// (\timer|Add0~53_sumout ))) ) )

	.dataa(gnd),
	.datab(!\timer|cnt[26]~DUPLICATE_q ),
	.datac(!\timer|Add0~53_sumout ),
	.datad(!\timer|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\timer|cnt[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~7 .extended_lut = "off";
defparam \timer|atLim~7 .lut_mask = 64'hC300C30000C300C3;
defparam \timer|atLim~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \timer|lim[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[28]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[28]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N21
cyclonev_lcell_comb \timer|Add0~85 (
// Equation(s):
// \timer|Add0~85_sumout  = SUM(( \timer|lim [27] ) + ( VCC ) + ( \timer|Add0~54  ))
// \timer|Add0~86  = CARRY(( \timer|lim [27] ) + ( VCC ) + ( \timer|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~85_sumout ),
	.cout(\timer|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~85 .extended_lut = "off";
defparam \timer|Add0~85 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \timer|Add0~65 (
// Equation(s):
// \timer|Add0~65_sumout  = SUM(( \timer|lim[28]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~86  ))
// \timer|Add0~66  = CARRY(( \timer|lim[28]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~65_sumout ),
	.cout(\timer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~65 .extended_lut = "off";
defparam \timer|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \timer|Add0~57 (
// Equation(s):
// \timer|Add0~57_sumout  = SUM(( \timer|lim [29] ) + ( VCC ) + ( \timer|Add0~66  ))
// \timer|Add0~58  = CARRY(( \timer|lim [29] ) + ( VCC ) + ( \timer|Add0~66  ))

	.dataa(!\timer|lim [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~57_sumout ),
	.cout(\timer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~57 .extended_lut = "off";
defparam \timer|Add0~57 .lut_mask = 64'h0000000000005555;
defparam \timer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \timer|Add0~9 (
// Equation(s):
// \timer|Add0~9_sumout  = SUM(( \timer|lim [30] ) + ( VCC ) + ( \timer|Add0~58  ))
// \timer|Add0~10  = CARRY(( \timer|lim [30] ) + ( VCC ) + ( \timer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~9_sumout ),
	.cout(\timer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~9 .extended_lut = "off";
defparam \timer|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N33
cyclonev_lcell_comb \timer|Add0~1 (
// Equation(s):
// \timer|Add0~1_sumout  = SUM(( \timer|lim [31] ) + ( VCC ) + ( \timer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~1 .extended_lut = "off";
defparam \timer|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \timer|atLim~0 (
// Equation(s):
// \timer|atLim~0_combout  = ( \timer|Add0~17_sumout  & ( (\timer|cnt[13]~DUPLICATE_q  & (!\timer|cnt[14]~DUPLICATE_q  $ (\timer|Add0~21_sumout ))) ) ) # ( !\timer|Add0~17_sumout  & ( (!\timer|cnt[13]~DUPLICATE_q  & (!\timer|cnt[14]~DUPLICATE_q  $ 
// (\timer|Add0~21_sumout ))) ) )

	.dataa(!\timer|cnt[14]~DUPLICATE_q ),
	.datab(!\timer|cnt[13]~DUPLICATE_q ),
	.datac(!\timer|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~0 .extended_lut = "off";
defparam \timer|atLim~0 .lut_mask = 64'h8484848421212121;
defparam \timer|atLim~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \timer|atLim~3 (
// Equation(s):
// \timer|atLim~3_combout  = ( \timer|Add0~45_sumout  & ( (!\timer|cnt[10]~DUPLICATE_q ) # (!\timer|cnt [9] $ (!\timer|Add0~41_sumout )) ) ) # ( !\timer|Add0~45_sumout  & ( (!\timer|cnt [9] $ (!\timer|Add0~41_sumout )) # (\timer|cnt[10]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [9]),
	.datac(!\timer|Add0~41_sumout ),
	.datad(!\timer|cnt[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~3 .extended_lut = "off";
defparam \timer|atLim~3 .lut_mask = 64'h3CFF3CFFFF3CFF3C;
defparam \timer|atLim~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \timer|atLim~1 (
// Equation(s):
// \timer|atLim~1_combout  = ( \timer|Add0~29_sumout  & ( (\timer|cnt [3] & (!\timer|cnt[4]~DUPLICATE_q  $ (\timer|Add0~33_sumout ))) ) ) # ( !\timer|Add0~29_sumout  & ( (!\timer|cnt [3] & (!\timer|cnt[4]~DUPLICATE_q  $ (\timer|Add0~33_sumout ))) ) )

	.dataa(!\timer|cnt[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\timer|Add0~33_sumout ),
	.datad(!\timer|cnt [3]),
	.datae(gnd),
	.dataf(!\timer|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~1 .extended_lut = "off";
defparam \timer|atLim~1 .lut_mask = 64'hA500A50000A500A5;
defparam \timer|atLim~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \timer|Equal4~6 (
// Equation(s):
// \timer|Equal4~6_combout  = ( \timer|lim [3] ) # ( !\timer|lim [3] & ( ((\timer|lim [4]) # (\timer|lim [2])) # (\timer|lim [5]) ) )

	.dataa(!\timer|lim [5]),
	.datab(gnd),
	.datac(!\timer|lim [2]),
	.datad(!\timer|lim [4]),
	.datae(gnd),
	.dataf(!\timer|lim [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~6 .extended_lut = "off";
defparam \timer|Equal4~6 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \timer|Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \timer|Equal4~7 (
// Equation(s):
// \timer|Equal4~7_combout  = ( !\timer|lim[7]~DUPLICATE_q  & ( (!\timer|lim [1] & (!\timer|lim[6]~DUPLICATE_q  & (!\timer|Equal4~6_combout  & !\timer|lim [0]))) ) )

	.dataa(!\timer|lim [1]),
	.datab(!\timer|lim[6]~DUPLICATE_q ),
	.datac(!\timer|Equal4~6_combout ),
	.datad(!\timer|lim [0]),
	.datae(gnd),
	.dataf(!\timer|lim[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~7 .extended_lut = "off";
defparam \timer|Equal4~7 .lut_mask = 64'h8000800000000000;
defparam \timer|Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \timer|Equal4~1 (
// Equation(s):
// \timer|Equal4~1_combout  = ( \timer|lim [22] ) # ( !\timer|lim [22] & ( ((\timer|lim [20]) # (\timer|lim [23])) # (\timer|lim [21]) ) )

	.dataa(gnd),
	.datab(!\timer|lim [21]),
	.datac(!\timer|lim [23]),
	.datad(!\timer|lim [20]),
	.datae(gnd),
	.dataf(!\timer|lim [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~1 .extended_lut = "off";
defparam \timer|Equal4~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \timer|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N45
cyclonev_lcell_comb \timer|Equal4~0 (
// Equation(s):
// \timer|Equal4~0_combout  = ( \timer|lim [29] ) # ( !\timer|lim [29] & ( ((\timer|lim [27]) # (\timer|lim [26])) # (\timer|lim[28]~DUPLICATE_q ) ) )

	.dataa(!\timer|lim[28]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\timer|lim [26]),
	.datad(!\timer|lim [27]),
	.datae(gnd),
	.dataf(!\timer|lim [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~0 .extended_lut = "off";
defparam \timer|Equal4~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \timer|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \timer|Equal4~2 (
// Equation(s):
// \timer|Equal4~2_combout  = ( !\timer|Equal4~0_combout  & ( !\timer|lim [30] & ( (!\timer|lim [25] & (!\timer|lim[24]~DUPLICATE_q  & (!\timer|lim [31] & !\timer|Equal4~1_combout ))) ) ) )

	.dataa(!\timer|lim [25]),
	.datab(!\timer|lim[24]~DUPLICATE_q ),
	.datac(!\timer|lim [31]),
	.datad(!\timer|Equal4~1_combout ),
	.datae(!\timer|Equal4~0_combout ),
	.dataf(!\timer|lim [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~2 .extended_lut = "off";
defparam \timer|Equal4~2 .lut_mask = 64'h8000000000000000;
defparam \timer|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N43
dffeas \timer|lim[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[13] .is_wysiwyg = "true";
defparam \timer|lim[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \timer|Equal4~3 (
// Equation(s):
// \timer|Equal4~3_combout  = (((\timer|lim [14]) # (\timer|lim [15])) # (\timer|lim [17])) # (\timer|lim [16])

	.dataa(!\timer|lim [16]),
	.datab(!\timer|lim [17]),
	.datac(!\timer|lim [15]),
	.datad(!\timer|lim [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~3 .extended_lut = "off";
defparam \timer|Equal4~3 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \timer|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \timer|Equal4~4 (
// Equation(s):
// \timer|Equal4~4_combout  = ( \timer|lim [10] ) # ( !\timer|lim [10] & ( (((\timer|lim [11]) # (\timer|Equal4~3_combout )) # (\timer|lim [8])) # (\timer|lim [9]) ) )

	.dataa(!\timer|lim [9]),
	.datab(!\timer|lim [8]),
	.datac(!\timer|Equal4~3_combout ),
	.datad(!\timer|lim [11]),
	.datae(gnd),
	.dataf(!\timer|lim [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~4 .extended_lut = "off";
defparam \timer|Equal4~4 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \timer|Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \timer|Equal4~5 (
// Equation(s):
// \timer|Equal4~5_combout  = ( !\timer|lim [18] & ( (!\timer|lim [12] & (!\timer|lim [13] & (!\timer|lim [19] & !\timer|Equal4~4_combout ))) ) )

	.dataa(!\timer|lim [12]),
	.datab(!\timer|lim [13]),
	.datac(!\timer|lim [19]),
	.datad(!\timer|Equal4~4_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~5 .extended_lut = "off";
defparam \timer|Equal4~5 .lut_mask = 64'h8000800000000000;
defparam \timer|Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \timer|atLim~2 (
// Equation(s):
// \timer|atLim~2_combout  = ( \timer|Add0~37_sumout  & ( \timer|Equal4~5_combout  & ( (!\timer|cnt [5]) # ((\timer|Equal4~7_combout  & \timer|Equal4~2_combout )) ) ) ) # ( !\timer|Add0~37_sumout  & ( \timer|Equal4~5_combout  & ( ((\timer|Equal4~7_combout  & 
// \timer|Equal4~2_combout )) # (\timer|cnt [5]) ) ) ) # ( \timer|Add0~37_sumout  & ( !\timer|Equal4~5_combout  & ( !\timer|cnt [5] ) ) ) # ( !\timer|Add0~37_sumout  & ( !\timer|Equal4~5_combout  & ( \timer|cnt [5] ) ) )

	.dataa(!\timer|cnt [5]),
	.datab(gnd),
	.datac(!\timer|Equal4~7_combout ),
	.datad(!\timer|Equal4~2_combout ),
	.datae(!\timer|Add0~37_sumout ),
	.dataf(!\timer|Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~2 .extended_lut = "off";
defparam \timer|atLim~2 .lut_mask = 64'h5555AAAA555FAAAF;
defparam \timer|atLim~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N15
cyclonev_lcell_comb \timer|atLim~4 (
// Equation(s):
// \timer|atLim~4_combout  = ( \timer|atLim~1_combout  & ( !\timer|atLim~2_combout  & ( (!\timer|atLim~3_combout  & (!\timer|cnt [15] $ (\timer|Add0~25_sumout ))) ) ) )

	.dataa(!\timer|cnt [15]),
	.datab(!\timer|atLim~3_combout ),
	.datac(!\timer|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\timer|atLim~1_combout ),
	.dataf(!\timer|atLim~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~4 .extended_lut = "off";
defparam \timer|atLim~4 .lut_mask = 64'h0000848400000000;
defparam \timer|atLim~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \timer|atLim~5 (
// Equation(s):
// \timer|atLim~5_combout  = ( \timer|atLim~4_combout  & ( (\timer|atLim~0_combout  & (!\timer|cnt [20] $ (\timer|Add0~13_sumout ))) ) )

	.dataa(!\timer|atLim~0_combout ),
	.datab(gnd),
	.datac(!\timer|cnt [20]),
	.datad(!\timer|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~5 .extended_lut = "off";
defparam \timer|atLim~5 .lut_mask = 64'h0000000050055005;
defparam \timer|atLim~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \timer|atLim~6 (
// Equation(s):
// \timer|atLim~6_combout  = ( \timer|Add0~9_sumout  & ( (\timer|cnt [30] & (\timer|atLim~5_combout  & (!\timer|cnt [24] $ (\timer|Add0~5_sumout )))) ) ) # ( !\timer|Add0~9_sumout  & ( (!\timer|cnt [30] & (\timer|atLim~5_combout  & (!\timer|cnt [24] $ 
// (\timer|Add0~5_sumout )))) ) )

	.dataa(!\timer|cnt [30]),
	.datab(!\timer|cnt [24]),
	.datac(!\timer|atLim~5_combout ),
	.datad(!\timer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\timer|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~6 .extended_lut = "off";
defparam \timer|atLim~6 .lut_mask = 64'h0802080204010401;
defparam \timer|atLim~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \timer|atLim~8 (
// Equation(s):
// \timer|atLim~8_combout  = ( \timer|Add0~77_sumout  & ( (\timer|cnt[6]~DUPLICATE_q  & (!\timer|Add0~81_sumout  $ (\timer|cnt[7]~DUPLICATE_q ))) ) ) # ( !\timer|Add0~77_sumout  & ( (!\timer|cnt[6]~DUPLICATE_q  & (!\timer|Add0~81_sumout  $ 
// (\timer|cnt[7]~DUPLICATE_q ))) ) )

	.dataa(!\timer|cnt[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\timer|Add0~81_sumout ),
	.datad(!\timer|cnt[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~8 .extended_lut = "off";
defparam \timer|atLim~8 .lut_mask = 64'hA00AA00A50055005;
defparam \timer|atLim~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \timer|atLim~9 (
// Equation(s):
// \timer|atLim~9_combout  = ( \timer|atLim~8_combout  & ( (!\timer|cnt [8] & (!\timer|Add0~69_sumout  & (!\timer|Add0~73_sumout  $ (\timer|cnt [18])))) # (\timer|cnt [8] & (\timer|Add0~69_sumout  & (!\timer|Add0~73_sumout  $ (\timer|cnt [18])))) ) )

	.dataa(!\timer|cnt [8]),
	.datab(!\timer|Add0~69_sumout ),
	.datac(!\timer|Add0~73_sumout ),
	.datad(!\timer|cnt [18]),
	.datae(!\timer|atLim~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~9 .extended_lut = "off";
defparam \timer|atLim~9 .lut_mask = 64'h0000900900009009;
defparam \timer|atLim~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \timer|atLim~10 (
// Equation(s):
// \timer|atLim~10_combout  = ( \timer|atLim~9_combout  & ( (!\timer|cnt [19] & (!\timer|Add0~61_sumout  & (!\timer|cnt [28] $ (\timer|Add0~65_sumout )))) # (\timer|cnt [19] & (\timer|Add0~61_sumout  & (!\timer|cnt [28] $ (\timer|Add0~65_sumout )))) ) )

	.dataa(!\timer|cnt [19]),
	.datab(!\timer|cnt [28]),
	.datac(!\timer|Add0~61_sumout ),
	.datad(!\timer|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~10 .extended_lut = "off";
defparam \timer|atLim~10 .lut_mask = 64'h0000000084218421;
defparam \timer|atLim~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \timer|atLim~11 (
// Equation(s):
// \timer|atLim~11_combout  = ( \timer|Add0~93_sumout  & ( (!\timer|cnt [23]) # (!\timer|cnt[21]~DUPLICATE_q  $ (!\timer|Add0~89_sumout )) ) ) # ( !\timer|Add0~93_sumout  & ( (!\timer|cnt[21]~DUPLICATE_q  $ (!\timer|Add0~89_sumout )) # (\timer|cnt [23]) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [23]),
	.datac(!\timer|cnt[21]~DUPLICATE_q ),
	.datad(!\timer|Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\timer|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~11 .extended_lut = "off";
defparam \timer|atLim~11 .lut_mask = 64'h3FF33FF3CFFCCFFC;
defparam \timer|atLim~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \timer|atLim~12 (
// Equation(s):
// \timer|atLim~12_combout  = ( \timer|Add0~125_sumout  & ( \timer|Add0~121_sumout  & ( (\timer|cnt [1] & \timer|cnt [0]) ) ) ) # ( !\timer|Add0~125_sumout  & ( \timer|Add0~121_sumout  & ( (!\timer|cnt [1] & \timer|cnt [0]) ) ) ) # ( \timer|Add0~125_sumout  
// & ( !\timer|Add0~121_sumout  & ( (\timer|cnt [1] & !\timer|cnt [0]) ) ) ) # ( !\timer|Add0~125_sumout  & ( !\timer|Add0~121_sumout  & ( (!\timer|cnt [1] & !\timer|cnt [0]) ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [1]),
	.datac(!\timer|cnt [0]),
	.datad(gnd),
	.datae(!\timer|Add0~125_sumout ),
	.dataf(!\timer|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~12 .extended_lut = "off";
defparam \timer|atLim~12 .lut_mask = 64'hC0C030300C0C0303;
defparam \timer|atLim~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \timer|atLim~13 (
// Equation(s):
// \timer|atLim~13_combout  = ( \timer|atLim~12_combout  & ( (!\timer|cnt [2] & (!\timer|Add0~113_sumout  & (!\timer|Add0~117_sumout  $ (\timer|cnt [11])))) # (\timer|cnt [2] & (\timer|Add0~113_sumout  & (!\timer|Add0~117_sumout  $ (\timer|cnt [11])))) ) )

	.dataa(!\timer|cnt [2]),
	.datab(!\timer|Add0~117_sumout ),
	.datac(!\timer|Add0~113_sumout ),
	.datad(!\timer|cnt [11]),
	.datae(gnd),
	.dataf(!\timer|atLim~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~13 .extended_lut = "off";
defparam \timer|atLim~13 .lut_mask = 64'h0000000084218421;
defparam \timer|atLim~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \timer|atLim~14 (
// Equation(s):
// \timer|atLim~14_combout  = ( \timer|atLim~13_combout  & ( (!\timer|Add0~105_sumout  & (!\timer|cnt[12]~DUPLICATE_q  & (!\timer|cnt [16] $ (\timer|Add0~109_sumout )))) # (\timer|Add0~105_sumout  & (\timer|cnt[12]~DUPLICATE_q  & (!\timer|cnt [16] $ 
// (\timer|Add0~109_sumout )))) ) )

	.dataa(!\timer|Add0~105_sumout ),
	.datab(!\timer|cnt [16]),
	.datac(!\timer|cnt[12]~DUPLICATE_q ),
	.datad(!\timer|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~14 .extended_lut = "off";
defparam \timer|atLim~14 .lut_mask = 64'h0000000084218421;
defparam \timer|atLim~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \timer|atLim~15 (
// Equation(s):
// \timer|atLim~15_combout  = ( \timer|atLim~14_combout  & ( (!\timer|cnt[22]~DUPLICATE_q  & (!\timer|Add0~101_sumout  & (!\timer|Add0~97_sumout  $ (\timer|cnt[17]~DUPLICATE_q )))) # (\timer|cnt[22]~DUPLICATE_q  & (\timer|Add0~101_sumout  & 
// (!\timer|Add0~97_sumout  $ (\timer|cnt[17]~DUPLICATE_q )))) ) )

	.dataa(!\timer|cnt[22]~DUPLICATE_q ),
	.datab(!\timer|Add0~101_sumout ),
	.datac(!\timer|Add0~97_sumout ),
	.datad(!\timer|cnt[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|atLim~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~15 .extended_lut = "off";
defparam \timer|atLim~15 .lut_mask = 64'h0000000090099009;
defparam \timer|atLim~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \timer|atLim~16 (
// Equation(s):
// \timer|atLim~16_combout  = ( \timer|Add0~85_sumout  & ( (!\timer|atLim~11_combout  & (\timer|cnt[27]~DUPLICATE_q  & \timer|atLim~15_combout )) ) ) # ( !\timer|Add0~85_sumout  & ( (!\timer|atLim~11_combout  & (!\timer|cnt[27]~DUPLICATE_q  & 
// \timer|atLim~15_combout )) ) )

	.dataa(!\timer|atLim~11_combout ),
	.datab(gnd),
	.datac(!\timer|cnt[27]~DUPLICATE_q ),
	.datad(!\timer|atLim~15_combout ),
	.datae(gnd),
	.dataf(!\timer|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~16 .extended_lut = "off";
defparam \timer|atLim~16 .lut_mask = 64'h00A000A0000A000A;
defparam \timer|atLim~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N51
cyclonev_lcell_comb \timer|atLim~17 (
// Equation(s):
// \timer|atLim~17_combout  = ( \timer|atLim~16_combout  & ( (\timer|atLim~10_combout  & (!\timer|Add0~57_sumout  $ (\timer|cnt [29]))) ) )

	.dataa(!\timer|Add0~57_sumout ),
	.datab(gnd),
	.datac(!\timer|atLim~10_combout ),
	.datad(!\timer|cnt [29]),
	.datae(gnd),
	.dataf(!\timer|atLim~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~17 .extended_lut = "off";
defparam \timer|atLim~17 .lut_mask = 64'h000000000A050A05;
defparam \timer|atLim~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \timer|atLim (
// Equation(s):
// \timer|atLim~combout  = ( \timer|atLim~17_combout  & ( (\timer|atLim~7_combout  & (\timer|atLim~6_combout  & (!\timer|cnt [31] $ (\timer|Add0~1_sumout )))) ) )

	.dataa(!\timer|atLim~7_combout ),
	.datab(!\timer|cnt [31]),
	.datac(!\timer|Add0~1_sumout ),
	.datad(!\timer|atLim~6_combout ),
	.datae(gnd),
	.dataf(!\timer|atLim~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim .extended_lut = "off";
defparam \timer|atLim .lut_mask = 64'h0000000000410041;
defparam \timer|atLim .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \timer|cnt~24 (
// Equation(s):
// \timer|cnt~24_combout  = ( !\timer|cnt~0_combout  & ( ((!\timer|wrCnt~0_combout  & (((\timer|lim[0]~1_combout  & \timer|cnt[10]~DUPLICATE_q )))) # (\timer|wrCnt~0_combout  & (\dbus[10]~86_combout ))) ) ) # ( \timer|cnt~0_combout  & ( 
// (!\timer|wrCnt~0_combout  & (((\timer|lim[0]~1_combout  & (!\timer|atLim~combout  & \timer|Add1~105_sumout ))))) # (\timer|wrCnt~0_combout  & (\dbus[10]~86_combout )) ) )

	.dataa(!\dbus[10]~86_combout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\timer|atLim~combout ),
	.datad(!\timer|Add1~105_sumout ),
	.datae(!\timer|cnt~0_combout ),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(!\timer|cnt[10]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~24 .extended_lut = "on";
defparam \timer|cnt~24 .lut_mask = 64'h0303003055555555;
defparam \timer|cnt~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N8
dffeas \timer|cnt[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[10] .is_wysiwyg = "true";
defparam \timer|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \dbus[10]~85 (
// Equation(s):
// \dbus[10]~85_combout  = ( \timer|lim [10] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt [10]))) ) ) # ( !\timer|lim [10] & ( (\timer|cnt [10] & (\dbus[8]~5_combout  & \dbus[2]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [10]),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\dbus[2]~4_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~85 .extended_lut = "off";
defparam \dbus[10]~85 .lut_mask = 64'h0003000300F300F3;
defparam \dbus[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~86_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~86_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N33
cyclonev_lcell_comb \dbus[10]~84 (
// Equation(s):
// \dbus[10]~84_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dbus~1_combout  & (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~84 .extended_lut = "off";
defparam \dbus[10]~84 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \dbus[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N51
cyclonev_lcell_comb \dbus[10]~86 (
// Equation(s):
// \dbus[10]~86_combout  = ( \dbus[10]~84_combout  ) # ( !\dbus[10]~84_combout  & ( ((wmemval_M[10] & \wrmem_M~q )) # (\dbus[10]~85_combout ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[10]),
	.datac(!\dbus[10]~85_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[10]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~86 .extended_lut = "off";
defparam \dbus[10]~86 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[10]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \wregval_M[10]~61 (
// Equation(s):
// \wregval_M[10]~61_combout  = ( \wregval_M[10]~3_combout  & ( \dbus[10]~86_combout  & ( (\selmemout_M~q  & (!\wregval_M[25]~1_combout  & HexOut[10])) ) ) ) # ( !\wregval_M[10]~3_combout  & ( \dbus[10]~86_combout  & ( (\selmemout_M~q  & 
// !\wregval_M[25]~1_combout ) ) ) ) # ( \wregval_M[10]~3_combout  & ( !\dbus[10]~86_combout  & ( (\selmemout_M~q  & HexOut[10]) ) ) ) # ( !\wregval_M[10]~3_combout  & ( !\dbus[10]~86_combout  & ( \selmemout_M~q  ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(gnd),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!HexOut[10]),
	.datae(!\wregval_M[10]~3_combout ),
	.dataf(!\dbus[10]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~61 .extended_lut = "off";
defparam \wregval_M[10]~61 .lut_mask = 64'h5555005550500050;
defparam \wregval_M[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \wregval_M[10]~62 (
// Equation(s):
// \wregval_M[10]~62_combout  = ( \wregval_M[10]~61_combout  & ( \selaluout_M~q  & ( aluout_M[10] ) ) ) # ( !\wregval_M[10]~61_combout  & ( \selaluout_M~q  & ( aluout_M[10] ) ) ) # ( !\wregval_M[10]~61_combout  & ( !\selaluout_M~q  & ( ((\selpcplus_M~q  & 
// pcplus_M[10])) # (\selmemout_M~q ) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!aluout_M[10]),
	.datac(!\selmemout_M~q ),
	.datad(!pcplus_M[10]),
	.datae(!\wregval_M[10]~61_combout ),
	.dataf(!\selaluout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~62 .extended_lut = "off";
defparam \wregval_M[10]~62 .lut_mask = 64'h0F5F000033333333;
defparam \wregval_M[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \regs~1258 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1258 .is_wysiwyg = "true";
defparam \regs~1258 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \regs~1226feeder (
// Equation(s):
// \regs~1226feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1226feeder .extended_lut = "off";
defparam \regs~1226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N58
dffeas \regs~1226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1226 .is_wysiwyg = "true";
defparam \regs~1226 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N49
dffeas \regs~1194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1194 .is_wysiwyg = "true";
defparam \regs~1194 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N56
dffeas \regs~1098 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1098feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1098 .is_wysiwyg = "true";
defparam \regs~1098 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \regs~3220 (
// Equation(s):
// \regs~3220_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((!\imem~30_combout  & (((\regs~1034_q )))) # (\imem~30_combout  & (\regs~1066_q )))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1098_q )) # (\imem~30_combout  & ((\regs~1130_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1066_q ),
	.datac(!\regs~1098_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1130_q ),
	.datag(!\regs~1034_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3220 .extended_lut = "on";
defparam \regs~3220 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~3220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \regs~1162feeder (
// Equation(s):
// \regs~1162feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1162feeder .extended_lut = "off";
defparam \regs~1162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N40
dffeas \regs~1162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1162 .is_wysiwyg = "true";
defparam \regs~1162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \regs~2646 (
// Equation(s):
// \regs~2646_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3220_combout )))) # (\imem~23_combout  & ((!\regs~3220_combout  & (\regs~1162_q )) # (\regs~3220_combout  & ((\regs~1194_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3220_combout ))))) # (\imem~23_combout  & (((!\regs~3220_combout  & ((\regs~1226_q ))) # (\regs~3220_combout  & (\regs~1258_q ))))) ) )

	.dataa(!\regs~1258_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1226_q ),
	.datad(!\regs~1194_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3220_combout ),
	.datag(!\regs~1162_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2646 .extended_lut = "on";
defparam \regs~2646 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2646 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \regs~1770feeder (
// Equation(s):
// \regs~1770feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1770feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1770feeder .extended_lut = "off";
defparam \regs~1770feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1770feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N26
dffeas \regs~1770 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1770 .is_wysiwyg = "true";
defparam \regs~1770 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N43
dffeas \regs~1706 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1706 .is_wysiwyg = "true";
defparam \regs~1706 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \regs~1738 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1738 .is_wysiwyg = "true";
defparam \regs~1738 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \regs~1610DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1610DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1610DUPLICATE .is_wysiwyg = "true";
defparam \regs~1610DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \regs~1642 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1642 .is_wysiwyg = "true";
defparam \regs~1642 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \regs~3228 (
// Equation(s):
// \regs~3228_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((!\imem~30_combout  & (((\regs~1546_q )))) # (\imem~30_combout  & (\regs~1578_q )))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  
// & ((!\imem~30_combout  & (\regs~1610DUPLICATE_q )) # (\imem~30_combout  & ((\regs~1642_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1578_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1610DUPLICATE_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~1642_q ),
	.datag(!\regs~1546_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3228 .extended_lut = "on";
defparam \regs~3228 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~3228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \regs~1674feeder (
// Equation(s):
// \regs~1674feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1674feeder .extended_lut = "off";
defparam \regs~1674feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N5
dffeas \regs~1674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1674 .is_wysiwyg = "true";
defparam \regs~1674 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \regs~2654 (
// Equation(s):
// \regs~2654_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3228_combout )))) # (\imem~23_combout  & ((!\regs~3228_combout  & ((\regs~1674_q ))) # (\regs~3228_combout  & (\regs~1706_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3228_combout )))) # (\imem~23_combout  & ((!\regs~3228_combout  & ((\regs~1738_q ))) # (\regs~3228_combout  & (\regs~1770_q ))))) ) )

	.dataa(!\regs~1770_q ),
	.datab(!\regs~1706_q ),
	.datac(!\regs~1738_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3228_combout ),
	.datag(!\regs~1674_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2654 .extended_lut = "on";
defparam \regs~2654 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2654 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \regs~170feeder (
// Equation(s):
// \regs~170feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~170feeder .extended_lut = "off";
defparam \regs~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \regs~170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170 .is_wysiwyg = "true";
defparam \regs~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \regs~234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~234 .is_wysiwyg = "true";
defparam \regs~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N27
cyclonev_lcell_comb \regs~202feeder (
// Equation(s):
// \regs~202feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~202feeder .extended_lut = "off";
defparam \regs~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N28
dffeas \regs~202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~202 .is_wysiwyg = "true";
defparam \regs~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \regs~74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74 .is_wysiwyg = "true";
defparam \regs~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \regs~3216 (
// Equation(s):
// \regs~3216_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~10_q ))) # (\imem~30_combout  & (\regs~42_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~74_q ))) # (\imem~30_combout  & (\regs~106_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~106_q ),
	.datab(!\regs~42_q ),
	.datac(!\regs~74_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3216 .extended_lut = "on";
defparam \regs~3216 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \regs~138feeder (
// Equation(s):
// \regs~138feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~138feeder .extended_lut = "off";
defparam \regs~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N22
dffeas \regs~138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138 .is_wysiwyg = "true";
defparam \regs~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \regs~2642 (
// Equation(s):
// \regs~2642_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3216_combout )))) # (\imem~23_combout  & ((!\regs~3216_combout  & ((\regs~138_q ))) # (\regs~3216_combout  & (\regs~170_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3216_combout )))) # (\imem~23_combout  & ((!\regs~3216_combout  & ((\regs~202_q ))) # (\regs~3216_combout  & (\regs~234_q ))))) ) )

	.dataa(!\regs~170_q ),
	.datab(!\regs~234_q ),
	.datac(!\regs~202_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3216_combout ),
	.datag(!\regs~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2642 .extended_lut = "on";
defparam \regs~2642 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \regs~746 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~746 .is_wysiwyg = "true";
defparam \regs~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N58
dffeas \regs~586 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~586 .is_wysiwyg = "true";
defparam \regs~586 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \regs~3224 (
// Equation(s):
// \regs~3224_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~522_q ))) # (\imem~30_combout  & (\regs~554_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~586_q ))) # (\imem~30_combout  & (\regs~618_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~554_q ),
	.datab(!\regs~618_q ),
	.datac(!\regs~586_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3224 .extended_lut = "on";
defparam \regs~3224 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \regs~714feeder (
// Equation(s):
// \regs~714feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~714feeder .extended_lut = "off";
defparam \regs~714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~714feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \regs~714 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~714 .is_wysiwyg = "true";
defparam \regs~714 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \regs~682feeder (
// Equation(s):
// \regs~682feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~682feeder .extended_lut = "off";
defparam \regs~682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~682feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \regs~682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~682 .is_wysiwyg = "true";
defparam \regs~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \regs~650feeder (
// Equation(s):
// \regs~650feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~650feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~650feeder .extended_lut = "off";
defparam \regs~650feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~650feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N55
dffeas \regs~650 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~650 .is_wysiwyg = "true";
defparam \regs~650 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \regs~2650 (
// Equation(s):
// \regs~2650_combout  = ( !\imem~26_combout  & ( ((!\regs~3224_combout  & (\regs~650_q  & ((\imem~23_combout )))) # (\regs~3224_combout  & (((!\imem~23_combout ) # (\regs~682_q ))))) ) ) # ( \imem~26_combout  & ( (!\regs~3224_combout  & (((\regs~714_q  & 
// ((\imem~23_combout )))))) # (\regs~3224_combout  & ((((!\imem~23_combout ))) # (\regs~746_q ))) ) )

	.dataa(!\regs~746_q ),
	.datab(!\regs~3224_combout ),
	.datac(!\regs~714_q ),
	.datad(!\regs~682_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2650 .extended_lut = "on";
defparam \regs~2650 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~2650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \regs~2658 (
// Equation(s):
// \regs~2658_combout  = ( \regs~2642_combout  & ( \regs~2650_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & (\regs~2646_combout )) # (\imem~6_combout  & ((\regs~2654_combout )))) ) ) ) # ( !\regs~2642_combout  & ( \regs~2650_combout  & ( 
// (!\imem~3_combout  & (((\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2646_combout )) # (\imem~6_combout  & ((\regs~2654_combout ))))) ) ) ) # ( \regs~2642_combout  & ( !\regs~2650_combout  & ( (!\imem~3_combout  & 
// (((!\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2646_combout )) # (\imem~6_combout  & ((\regs~2654_combout ))))) ) ) ) # ( !\regs~2642_combout  & ( !\regs~2650_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & 
// (\regs~2646_combout )) # (\imem~6_combout  & ((\regs~2654_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2646_combout ),
	.datac(!\regs~2654_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2642_combout ),
	.dataf(!\regs~2650_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2658 .extended_lut = "off";
defparam \regs~2658 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \regs~2658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \regs~2641_combout  & ( \aluin2_A[10]~24_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout )) # (\Selector35~0_combout  & (\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\regs~2641_combout  & ( \aluin2_A[10]~24_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) # 
// ( \regs~2641_combout  & ( !\aluin2_A[10]~24_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) 
// # ( !\regs~2641_combout  & ( !\aluin2_A[10]~24_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~2_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\regs~2641_combout ),
	.dataf(!\aluin2_A[10]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h1110144014404140;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Selector30~0_combout  & ( \Add1~17_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout ) # (\Selector21~0_combout )) # (\Add2~17_sumout ))) ) ) ) # ( !\Selector30~0_combout  & ( \Add1~17_sumout  & ( 
// (\Selector33~0_combout  & \Selector21~0_combout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add1~17_sumout  & ( (\Selector33~0_combout  & (((\Add2~17_sumout  & \Selector35~0_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( 
// !\Add1~17_sumout  & ( (\Selector33~0_combout  & \Selector21~0_combout ) ) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector21~0_combout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0033013300333133;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \aluout_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10] .is_wysiwyg = "true";
defparam \aluout_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~53_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~53_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101242085108412FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \dbus[9]~51 (
// Equation(s):
// \dbus[9]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & !\dbus~1_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~51 .extended_lut = "off";
defparam \dbus[9]~51 .lut_mask = 64'h03000300CF00CF00;
defparam \dbus[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \dbus[9]~52 (
// Equation(s):
// \dbus[9]~52_combout  = ( \dbus[2]~35_combout  & ( (((\wrmem_M~q  & wmemval_M[9])) # (\switches|sdata [9])) # (\dbus[9]~51_combout ) ) ) # ( !\dbus[2]~35_combout  & ( ((\wrmem_M~q  & wmemval_M[9])) # (\dbus[9]~51_combout ) ) )

	.dataa(!\dbus[9]~51_combout ),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[9]),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!\dbus[2]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~52 .extended_lut = "off";
defparam \dbus[9]~52 .lut_mask = 64'h5757575757FF57FF;
defparam \dbus[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \dbus[9]~53 (
// Equation(s):
// \dbus[9]~53_combout  = ( \timer|cnt [9] & ( ((\dbus[2]~4_combout  & ((\timer|lim [9]) # (\dbus[8]~5_combout )))) # (\dbus[9]~52_combout ) ) ) # ( !\timer|cnt [9] & ( ((\dbus[2]~4_combout  & (!\dbus[8]~5_combout  & \timer|lim [9]))) # (\dbus[9]~52_combout 
// ) ) )

	.dataa(!\dbus[2]~4_combout ),
	.datab(!\dbus[9]~52_combout ),
	.datac(!\dbus[8]~5_combout ),
	.datad(!\timer|lim [9]),
	.datae(gnd),
	.dataf(!\timer|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~53 .extended_lut = "off";
defparam \dbus[9]~53 .lut_mask = 64'h3373337337773777;
defparam \dbus[9]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \wregval_M[9]~39 (
// Equation(s):
// \wregval_M[9]~39_combout  = ( \wregval_M[25]~1_combout  & ( (!\dbus[9]~53_combout  & ((!\Equal4~5_combout ) # ((!\wregval_M[9]~38_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\wregval_M[25]~1_combout  & ( (!\Equal4~5_combout ) # 
// ((!\wregval_M[9]~38_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\Equal4~5_combout ),
	.datab(!\memout_M[0]~0_combout ),
	.datac(!\wregval_M[9]~38_combout ),
	.datad(!\dbus[9]~53_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~39 .extended_lut = "off";
defparam \wregval_M[9]~39 .lut_mask = 64'hFBFBFBFBFB00FB00;
defparam \wregval_M[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \wregval_M[9]~40 (
// Equation(s):
// \wregval_M[9]~40_combout  = ( \selaluout_M~q  & ( \wregval_M[9]~39_combout  & ( aluout_M[9] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[9]~39_combout  & ( (\selpcplus_M~q  & (!\selmemout_M~q  & pcplus_M[9])) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[9]~39_combout  & ( aluout_M[9] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[9]~39_combout  & ( ((\selpcplus_M~q  & pcplus_M[9])) # (\selmemout_M~q ) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selmemout_M~q ),
	.datac(!pcplus_M[9]),
	.datad(!aluout_M[9]),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~40 .extended_lut = "off";
defparam \wregval_M[9]~40 .lut_mask = 64'h373700FF040400FF;
defparam \wregval_M[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \regs~1193feeder (
// Equation(s):
// \regs~1193feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1193feeder .extended_lut = "off";
defparam \regs~1193feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \regs~1193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1193 .is_wysiwyg = "true";
defparam \regs~1193 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \regs~1257 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1257 .is_wysiwyg = "true";
defparam \regs~1257 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N57
cyclonev_lcell_comb \regs~1225feeder (
// Equation(s):
// \regs~1225feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1225feeder .extended_lut = "off";
defparam \regs~1225feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N59
dffeas \regs~1225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1225 .is_wysiwyg = "true";
defparam \regs~1225 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \regs~1129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1129 .is_wysiwyg = "true";
defparam \regs~1129 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \regs~1097DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1097DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1097DUPLICATE .is_wysiwyg = "true";
defparam \regs~1097DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \regs~3044 (
// Equation(s):
// \regs~3044_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1033_q )) # (\imem~30_combout  & ((\regs~1065_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1097DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1129_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1129_q ),
	.datac(!\regs~1097DUPLICATE_q ),
	.datad(!\regs~1065_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1033_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3044 .extended_lut = "on";
defparam \regs~3044 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N21
cyclonev_lcell_comb \regs~1161feeder (
// Equation(s):
// \regs~1161feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1161feeder .extended_lut = "off";
defparam \regs~1161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N22
dffeas \regs~1161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1161 .is_wysiwyg = "true";
defparam \regs~1161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \regs~2404 (
// Equation(s):
// \regs~2404_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3044_combout )))) # (\imem~23_combout  & ((!\regs~3044_combout  & ((\regs~1161_q ))) # (\regs~3044_combout  & (\regs~1193_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3044_combout )))) # (\imem~23_combout  & ((!\regs~3044_combout  & ((\regs~1225_q ))) # (\regs~3044_combout  & (\regs~1257_q ))))) ) )

	.dataa(!\regs~1193_q ),
	.datab(!\regs~1257_q ),
	.datac(!\regs~1225_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3044_combout ),
	.datag(!\regs~1161_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2404 .extended_lut = "on";
defparam \regs~2404 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \regs~233feeder (
// Equation(s):
// \regs~233feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~233feeder .extended_lut = "off";
defparam \regs~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N23
dffeas \regs~233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~233 .is_wysiwyg = "true";
defparam \regs~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \regs~169feeder (
// Equation(s):
// \regs~169feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~169feeder .extended_lut = "off";
defparam \regs~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \regs~169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~169 .is_wysiwyg = "true";
defparam \regs~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \regs~201feeder (
// Equation(s):
// \regs~201feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~201feeder .extended_lut = "off";
defparam \regs~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N47
dffeas \regs~201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~201 .is_wysiwyg = "true";
defparam \regs~201 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \regs~3040 (
// Equation(s):
// \regs~3040_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~9_q ))) # (\imem~30_combout  & (\regs~41_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~73_q ))) # (\imem~30_combout  & (\regs~105_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~105_q ),
	.datab(!\regs~41_q ),
	.datac(!\regs~73_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3040 .extended_lut = "on";
defparam \regs~3040 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \regs~137feeder (
// Equation(s):
// \regs~137feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~137feeder .extended_lut = "off";
defparam \regs~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N52
dffeas \regs~137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~137 .is_wysiwyg = "true";
defparam \regs~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \regs~2400 (
// Equation(s):
// \regs~2400_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3040_combout )))) # (\imem~23_combout  & ((!\regs~3040_combout  & ((\regs~137_q ))) # (\regs~3040_combout  & (\regs~169_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3040_combout )))) # (\imem~23_combout  & ((!\regs~3040_combout  & ((\regs~201_q ))) # (\regs~3040_combout  & (\regs~233_q ))))) ) )

	.dataa(!\regs~233_q ),
	.datab(!\regs~169_q ),
	.datac(!\regs~201_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3040_combout ),
	.datag(!\regs~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2400 .extended_lut = "on";
defparam \regs~2400 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N56
dffeas \regs~1769 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1769 .is_wysiwyg = "true";
defparam \regs~1769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \regs~1705feeder (
// Equation(s):
// \regs~1705feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1705feeder .extended_lut = "off";
defparam \regs~1705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N47
dffeas \regs~1705 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1705 .is_wysiwyg = "true";
defparam \regs~1705 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N4
dffeas \regs~1737 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1737 .is_wysiwyg = "true";
defparam \regs~1737 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \regs~3052 (
// Equation(s):
// \regs~3052_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1545_q ))) # (\imem~30_combout  & (\regs~1577_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1609_q )) # (\imem~30_combout  & ((\regs~1641_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1577_q ),
	.datac(!\regs~1609_q ),
	.datad(!\regs~1641_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1545_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3052 .extended_lut = "on";
defparam \regs~3052 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \regs~1673feeder (
// Equation(s):
// \regs~1673feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1673feeder .extended_lut = "off";
defparam \regs~1673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N52
dffeas \regs~1673 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1673 .is_wysiwyg = "true";
defparam \regs~1673 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \regs~2412 (
// Equation(s):
// \regs~2412_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3052_combout )))) # (\imem~23_combout  & ((!\regs~3052_combout  & ((\regs~1673_q ))) # (\regs~3052_combout  & (\regs~1705_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3052_combout )))) # (\imem~23_combout  & ((!\regs~3052_combout  & ((\regs~1737_q ))) # (\regs~3052_combout  & (\regs~1769_q ))))) ) )

	.dataa(!\regs~1769_q ),
	.datab(!\regs~1705_q ),
	.datac(!\regs~1737_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3052_combout ),
	.datag(!\regs~1673_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2412 .extended_lut = "on";
defparam \regs~2412 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2412 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N33
cyclonev_lcell_comb \regs~681feeder (
// Equation(s):
// \regs~681feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~681feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~681feeder .extended_lut = "off";
defparam \regs~681feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~681feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N34
dffeas \regs~681 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~681 .is_wysiwyg = "true";
defparam \regs~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \regs~745 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~745 .is_wysiwyg = "true";
defparam \regs~745 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \regs~713feeder (
// Equation(s):
// \regs~713feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~713feeder .extended_lut = "off";
defparam \regs~713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \regs~713 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~713 .is_wysiwyg = "true";
defparam \regs~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N53
dffeas \regs~585 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~585 .is_wysiwyg = "true";
defparam \regs~585 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \regs~3048 (
// Equation(s):
// \regs~3048_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~521_q ))) # (\imem~30_combout  & (\regs~553_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & (\regs~585_q )) # (\imem~30_combout  & ((\regs~617_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~553_q ),
	.datac(!\regs~585_q ),
	.datad(!\regs~617_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3048 .extended_lut = "on";
defparam \regs~3048 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \regs~649feeder (
// Equation(s):
// \regs~649feeder_combout  = ( \wregval_M[9]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~649feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~649feeder .extended_lut = "off";
defparam \regs~649feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~649feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N56
dffeas \regs~649 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~649 .is_wysiwyg = "true";
defparam \regs~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \regs~2408 (
// Equation(s):
// \regs~2408_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3048_combout )))) # (\imem~23_combout  & ((!\regs~3048_combout  & ((\regs~649_q ))) # (\regs~3048_combout  & (\regs~681_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3048_combout )))) # (\imem~23_combout  & ((!\regs~3048_combout  & ((\regs~713_q ))) # (\regs~3048_combout  & (\regs~745_q ))))) ) )

	.dataa(!\regs~681_q ),
	.datab(!\regs~745_q ),
	.datac(!\regs~713_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3048_combout ),
	.datag(!\regs~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2408 .extended_lut = "on";
defparam \regs~2408 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2408 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \regs~2416 (
// Equation(s):
// \regs~2416_combout  = ( \regs~2412_combout  & ( \regs~2408_combout  & ( ((!\imem~3_combout  & ((\regs~2400_combout ))) # (\imem~3_combout  & (\regs~2404_combout ))) # (\imem~6_combout ) ) ) ) # ( !\regs~2412_combout  & ( \regs~2408_combout  & ( 
// (!\imem~3_combout  & (((\regs~2400_combout ) # (\imem~6_combout )))) # (\imem~3_combout  & (\regs~2404_combout  & (!\imem~6_combout ))) ) ) ) # ( \regs~2412_combout  & ( !\regs~2408_combout  & ( (!\imem~3_combout  & (((!\imem~6_combout  & 
// \regs~2400_combout )))) # (\imem~3_combout  & (((\imem~6_combout )) # (\regs~2404_combout ))) ) ) ) # ( !\regs~2412_combout  & ( !\regs~2408_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & ((\regs~2400_combout ))) # (\imem~3_combout  & 
// (\regs~2404_combout )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2404_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2400_combout ),
	.datae(!\regs~2412_combout ),
	.dataf(!\regs~2408_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2416 .extended_lut = "off";
defparam \regs~2416 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regs~2416 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \aluin2_A[9]~15 (
// Equation(s):
// \aluin2_A[9]~15_combout  = ( \regs~2416_combout  & ( ((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q )) # (\imem~74_combout ) ) ) # ( !\regs~2416_combout  & ( (\WideOr2~1_combout  & ((\PC[15]~DUPLICATE_q ) # (\imem~74_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~74_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2416_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~15 .extended_lut = "off";
defparam \aluin2_A[9]~15 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \aluin2_A[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[9]~15_combout  & ( \regs~2399_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout )) # (\Selector35~0_combout  & (\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[9]~15_combout  & ( \regs~2399_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// \aluin2_A[9]~15_combout  & ( !\regs~2399_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~2_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~2_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[9]~15_combout  & ( !\regs~2399_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~2_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\aluin2_A[9]~15_combout ),
	.dataf(!\regs~2399_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h1110144014404140;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Selector33~0_combout  & ( \Add1~13_sumout  & ( ((\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~13_sumout )))) # (\Selector22~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add1~13_sumout  & ( 
// ((\Selector30~0_combout  & (\Selector35~0_combout  & \Add2~13_sumout ))) # (\Selector22~0_combout ) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector22~0_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h00000F1F00004F5F;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N37
dffeas \aluout_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[9] .is_wysiwyg = "true";
defparam \aluout_M[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~83_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~83_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,\aluout_M[7]~DUPLICATE_q ,aluout_M[6],\aluout_M[5]~DUPLICATE_q ,\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5F0CC12C0898A20C60802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N48
cyclonev_lcell_comb \dbus[15]~81 (
// Equation(s):
// \dbus[15]~81_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~81 .extended_lut = "off";
defparam \dbus[15]~81 .lut_mask = 64'h05050000F5F50000;
defparam \dbus[15]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \dbus[15]~82 (
// Equation(s):
// \dbus[15]~82_combout  = ( \dbus[2]~4_combout  & ( (!\dbus[8]~5_combout  & (\timer|lim [15])) # (\dbus[8]~5_combout  & ((\timer|cnt [15]))) ) )

	.dataa(!\dbus[8]~5_combout ),
	.datab(gnd),
	.datac(!\timer|lim [15]),
	.datad(!\timer|cnt [15]),
	.datae(gnd),
	.dataf(!\dbus[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~82 .extended_lut = "off";
defparam \dbus[15]~82 .lut_mask = 64'h000000000A5F0A5F;
defparam \dbus[15]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N27
cyclonev_lcell_comb \dbus[15]~83 (
// Equation(s):
// \dbus[15]~83_combout  = ( \dbus[15]~82_combout  ) # ( !\dbus[15]~82_combout  & ( ((\wrmem_M~q  & wmemval_M[15])) # (\dbus[15]~81_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[15]~81_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[15]),
	.datae(gnd),
	.dataf(!\dbus[15]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~83 .extended_lut = "off";
defparam \dbus[15]~83 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \dbus[15]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \wregval_M[15]~59 (
// Equation(s):
// \wregval_M[15]~59_combout  = ( !\dbus[15]~83_combout  & ( \wregval_M[25]~1_combout  & ( (\selmemout_M~q  & ((!HexOut[15]) # (!\wregval_M[10]~3_combout ))) ) ) ) # ( \dbus[15]~83_combout  & ( !\wregval_M[25]~1_combout  & ( (\selmemout_M~q  & ((!HexOut[15]) 
// # (!\wregval_M[10]~3_combout ))) ) ) ) # ( !\dbus[15]~83_combout  & ( !\wregval_M[25]~1_combout  & ( (\selmemout_M~q  & ((!HexOut[15]) # (!\wregval_M[10]~3_combout ))) ) ) )

	.dataa(!HexOut[15]),
	.datab(!\wregval_M[10]~3_combout ),
	.datac(!\selmemout_M~q ),
	.datad(gnd),
	.datae(!\dbus[15]~83_combout ),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~59 .extended_lut = "off";
defparam \wregval_M[15]~59 .lut_mask = 64'h0E0E0E0E0E0E0000;
defparam \wregval_M[15]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \wregval_M[15]~60 (
// Equation(s):
// \wregval_M[15]~60_combout  = ( \selpcplus_M~q  & ( \wregval_M[15]~59_combout  & ( (aluout_M[15] & \selaluout_M~q ) ) ) ) # ( !\selpcplus_M~q  & ( \wregval_M[15]~59_combout  & ( (aluout_M[15] & \selaluout_M~q ) ) ) ) # ( \selpcplus_M~q  & ( 
// !\wregval_M[15]~59_combout  & ( (!\selaluout_M~q  & (((pcplus_M[15]) # (\selmemout_M~q )))) # (\selaluout_M~q  & (aluout_M[15])) ) ) ) # ( !\selpcplus_M~q  & ( !\wregval_M[15]~59_combout  & ( (!\selaluout_M~q  & ((\selmemout_M~q ))) # (\selaluout_M~q  & 
// (aluout_M[15])) ) ) )

	.dataa(!aluout_M[15]),
	.datab(!\selmemout_M~q ),
	.datac(!pcplus_M[15]),
	.datad(!\selaluout_M~q ),
	.datae(!\selpcplus_M~q ),
	.dataf(!\wregval_M[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~60 .extended_lut = "off";
defparam \wregval_M[15]~60 .lut_mask = 64'h33553F5500550055;
defparam \wregval_M[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N50
dffeas \regs~1775 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1775 .is_wysiwyg = "true";
defparam \regs~1775 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N59
dffeas \regs~1743 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1743 .is_wysiwyg = "true";
defparam \regs~1743 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \regs~1711feeder (
// Equation(s):
// \regs~1711feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1711feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1711feeder .extended_lut = "off";
defparam \regs~1711feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1711feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N22
dffeas \regs~1711 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1711 .is_wysiwyg = "true";
defparam \regs~1711 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \regs~3212 (
// Equation(s):
// \regs~3212_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1551_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~1583_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1615_q  & 
// ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1647_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~1647_q ),
	.datac(!\regs~1615_q ),
	.datad(!\regs~1583_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3212 .extended_lut = "on";
defparam \regs~3212 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \regs~1679feeder (
// Equation(s):
// \regs~1679feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1679feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1679feeder .extended_lut = "off";
defparam \regs~1679feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1679feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N55
dffeas \regs~1679 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1679 .is_wysiwyg = "true";
defparam \regs~1679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \regs~2632 (
// Equation(s):
// \regs~2632_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3212_combout )))) # (\imem~23_combout  & ((!\regs~3212_combout  & (\regs~1679_q )) # (\regs~3212_combout  & ((\regs~1711_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3212_combout ))))) # (\imem~23_combout  & (((!\regs~3212_combout  & ((\regs~1743_q ))) # (\regs~3212_combout  & (\regs~1775_q ))))) ) )

	.dataa(!\regs~1775_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1743_q ),
	.datad(!\regs~1711_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3212_combout ),
	.datag(!\regs~1679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2632 .extended_lut = "on";
defparam \regs~2632 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N56
dffeas \regs~1263 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1263 .is_wysiwyg = "true";
defparam \regs~1263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \regs~1231feeder (
// Equation(s):
// \regs~1231feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1231feeder .extended_lut = "off";
defparam \regs~1231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \regs~1231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1231 .is_wysiwyg = "true";
defparam \regs~1231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \regs~1199feeder (
// Equation(s):
// \regs~1199feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1199feeder .extended_lut = "off";
defparam \regs~1199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \regs~1199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1199 .is_wysiwyg = "true";
defparam \regs~1199 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \regs~3204 (
// Equation(s):
// \regs~3204_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1039_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1071_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1103_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1135_q )))) ) )

	.dataa(!\regs~1135_q ),
	.datab(!\regs~1071_q ),
	.datac(!\regs~1103_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1039_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3204 .extended_lut = "on";
defparam \regs~3204 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \regs~1167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1167 .is_wysiwyg = "true";
defparam \regs~1167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \regs~2624 (
// Equation(s):
// \regs~2624_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3204_combout )))) # (\imem~23_combout  & ((!\regs~3204_combout  & (\regs~1167_q )) # (\regs~3204_combout  & ((\regs~1199_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3204_combout ))))) # (\imem~23_combout  & (((!\regs~3204_combout  & ((\regs~1231_q ))) # (\regs~3204_combout  & (\regs~1263_q ))))) ) )

	.dataa(!\regs~1263_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1231_q ),
	.datad(!\regs~1199_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3204_combout ),
	.datag(!\regs~1167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2624 .extended_lut = "on";
defparam \regs~2624 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N20
dffeas \regs~751 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~751 .is_wysiwyg = "true";
defparam \regs~751 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \regs~687feeder (
// Equation(s):
// \regs~687feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~687feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~687feeder .extended_lut = "off";
defparam \regs~687feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~687feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N19
dffeas \regs~687 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~687 .is_wysiwyg = "true";
defparam \regs~687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \regs~719feeder (
// Equation(s):
// \regs~719feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~719feeder .extended_lut = "off";
defparam \regs~719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \regs~719 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~719 .is_wysiwyg = "true";
defparam \regs~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N16
dffeas \regs~559DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~559DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~559DUPLICATE .is_wysiwyg = "true";
defparam \regs~559DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N58
dffeas \regs~591 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~591 .is_wysiwyg = "true";
defparam \regs~591 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \regs~3208 (
// Equation(s):
// \regs~3208_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~527_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~559DUPLICATE_q ))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & 
// (((\regs~591_q  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ) # (\regs~623_q ))))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~559DUPLICATE_q ),
	.datac(!\regs~591_q ),
	.datad(!\regs~623_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3208 .extended_lut = "on";
defparam \regs~3208 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \regs~655feeder (
// Equation(s):
// \regs~655feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~655feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~655feeder .extended_lut = "off";
defparam \regs~655feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~655feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N4
dffeas \regs~655 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~655 .is_wysiwyg = "true";
defparam \regs~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \regs~2628 (
// Equation(s):
// \regs~2628_combout  = ( !\imem~26_combout  & ( ((!\regs~3208_combout  & (((\regs~655_q  & \imem~23_combout )))) # (\regs~3208_combout  & (((!\imem~23_combout )) # (\regs~687_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~3208_combout  & (((\regs~719_q  & 
// \imem~23_combout )))) # (\regs~3208_combout  & (((!\imem~23_combout )) # (\regs~751_q )))) ) )

	.dataa(!\regs~751_q ),
	.datab(!\regs~687_q ),
	.datac(!\regs~719_q ),
	.datad(!\regs~3208_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2628 .extended_lut = "on";
defparam \regs~2628 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \regs~175feeder (
// Equation(s):
// \regs~175feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~175feeder .extended_lut = "off";
defparam \regs~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \regs~175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~175 .is_wysiwyg = "true";
defparam \regs~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \regs~239feeder (
// Equation(s):
// \regs~239feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~239feeder .extended_lut = "off";
defparam \regs~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \regs~239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~239 .is_wysiwyg = "true";
defparam \regs~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \regs~207feeder (
// Equation(s):
// \regs~207feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~207feeder .extended_lut = "off";
defparam \regs~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \regs~207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~207 .is_wysiwyg = "true";
defparam \regs~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N34
dffeas \regs~47DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47DUPLICATE .is_wysiwyg = "true";
defparam \regs~47DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \regs~3200 (
// Equation(s):
// \regs~3200_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~15_q ))) # (\imem~30_combout  & (\regs~47DUPLICATE_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~79_q )) # (\imem~30_combout  & ((\regs~111_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~47DUPLICATE_q ),
	.datac(!\regs~79_q ),
	.datad(!\regs~111_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3200 .extended_lut = "on";
defparam \regs~3200 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \regs~143feeder (
// Equation(s):
// \regs~143feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~143feeder .extended_lut = "off";
defparam \regs~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N2
dffeas \regs~143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~143 .is_wysiwyg = "true";
defparam \regs~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \regs~2620 (
// Equation(s):
// \regs~2620_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3200_combout )))) # (\imem~23_combout  & ((!\regs~3200_combout  & ((\regs~143_q ))) # (\regs~3200_combout  & (\regs~175_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3200_combout )))) # (\imem~23_combout  & ((!\regs~3200_combout  & ((\regs~207_q ))) # (\regs~3200_combout  & (\regs~239_q ))))) ) )

	.dataa(!\regs~175_q ),
	.datab(!\regs~239_q ),
	.datac(!\regs~207_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3200_combout ),
	.datag(!\regs~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2620 .extended_lut = "on";
defparam \regs~2620 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \regs~2636 (
// Equation(s):
// \regs~2636_combout  = ( \regs~2628_combout  & ( \regs~2620_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & ((\regs~2624_combout ))) # (\imem~6_combout  & (\regs~2632_combout ))) ) ) ) # ( !\regs~2628_combout  & ( \regs~2620_combout  & ( 
// (!\imem~3_combout  & (((!\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & ((\regs~2624_combout ))) # (\imem~6_combout  & (\regs~2632_combout )))) ) ) ) # ( \regs~2628_combout  & ( !\regs~2620_combout  & ( (!\imem~3_combout  & 
// (((\imem~6_combout )))) # (\imem~3_combout  & ((!\imem~6_combout  & ((\regs~2624_combout ))) # (\imem~6_combout  & (\regs~2632_combout )))) ) ) ) # ( !\regs~2628_combout  & ( !\regs~2620_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & 
// ((\regs~2624_combout ))) # (\imem~6_combout  & (\regs~2632_combout )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs~2632_combout ),
	.datac(!\regs~2624_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2628_combout ),
	.dataf(!\regs~2620_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2636 .extended_lut = "off";
defparam \regs~2636 .lut_mask = 64'h051105BBAF11AFBB;
defparam \regs~2636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \aluin2_A[15]~32 (
// Equation(s):
// \aluin2_A[15]~32_combout  = ( \regs~2636_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2636_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~32 .extended_lut = "off";
defparam \aluin2_A[15]~32 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \aluin2_A[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \regs~2619_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[15]~32_combout  $ (\Selector37~2_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & ((!\Selector37~2_combout )))) ) ) # ( 
// !\regs~2619_combout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\aluin2_A[15]~32_combout ) # (!\Selector38~0_combout ))))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\aluin2_A[15]~32_combout )))) 
// ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\aluin2_A[15]~32_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\regs~2619_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h5660566069A069A0;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \Add1~85_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~85_sumout ))) ) ) # ( !\Add1~85_sumout  & ( (\Selector35~0_combout  & (\Selector30~0_combout  & \Add2~85_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add2~85_sumout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000500050A0F0A0F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \Selector16~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector16~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector16~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(gnd),
	.datad(!\Selector16~1_combout ),
	.datae(gnd),
	.dataf(!\Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0011001155555555;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N41
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~7_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~7_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],\aluout_M[7]~DUPLICATE_q ,aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_f4l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \dbus[22]~2 (
// Equation(s):
// \dbus[22]~2_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~2 .extended_lut = "off";
defparam \dbus[22]~2 .lut_mask = 64'h00003030C0C0F0F0;
defparam \dbus[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N2
dffeas \wmemval_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2086_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N39
cyclonev_lcell_comb \dbus[22]~6 (
// Equation(s):
// \dbus[22]~6_combout  = ( \timer|lim [22] & ( (\dbus[2]~4_combout  & ((!\dbus[8]~5_combout ) # (\timer|cnt[22]~DUPLICATE_q ))) ) ) # ( !\timer|lim [22] & ( (\timer|cnt[22]~DUPLICATE_q  & (\dbus[2]~4_combout  & \dbus[8]~5_combout )) ) )

	.dataa(!\timer|cnt[22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\dbus[2]~4_combout ),
	.datad(!\dbus[8]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~6 .extended_lut = "off";
defparam \dbus[22]~6 .lut_mask = 64'h000500050F050F05;
defparam \dbus[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \dbus[22]~7 (
// Equation(s):
// \dbus[22]~7_combout  = ( \dbus[22]~6_combout  ) # ( !\dbus[22]~6_combout  & ( ((\wrmem_M~q  & \wmemval_M[22]~DUPLICATE_q )) # (\dbus[22]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[22]~2_combout ),
	.datad(!\wmemval_M[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbus[22]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~7 .extended_lut = "off";
defparam \dbus[22]~7 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \pcplus_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[22] .is_wysiwyg = "true";
defparam \pcplus_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \wregval_M[22]~4 (
// Equation(s):
// \wregval_M[22]~4_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[22]) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & ((pcplus_M[22])))) # (\selaluout_M~q  & (((aluout_M[22])))) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\selpcplus_M~q ),
	.datac(!aluout_M[22]),
	.datad(!pcplus_M[22]),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~4 .extended_lut = "off";
defparam \wregval_M[22]~4 .lut_mask = 64'h05270527AFAFAFAF;
defparam \wregval_M[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2086_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N50
dffeas \HexOut[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \wregval_M[22]~5 (
// Equation(s):
// \wregval_M[22]~5_combout  = ( \wregval_M[22]~4_combout  & ( HexOut[22] & ( ((!\wregval_M[29]~2_combout ) # ((\wregval_M[25]~1_combout  & \dbus[22]~7_combout ))) # (\wregval_M[10]~3_combout ) ) ) ) # ( \wregval_M[22]~4_combout  & ( !HexOut[22] & ( 
// (!\wregval_M[29]~2_combout ) # ((\wregval_M[25]~1_combout  & \dbus[22]~7_combout )) ) ) )

	.dataa(!\wregval_M[10]~3_combout ),
	.datab(!\wregval_M[25]~1_combout ),
	.datac(!\wregval_M[29]~2_combout ),
	.datad(!\dbus[22]~7_combout ),
	.datae(!\wregval_M[22]~4_combout ),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~5 .extended_lut = "off";
defparam \wregval_M[22]~5 .lut_mask = 64'h0000F0F30000F5F7;
defparam \wregval_M[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \regs~534feeder (
// Equation(s):
// \regs~534feeder_combout  = ( \wregval_M[22]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~534feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~534feeder .extended_lut = "off";
defparam \regs~534feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~534feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \regs~534 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~534 .is_wysiwyg = "true";
defparam \regs~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N46
dffeas \regs~22DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22DUPLICATE .is_wysiwyg = "true";
defparam \regs~22DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \regs~2065 (
// Equation(s):
// \regs~2065_combout  = ( \imem~22_combout  & ( \regs~22DUPLICATE_q  & ( (!\imem~14_combout  & (\regs~534_q )) # (\imem~14_combout  & ((\regs~1558_q ))) ) ) ) # ( !\imem~22_combout  & ( \regs~22DUPLICATE_q  & ( (!\imem~14_combout ) # (\regs~1046_q ) ) ) ) # 
// ( \imem~22_combout  & ( !\regs~22DUPLICATE_q  & ( (!\imem~14_combout  & (\regs~534_q )) # (\imem~14_combout  & ((\regs~1558_q ))) ) ) ) # ( !\imem~22_combout  & ( !\regs~22DUPLICATE_q  & ( (\regs~1046_q  & \imem~14_combout ) ) ) )

	.dataa(!\regs~534_q ),
	.datab(!\regs~1046_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1558_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~22DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2065 .extended_lut = "off";
defparam \regs~2065 .lut_mask = 64'h0303505FF3F3505F;
defparam \regs~2065 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \regs~1622 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1622 .is_wysiwyg = "true";
defparam \regs~1622 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N9
cyclonev_lcell_comb \regs~2067 (
// Equation(s):
// \regs~2067_combout  = ( \regs~86_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1110_q ))) # (\imem~22_combout  & (\regs~1622_q )) ) ) ) # ( !\regs~86_q  & ( \imem~14_combout  & ( (!\imem~22_combout  & ((\regs~1110_q ))) # (\imem~22_combout  & 
// (\regs~1622_q )) ) ) ) # ( \regs~86_q  & ( !\imem~14_combout  & ( (!\imem~22_combout ) # (\regs~598_q ) ) ) ) # ( !\regs~86_q  & ( !\imem~14_combout  & ( (\imem~22_combout  & \regs~598_q ) ) ) )

	.dataa(!\regs~1622_q ),
	.datab(!\imem~22_combout ),
	.datac(!\regs~1110_q ),
	.datad(!\regs~598_q ),
	.datae(!\regs~86_q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2067 .extended_lut = "off";
defparam \regs~2067 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \regs~2067 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N36
cyclonev_lcell_comb \regs~2068 (
// Equation(s):
// \regs~2068_combout  = ( \regs~118_q  & ( \regs~1142_q  & ( (!\imem~22_combout ) # ((!\imem~14_combout  & (\regs~630_q )) # (\imem~14_combout  & ((\regs~1654_q )))) ) ) ) # ( !\regs~118_q  & ( \regs~1142_q  & ( (!\imem~22_combout  & (((\imem~14_combout 
// )))) # (\imem~22_combout  & ((!\imem~14_combout  & (\regs~630_q )) # (\imem~14_combout  & ((\regs~1654_q ))))) ) ) ) # ( \regs~118_q  & ( !\regs~1142_q  & ( (!\imem~22_combout  & (((!\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & 
// (\regs~630_q )) # (\imem~14_combout  & ((\regs~1654_q ))))) ) ) ) # ( !\regs~118_q  & ( !\regs~1142_q  & ( (\imem~22_combout  & ((!\imem~14_combout  & (\regs~630_q )) # (\imem~14_combout  & ((\regs~1654_q ))))) ) ) )

	.dataa(!\regs~630_q ),
	.datab(!\regs~1654_q ),
	.datac(!\imem~22_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~118_q ),
	.dataf(!\regs~1142_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2068 .extended_lut = "off";
defparam \regs~2068 .lut_mask = 64'h0503F50305F3F5F3;
defparam \regs~2068 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N24
cyclonev_lcell_comb \regs~2066 (
// Equation(s):
// \regs~2066_combout  = ( \regs~566_q  & ( \regs~1590_q  & ( ((!\imem~14_combout  & ((\regs~54_q ))) # (\imem~14_combout  & (\regs~1078_q ))) # (\imem~22_combout ) ) ) ) # ( !\regs~566_q  & ( \regs~1590_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & 
// ((\regs~54_q ))) # (\imem~14_combout  & (\regs~1078_q )))) # (\imem~22_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs~566_q  & ( !\regs~1590_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & ((\regs~54_q ))) # (\imem~14_combout  & (\regs~1078_q 
// )))) # (\imem~22_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs~566_q  & ( !\regs~1590_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & ((\regs~54_q ))) # (\imem~14_combout  & (\regs~1078_q )))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~1078_q ),
	.datac(!\regs~54_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~566_q ),
	.dataf(!\regs~1590_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2066 .extended_lut = "off";
defparam \regs~2066 .lut_mask = 64'h0A225F220A775F77;
defparam \regs~2066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N12
cyclonev_lcell_comb \regs~2069 (
// Equation(s):
// \regs~2069_combout  = ( \regs~2068_combout  & ( \regs~2066_combout  & ( ((!\imem~18_combout  & (\regs~2065_combout )) # (\imem~18_combout  & ((\regs~2067_combout )))) # (\imem~13_combout ) ) ) ) # ( !\regs~2068_combout  & ( \regs~2066_combout  & ( 
// (!\imem~18_combout  & (((\regs~2065_combout )) # (\imem~13_combout ))) # (\imem~18_combout  & (!\imem~13_combout  & ((\regs~2067_combout )))) ) ) ) # ( \regs~2068_combout  & ( !\regs~2066_combout  & ( (!\imem~18_combout  & (!\imem~13_combout  & 
// (\regs~2065_combout ))) # (\imem~18_combout  & (((\regs~2067_combout )) # (\imem~13_combout ))) ) ) ) # ( !\regs~2068_combout  & ( !\regs~2066_combout  & ( (!\imem~13_combout  & ((!\imem~18_combout  & (\regs~2065_combout )) # (\imem~18_combout  & 
// ((\regs~2067_combout ))))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~2065_combout ),
	.datad(!\regs~2067_combout ),
	.datae(!\regs~2068_combout ),
	.dataf(!\regs~2066_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2069 .extended_lut = "off";
defparam \regs~2069 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regs~2069 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \aluin2_A[22]~1_combout  & ( (!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\Selector35~0_combout  $ (\regs~2069_combout )))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\Selector35~0_combout ))) ) ) # ( 
// !\aluin2_A[22]~1_combout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\regs~2069_combout ) # (!\Selector38~0_combout ))))) # (\Selector37~2_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2069_combout )))) ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2069_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h3628362869886988;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Add2~41_sumout  & ( (\Selector30~0_combout  & ((\Add1~41_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~41_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~41_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h000C000C030F030F;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = ( \Selector9~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector9~0_combout  & ( (\Selector33~0_combout  & (\Selector9~1_combout  & \Selector36~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector9~1_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~2 .extended_lut = "off";
defparam \Selector9~2 .lut_mask = 64'h0003000333333333;
defparam \Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \aluout_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22] .is_wysiwyg = "true";
defparam \aluout_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N10
dffeas \aluout_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23] .is_wysiwyg = "true";
defparam \aluout_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( \aluout_M[16]~DUPLICATE_q  ) # ( !\aluout_M[16]~DUPLICATE_q  & ( ((aluout_M[17]) # (aluout_M[23])) # (aluout_M[22]) ) )

	.dataa(gnd),
	.datab(!aluout_M[22]),
	.datac(!aluout_M[23]),
	.datad(!aluout_M[17]),
	.datae(gnd),
	.dataf(!\aluout_M[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N51
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( aluout_M[25] ) # ( !aluout_M[25] & ( ((aluout_M[26]) # (aluout_M[27])) # (aluout_M[24]) ) )

	.dataa(gnd),
	.datab(!aluout_M[24]),
	.datac(!aluout_M[27]),
	.datad(!aluout_M[26]),
	.datae(gnd),
	.dataf(!aluout_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( aluout_M[20] & ( aluout_M[21] ) ) # ( !aluout_M[20] & ( aluout_M[21] ) ) # ( aluout_M[20] & ( !aluout_M[21] ) ) # ( !aluout_M[20] & ( !aluout_M[21] & ( (aluout_M[19]) # (aluout_M[18]) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[18]),
	.datac(gnd),
	.datad(!aluout_M[19]),
	.datae(!aluout_M[20]),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h33FFFFFFFFFFFFFF;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N57
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( aluout_M[28] ) # ( !aluout_M[28] & ( ((aluout_M[30]) # (aluout_M[31])) # (aluout_M[29]) ) )

	.dataa(gnd),
	.datab(!aluout_M[29]),
	.datac(!aluout_M[31]),
	.datad(!aluout_M[30]),
	.datae(gnd),
	.dataf(!aluout_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~1_combout  & ( \WideNor0~2_combout  ) ) # ( !\WideNor0~1_combout  & ( \WideNor0~2_combout  ) ) # ( \WideNor0~1_combout  & ( !\WideNor0~2_combout  ) ) # ( !\WideNor0~1_combout  & ( !\WideNor0~2_combout  & ( 
// (\WideNor0~0_combout ) # (\WideNor0~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!\WideNor0~1_combout ),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \wregval_M[25]~1 (
// Equation(s):
// \wregval_M[25]~1_combout  = ( \WideNor0~combout  & ( (!\Equal4~5_combout ) # ((!\Equal5~0_combout ) # ((\aluout_M[3]~DUPLICATE_q ) # (\aluout_M[8]~DUPLICATE_q ))) ) ) # ( !\WideNor0~combout  )

	.dataa(!\Equal4~5_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\aluout_M[8]~DUPLICATE_q ),
	.datad(!\aluout_M[3]~DUPLICATE_q ),
	.datae(!\WideNor0~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~1 .extended_lut = "off";
defparam \wregval_M[25]~1 .lut_mask = 64'hFFFFEFFFFFFFEFFF;
defparam \wregval_M[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \pcplus_M[30]~feeder (
// Equation(s):
// \pcplus_M[30]~feeder_combout  = ( \Add0~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[30]~feeder .extended_lut = "off";
defparam \pcplus_M[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \pcplus_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[30] .is_wysiwyg = "true";
defparam \pcplus_M[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \wregval_M[30]~19 (
// Equation(s):
// \wregval_M[30]~19_combout  = (!\selaluout_M~q  & (\wregval_M[2]~6_combout  & ((pcplus_M[30])))) # (\selaluout_M~q  & (((aluout_M[30]))))

	.dataa(!\wregval_M[2]~6_combout ),
	.datab(!\selaluout_M~q ),
	.datac(!aluout_M[30]),
	.datad(!pcplus_M[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~19 .extended_lut = "off";
defparam \wregval_M[30]~19 .lut_mask = 64'h0347034703470347;
defparam \wregval_M[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \wregval_M[30]~20 (
// Equation(s):
// \wregval_M[30]~20_combout  = ( \dbus[30]~31_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[29]~2_combout )) # (\wregval_M[30]~19_combout ) ) ) # ( !\dbus[30]~31_combout  & ( \wregval_M[30]~19_combout  ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(gnd),
	.datac(!\wregval_M[30]~19_combout ),
	.datad(!\wregval_M[29]~2_combout ),
	.datae(gnd),
	.dataf(!\dbus[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~20 .extended_lut = "off";
defparam \wregval_M[30]~20 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \wregval_M[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \regs~1150feeder (
// Equation(s):
// \regs~1150feeder_combout  = ( \wregval_M[30]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1150feeder .extended_lut = "off";
defparam \regs~1150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N46
dffeas \regs~1150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1150 .is_wysiwyg = "true";
defparam \regs~1150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \regs~2244 (
// Equation(s):
// \regs~2244_combout  = ( \imem~22_combout  & ( \regs~1662_q  & ( (\imem~14_combout ) # (\regs~638_q ) ) ) ) # ( !\imem~22_combout  & ( \regs~1662_q  & ( (!\imem~14_combout  & ((\regs~126_q ))) # (\imem~14_combout  & (\regs~1150_q )) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~1662_q  & ( (\regs~638_q  & !\imem~14_combout ) ) ) ) # ( !\imem~22_combout  & ( !\regs~1662_q  & ( (!\imem~14_combout  & ((\regs~126_q ))) # (\imem~14_combout  & (\regs~1150_q )) ) ) )

	.dataa(!\regs~1150_q ),
	.datab(!\regs~638_q ),
	.datac(!\regs~126_q ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~1662_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2244 .extended_lut = "off";
defparam \regs~2244 .lut_mask = 64'h0F5533000F5533FF;
defparam \regs~2244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \regs~2242 (
// Equation(s):
// \regs~2242_combout  = ( \regs~574_q  & ( \regs~1598_q  & ( ((!\imem~14_combout  & ((\regs~62_q ))) # (\imem~14_combout  & (\regs~1086_q ))) # (\imem~22_combout ) ) ) ) # ( !\regs~574_q  & ( \regs~1598_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & 
// ((\regs~62_q ))) # (\imem~14_combout  & (\regs~1086_q )))) # (\imem~22_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs~574_q  & ( !\regs~1598_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & ((\regs~62_q ))) # (\imem~14_combout  & (\regs~1086_q 
// )))) # (\imem~22_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs~574_q  & ( !\regs~1598_q  & ( (!\imem~22_combout  & ((!\imem~14_combout  & ((\regs~62_q ))) # (\imem~14_combout  & (\regs~1086_q )))) ) ) )

	.dataa(!\regs~1086_q ),
	.datab(!\imem~22_combout ),
	.datac(!\regs~62_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~574_q ),
	.dataf(!\regs~1598_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2242 .extended_lut = "off";
defparam \regs~2242 .lut_mask = 64'h0C443F440C773F77;
defparam \regs~2242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \regs~2241 (
// Equation(s):
// \regs~2241_combout  = ( \regs~542_q  & ( \imem~22_combout  & ( (!\imem~14_combout ) # (\regs~1566_q ) ) ) ) # ( !\regs~542_q  & ( \imem~22_combout  & ( (\regs~1566_q  & \imem~14_combout ) ) ) ) # ( \regs~542_q  & ( !\imem~22_combout  & ( 
// (!\imem~14_combout  & (\regs~30_q )) # (\imem~14_combout  & ((\regs~1054_q ))) ) ) ) # ( !\regs~542_q  & ( !\imem~22_combout  & ( (!\imem~14_combout  & (\regs~30_q )) # (\imem~14_combout  & ((\regs~1054_q ))) ) ) )

	.dataa(!\regs~30_q ),
	.datab(!\regs~1054_q ),
	.datac(!\regs~1566_q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs~542_q ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2241 .extended_lut = "off";
defparam \regs~2241 .lut_mask = 64'h55335533000FFF0F;
defparam \regs~2241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \regs~606 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~606 .is_wysiwyg = "true";
defparam \regs~606 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N33
cyclonev_lcell_comb \regs~2243 (
// Equation(s):
// \regs~2243_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1630_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~606_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1118_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~94_q  ) ) )

	.dataa(!\regs~1630_q ),
	.datab(!\regs~1118_q ),
	.datac(!\regs~94_q ),
	.datad(!\regs~606_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2243 .extended_lut = "off";
defparam \regs~2243 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~2243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \regs~2245 (
// Equation(s):
// \regs~2245_combout  = ( \regs~2241_combout  & ( \regs~2243_combout  & ( (!\imem~13_combout ) # ((!\imem~18_combout  & ((\regs~2242_combout ))) # (\imem~18_combout  & (\regs~2244_combout ))) ) ) ) # ( !\regs~2241_combout  & ( \regs~2243_combout  & ( 
// (!\imem~18_combout  & (((\imem~13_combout  & \regs~2242_combout )))) # (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~2244_combout ))) ) ) ) # ( \regs~2241_combout  & ( !\regs~2243_combout  & ( (!\imem~18_combout  & (((!\imem~13_combout ) # 
// (\regs~2242_combout )))) # (\imem~18_combout  & (\regs~2244_combout  & (\imem~13_combout ))) ) ) ) # ( !\regs~2241_combout  & ( !\regs~2243_combout  & ( (\imem~13_combout  & ((!\imem~18_combout  & ((\regs~2242_combout ))) # (\imem~18_combout  & 
// (\regs~2244_combout )))) ) ) )

	.dataa(!\regs~2244_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~2242_combout ),
	.datae(!\regs~2241_combout ),
	.dataf(!\regs~2243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2245 .extended_lut = "off";
defparam \regs~2245 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \regs~2245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \aluin2_A[30]~4_combout  & ( (!\Selector38~0_combout  & (!\Selector37~2_combout  $ (!\regs~2245_combout  $ (\Selector35~0_combout )))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & ((!\Selector35~0_combout )))) ) ) # ( 
// !\aluin2_A[30]~4_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\Selector37~2_combout ) # (!\regs~2245_combout ))))) # (\Selector38~0_combout  & (!\Selector37~2_combout  & (!\regs~2245_combout  $ (!\Selector35~0_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector37~2_combout ),
	.datac(!\regs~2245_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[30]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N27
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \Add1~97_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~97_sumout ))) ) ) # ( !\Add1~97_sumout  & ( (\Add2~97_sumout  & (\Selector30~0_combout  & \Selector35~0_combout )) ) )

	.dataa(!\Add2~97_sumout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h000500050F050F05;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \Selector1~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector1~0_combout  & ( (\Selector36~1_combout  & (\Selector1~1_combout  & \Selector33~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector1~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0003000300FF00FF;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \aluout_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30] .is_wysiwyg = "true";
defparam \aluout_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N56
dffeas \aluout_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16] .is_wysiwyg = "true";
defparam \aluout_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N15
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( aluout_M[16] & ( \aluout_M[15]~DUPLICATE_q  & ( (aluout_M[30] & (aluout_M[17] & (aluout_M[31] & aluout_M[14]))) ) ) )

	.dataa(!aluout_M[30]),
	.datab(!aluout_M[17]),
	.datac(!aluout_M[31]),
	.datad(!aluout_M[14]),
	.datae(!aluout_M[16]),
	.dataf(!\aluout_M[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h0000000000000001;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N22
dffeas \aluout_M[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( \aluout_M[24]~DUPLICATE_q  & ( (aluout_M[25] & (aluout_M[12] & aluout_M[13])) ) )

	.dataa(!aluout_M[25]),
	.datab(gnd),
	.datac(!aluout_M[12]),
	.datad(!aluout_M[13]),
	.datae(gnd),
	.dataf(!\aluout_M[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h0000000000050005;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N39
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( aluout_M[28] & ( (aluout_M[29] & (aluout_M[27] & aluout_M[26])) ) )

	.dataa(gnd),
	.datab(!aluout_M[29]),
	.datac(!aluout_M[27]),
	.datad(!aluout_M[26]),
	.datae(gnd),
	.dataf(!aluout_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000030003;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( \aluout_M[23]~DUPLICATE_q  & ( aluout_M[20] & ( (aluout_M[21] & (aluout_M[18] & (aluout_M[22] & aluout_M[19]))) ) ) )

	.dataa(!aluout_M[21]),
	.datab(!aluout_M[18]),
	.datac(!aluout_M[22]),
	.datad(!aluout_M[19]),
	.datae(!\aluout_M[23]~DUPLICATE_q ),
	.dataf(!aluout_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2746_combout )))) # (\WideOr2~1_combout  & (((!\imem~93_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2751_combout  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2746_combout )))) # (\WideOr2~1_combout  & (((!\imem~93_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2751_combout  ) + ( \Add2~2  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2746_combout ),
	.datad(!\imem~93_combout ),
	.datae(gnd),
	.dataf(!\regs~2751_combout ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FF000000F3D1;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \regs~2751_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2746_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~93_combout )))) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \regs~2751_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2746_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~93_combout )))) ) + ( \Add1~2  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2746_combout ),
	.datad(!\regs~2751_combout ),
	.datae(gnd),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Add1~5_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~5_sumout ))) ) ) # ( !\Add1~5_sumout  & ( (\Selector35~0_combout  & (\Add2~5_sumout  & \Selector30~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N15
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Selector38~0_combout  & ( (!\Selector37~2_combout  & (!\Selector35~0_combout  $ (((!\aluin2_A[1]~13_combout  & !\regs~2751_combout ))))) ) ) # ( !\Selector38~0_combout  & ( !\Selector35~0_combout  $ (((!\aluin2_A[1]~13_combout  
// & ((!\regs~2751_combout ) # (!\Selector37~2_combout ))) # (\aluin2_A[1]~13_combout  & (!\regs~2751_combout  $ (\Selector37~2_combout ))))) ) )

	.dataa(!\aluin2_A[1]~13_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2751_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h366936696C006C00;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector36~1_combout  & ( \Selector30~2_combout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector36~1_combout  & ( \Selector30~2_combout  & ( (\Selector30~1_combout  & \Selector33~0_combout ) ) ) ) # ( \Selector36~1_combout  & ( 
// !\Selector30~2_combout  & ( (\Selector30~1_combout  & \Selector33~0_combout ) ) ) ) # ( !\Selector36~1_combout  & ( !\Selector30~2_combout  & ( (\Selector30~1_combout  & \Selector33~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(gnd),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Selector30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h0303030303030F0F;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N2
dffeas \aluout_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1] .is_wysiwyg = "true";
defparam \aluout_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !aluout_M[0] & ( !aluout_M[1] & ( (!aluout_M[9] & (!aluout_M[11] & (!aluout_M[10] & !aluout_M[6]))) ) ) )

	.dataa(!aluout_M[9]),
	.datab(!aluout_M[11]),
	.datac(!aluout_M[10]),
	.datad(!aluout_M[6]),
	.datae(!aluout_M[0]),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h8000000000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( \Equal4~1_combout  & ( \Equal4~0_combout  & ( (\Equal4~4_combout  & (\Equal4~3_combout  & \Equal4~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal4~4_combout ),
	.datac(!\Equal4~3_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(!\Equal4~1_combout ),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h0000000000000003;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N35
dffeas \led[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led[8] .is_wysiwyg = "true";
defparam \led[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N32
dffeas \HexOut[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N33
cyclonev_lcell_comb \wregval_M[8]~23 (
// Equation(s):
// \wregval_M[8]~23_combout  = ( HexOut[8] & ( ((\wregval_M[8]~0_combout  & led[8])) # (\Equal4~6_combout ) ) ) # ( !HexOut[8] & ( (\wregval_M[8]~0_combout  & led[8]) ) )

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(gnd),
	.datad(!led[8]),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~23 .extended_lut = "off";
defparam \wregval_M[8]~23 .lut_mask = 64'h0055005533773377;
defparam \wregval_M[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \wregval_M[8]~24 (
// Equation(s):
// \wregval_M[8]~24_combout  = ( \dbus[8]~38_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal4~5_combout ) # ((!\wregval_M[8]~23_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[8]~38_combout  & ( (!\Equal4~5_combout ) # 
// ((!\wregval_M[8]~23_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\Equal4~5_combout ),
	.datab(!\memout_M[0]~0_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[8]~23_combout ),
	.datae(gnd),
	.dataf(!\dbus[8]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~24 .extended_lut = "off";
defparam \wregval_M[8]~24 .lut_mask = 64'hFFBBFFBBF0B0F0B0;
defparam \wregval_M[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \wregval_M[8]~25 (
// Equation(s):
// \wregval_M[8]~25_combout  = ( \selaluout_M~q  & ( \wregval_M[8]~24_combout  & ( \aluout_M[8]~DUPLICATE_q  ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[8]~24_combout  & ( (\selpcplus_M~q  & (pcplus_M[8] & !\selmemout_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[8]~24_combout  & ( \aluout_M[8]~DUPLICATE_q  ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[8]~24_combout  & ( ((\selpcplus_M~q  & pcplus_M[8])) # (\selmemout_M~q ) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!pcplus_M[8]),
	.datac(!\selmemout_M~q ),
	.datad(!\aluout_M[8]~DUPLICATE_q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[8]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~25 .extended_lut = "off";
defparam \wregval_M[8]~25 .lut_mask = 64'h1F1F00FF101000FF;
defparam \wregval_M[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \regs~1128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1128 .is_wysiwyg = "true";
defparam \regs~1128 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \regs~1640DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1640DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1640DUPLICATE .is_wysiwyg = "true";
defparam \regs~1640DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \regs~104DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104DUPLICATE .is_wysiwyg = "true";
defparam \regs~104DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \regs~2305 (
// Equation(s):
// \regs~2305_combout  = ( \imem~14_combout  & ( \regs~616_q  & ( (!\imem~22_combout  & (\regs~1128_q )) # (\imem~22_combout  & ((\regs~1640DUPLICATE_q ))) ) ) ) # ( !\imem~14_combout  & ( \regs~616_q  & ( (\imem~22_combout ) # (\regs~104DUPLICATE_q ) ) ) ) 
// # ( \imem~14_combout  & ( !\regs~616_q  & ( (!\imem~22_combout  & (\regs~1128_q )) # (\imem~22_combout  & ((\regs~1640DUPLICATE_q ))) ) ) ) # ( !\imem~14_combout  & ( !\regs~616_q  & ( (\regs~104DUPLICATE_q  & !\imem~22_combout ) ) ) )

	.dataa(!\regs~1128_q ),
	.datab(!\regs~1640DUPLICATE_q ),
	.datac(!\regs~104DUPLICATE_q ),
	.datad(!\imem~22_combout ),
	.datae(!\imem~14_combout ),
	.dataf(!\regs~616_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2305 .extended_lut = "off";
defparam \regs~2305 .lut_mask = 64'h0F0055330FFF5533;
defparam \regs~2305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \regs~2302 (
// Equation(s):
// \regs~2302_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1544_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~520_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1032_q  ) ) ) # ( !\imem~14_combout  & ( 
// !\imem~22_combout  & ( \regs~8_q  ) ) )

	.dataa(!\regs~1032_q ),
	.datab(!\regs~8_q ),
	.datac(!\regs~1544_q ),
	.datad(!\regs~520_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2302 .extended_lut = "off";
defparam \regs~2302 .lut_mask = 64'h3333555500FF0F0F;
defparam \regs~2302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N43
dffeas \regs~1064DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1064DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1064DUPLICATE .is_wysiwyg = "true";
defparam \regs~1064DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \regs~2303 (
// Equation(s):
// \regs~2303_combout  = ( \imem~14_combout  & ( \imem~22_combout  & ( \regs~1576_q  ) ) ) # ( !\imem~14_combout  & ( \imem~22_combout  & ( \regs~552_q  ) ) ) # ( \imem~14_combout  & ( !\imem~22_combout  & ( \regs~1064DUPLICATE_q  ) ) ) # ( !\imem~14_combout 
//  & ( !\imem~22_combout  & ( \regs~40_q  ) ) )

	.dataa(!\regs~1576_q ),
	.datab(!\regs~552_q ),
	.datac(!\regs~40_q ),
	.datad(!\regs~1064DUPLICATE_q ),
	.datae(!\imem~14_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2303 .extended_lut = "off";
defparam \regs~2303 .lut_mask = 64'h0F0F00FF33335555;
defparam \regs~2303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N34
dffeas \regs~72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72 .is_wysiwyg = "true";
defparam \regs~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \regs~2304 (
// Equation(s):
// \regs~2304_combout  = ( \imem~22_combout  & ( \regs~72_q  & ( (!\imem~14_combout  & ((\regs~584_q ))) # (\imem~14_combout  & (\regs~1608_q )) ) ) ) # ( !\imem~22_combout  & ( \regs~72_q  & ( (!\imem~14_combout ) # (\regs~1096_q ) ) ) ) # ( 
// \imem~22_combout  & ( !\regs~72_q  & ( (!\imem~14_combout  & ((\regs~584_q ))) # (\imem~14_combout  & (\regs~1608_q )) ) ) ) # ( !\imem~22_combout  & ( !\regs~72_q  & ( (\imem~14_combout  & \regs~1096_q ) ) ) )

	.dataa(!\regs~1608_q ),
	.datab(!\regs~584_q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~1096_q ),
	.datae(!\imem~22_combout ),
	.dataf(!\regs~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2304 .extended_lut = "off";
defparam \regs~2304 .lut_mask = 64'h000F3535F0FF3535;
defparam \regs~2304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \regs~2306 (
// Equation(s):
// \regs~2306_combout  = ( \imem~13_combout  & ( \regs~2304_combout  & ( (!\imem~18_combout  & ((\regs~2303_combout ))) # (\imem~18_combout  & (\regs~2305_combout )) ) ) ) # ( !\imem~13_combout  & ( \regs~2304_combout  & ( (\regs~2302_combout ) # 
// (\imem~18_combout ) ) ) ) # ( \imem~13_combout  & ( !\regs~2304_combout  & ( (!\imem~18_combout  & ((\regs~2303_combout ))) # (\imem~18_combout  & (\regs~2305_combout )) ) ) ) # ( !\imem~13_combout  & ( !\regs~2304_combout  & ( (!\imem~18_combout  & 
// \regs~2302_combout ) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~2305_combout ),
	.datac(!\regs~2302_combout ),
	.datad(!\regs~2303_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\regs~2304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2306 .extended_lut = "off";
defparam \regs~2306 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \regs~2306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \pcgood_B[8]~1 (
// Equation(s):
// \pcgood_B[8]~1_combout  = ( \dobranch_A~0_combout  & ( \Selector31~15_combout  & ( \Add3~5_sumout  ) ) ) # ( !\dobranch_A~0_combout  & ( \Selector31~15_combout  & ( (!\isjump_D~0_combout  & ((\Add0~5_sumout ))) # (\isjump_D~0_combout  & (\Add4~5_sumout )) 
// ) ) ) # ( \dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & ((\Add0~5_sumout ))) # (\isjump_D~0_combout  & (\Add4~5_sumout )) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & 
// ((\Add0~5_sumout ))) # (\isjump_D~0_combout  & (\Add4~5_sumout )) ) ) )

	.dataa(!\Add4~5_sumout ),
	.datab(!\Add0~5_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~1 .extended_lut = "off";
defparam \pcgood_B[8]~1 .lut_mask = 64'h35353535353500FF;
defparam \pcgood_B[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \pcgood_B[14]~4 (
// Equation(s):
// \pcgood_B[14]~4_combout  = ( \Add4~17_sumout  & ( \isjump_D~0_combout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~15_combout ) # (\Add3~17_sumout )) ) ) ) # ( !\Add4~17_sumout  & ( \isjump_D~0_combout  & ( (\dobranch_A~0_combout  & 
// (\Selector31~15_combout  & \Add3~17_sumout )) ) ) ) # ( \Add4~17_sumout  & ( !\isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & (\Add0~17_sumout )) # (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (\Add0~17_sumout )) # (\Selector31~15_combout  & 
// ((\Add3~17_sumout ))))) ) ) ) # ( !\Add4~17_sumout  & ( !\isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & (\Add0~17_sumout )) # (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (\Add0~17_sumout )) # (\Selector31~15_combout  & ((\Add3~17_sumout 
// ))))) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Selector31~15_combout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Add4~17_sumout ),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~4 .extended_lut = "off";
defparam \pcgood_B[14]~4 .lut_mask = 64'h545754570003FCFF;
defparam \pcgood_B[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \pcgood_B[15]~5 (
// Equation(s):
// \pcgood_B[15]~5_combout  = ( \Add3~21_sumout  & ( \Selector31~15_combout  & ( ((!\isjump_D~0_combout  & ((\Add0~21_sumout ))) # (\isjump_D~0_combout  & (\Add4~21_sumout ))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~21_sumout  & ( \Selector31~15_combout  
// & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & ((\Add0~21_sumout ))) # (\isjump_D~0_combout  & (\Add4~21_sumout )))) ) ) ) # ( \Add3~21_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & ((\Add0~21_sumout ))) # 
// (\isjump_D~0_combout  & (\Add4~21_sumout )) ) ) ) # ( !\Add3~21_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & ((\Add0~21_sumout ))) # (\isjump_D~0_combout  & (\Add4~21_sumout )) ) ) )

	.dataa(!\Add4~21_sumout ),
	.datab(!\Add0~21_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~5 .extended_lut = "off";
defparam \pcgood_B[15]~5 .lut_mask = 64'h3355335530503F5F;
defparam \pcgood_B[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \Equal1~25 (
// Equation(s):
// \Equal1~25_combout  = ( \pcgood_B[14]~4_combout  & ( \pcgood_B[15]~5_combout  & ( (\Add0~17_sumout  & (\Add0~21_sumout  & (!\Add0~5_sumout  $ (\pcgood_B[8]~1_combout )))) ) ) ) # ( !\pcgood_B[14]~4_combout  & ( \pcgood_B[15]~5_combout  & ( 
// (!\Add0~17_sumout  & (\Add0~21_sumout  & (!\Add0~5_sumout  $ (\pcgood_B[8]~1_combout )))) ) ) ) # ( \pcgood_B[14]~4_combout  & ( !\pcgood_B[15]~5_combout  & ( (\Add0~17_sumout  & (!\Add0~21_sumout  & (!\Add0~5_sumout  $ (\pcgood_B[8]~1_combout )))) ) ) ) 
// # ( !\pcgood_B[14]~4_combout  & ( !\pcgood_B[15]~5_combout  & ( (!\Add0~17_sumout  & (!\Add0~21_sumout  & (!\Add0~5_sumout  $ (\pcgood_B[8]~1_combout )))) ) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\pcgood_B[8]~1_combout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(!\pcgood_B[14]~4_combout ),
	.dataf(!\pcgood_B[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~25 .extended_lut = "off";
defparam \Equal1~25 .lut_mask = 64'h9000090000900009;
defparam \Equal1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \pcgood_B[16]~6_combout  & ( (\Add0~25_sumout  & (!\pcgood_B[17]~7_combout  $ (\Add0~29_sumout ))) ) ) # ( !\pcgood_B[16]~6_combout  & ( (!\Add0~25_sumout  & (!\pcgood_B[17]~7_combout  $ (\Add0~29_sumout ))) ) )

	.dataa(gnd),
	.datab(!\Add0~25_sumout ),
	.datac(!\pcgood_B[17]~7_combout ),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[16]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \pcgood_B[10]~2 (
// Equation(s):
// \pcgood_B[10]~2_combout  = ( \dobranch_A~0_combout  & ( \Selector31~15_combout  & ( \Add3~9_sumout  ) ) ) # ( !\dobranch_A~0_combout  & ( \Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~9_sumout )) # (\isjump_D~0_combout  & ((\Add4~9_sumout 
// ))) ) ) ) # ( \dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~9_sumout )) # (\isjump_D~0_combout  & ((\Add4~9_sumout ))) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & 
// (\Add0~9_sumout )) # (\isjump_D~0_combout  & ((\Add4~9_sumout ))) ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~9_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[10]~2 .extended_lut = "off";
defparam \pcgood_B[10]~2 .lut_mask = 64'h505F505F505F3333;
defparam \pcgood_B[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \Equal1~18 (
// Equation(s):
// \Equal1~18_combout  = ( \Add3~57_sumout  & ( \Add3~49_sumout  & ( (\Add0~57_sumout  & (\Add0~49_sumout  & (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) ) # ( !\Add3~57_sumout  & ( \Add3~49_sumout  & ( (!\Add0~57_sumout  & (\Add0~49_sumout  & 
// (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) ) # ( \Add3~57_sumout  & ( !\Add3~49_sumout  & ( (\Add0~57_sumout  & (!\Add0~49_sumout  & (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) ) # ( !\Add3~57_sumout  & ( !\Add3~49_sumout  & ( (!\Add0~57_sumout  & 
// (!\Add0~49_sumout  & (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\Add0~53_sumout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\Add3~53_sumout ),
	.datae(!\Add3~57_sumout ),
	.dataf(!\Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~18 .extended_lut = "off";
defparam \Equal1~18 .lut_mask = 64'h8020401008020401;
defparam \Equal1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \Equal1~17 (
// Equation(s):
// \Equal1~17_combout  = ( \Add4~53_sumout  & ( \Add4~57_sumout  & ( (\Add0~57_sumout  & (\Add0~53_sumout  & (!\Add4~49_sumout  $ (\Add0~49_sumout )))) ) ) ) # ( !\Add4~53_sumout  & ( \Add4~57_sumout  & ( (\Add0~57_sumout  & (!\Add0~53_sumout  & 
// (!\Add4~49_sumout  $ (\Add0~49_sumout )))) ) ) ) # ( \Add4~53_sumout  & ( !\Add4~57_sumout  & ( (!\Add0~57_sumout  & (\Add0~53_sumout  & (!\Add4~49_sumout  $ (\Add0~49_sumout )))) ) ) ) # ( !\Add4~53_sumout  & ( !\Add4~57_sumout  & ( (!\Add0~57_sumout  & 
// (!\Add0~53_sumout  & (!\Add4~49_sumout  $ (\Add0~49_sumout )))) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\Add0~53_sumout ),
	.datac(!\Add4~49_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(!\Add4~53_sumout ),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~17 .extended_lut = "off";
defparam \Equal1~17 .lut_mask = 64'h8008200240041001;
defparam \Equal1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N51
cyclonev_lcell_comb \Equal1~19 (
// Equation(s):
// \Equal1~19_combout  = ( \Equal1~17_combout  & ( (!\isjump_D~0_combout ) # (!\Add0~45_sumout  $ (\Add4~45_sumout )) ) ) # ( !\Equal1~17_combout  & ( !\isjump_D~0_combout  ) )

	.dataa(!\Add0~45_sumout ),
	.datab(gnd),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~45_sumout ),
	.datae(gnd),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~19 .extended_lut = "off";
defparam \Equal1~19 .lut_mask = 64'hF0F0F0F0FAF5FAF5;
defparam \Equal1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \Equal1~19_combout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout ) # ((\Equal1~18_combout  & (!\Add3~45_sumout  $ (\Add0~45_sumout )))) ) ) ) # ( !\Equal1~19_combout  & ( \Selector31~15_combout  & ( (\Equal1~18_combout  & 
// (\dobranch_A~0_combout  & (!\Add3~45_sumout  $ (\Add0~45_sumout )))) ) ) ) # ( \Equal1~19_combout  & ( !\Selector31~15_combout  ) )

	.dataa(!\Equal1~18_combout ),
	.datab(!\Add3~45_sumout ),
	.datac(!\Add0~45_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Equal1~19_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000FFFF0041FF41;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( \Add4~41_sumout  & ( \Add4~33_sumout  & ( (\Add0~33_sumout  & (\Add0~37_sumout  & (!\Add0~41_sumout  $ (\Add4~37_sumout )))) ) ) ) # ( !\Add4~41_sumout  & ( \Add4~33_sumout  & ( (!\Add0~33_sumout  & (\Add0~37_sumout  & 
// (!\Add0~41_sumout  $ (\Add4~37_sumout )))) ) ) ) # ( \Add4~41_sumout  & ( !\Add4~33_sumout  & ( (\Add0~33_sumout  & (!\Add0~37_sumout  & (!\Add0~41_sumout  $ (\Add4~37_sumout )))) ) ) ) # ( !\Add4~41_sumout  & ( !\Add4~33_sumout  & ( (!\Add0~33_sumout  & 
// (!\Add0~37_sumout  & (!\Add0~41_sumout  $ (\Add4~37_sumout )))) ) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\Add0~41_sumout ),
	.datac(!\Add0~37_sumout ),
	.datad(!\Add4~37_sumout ),
	.datae(!\Add4~41_sumout ),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h8020401008020401;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \Add3~37_sumout  & ( \Add4~33_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~37_sumout )) # (\dobranch_A~0_combout  & (\Add0~41_sumout  & (!\Add0~37_sumout  $ (\Add3~33_sumout )))) ) ) ) # ( !\Add3~37_sumout  & ( \Add4~33_sumout  & 
// ( (!\dobranch_A~0_combout  & (\Add0~37_sumout )) # (\dobranch_A~0_combout  & (!\Add0~41_sumout  & (!\Add0~37_sumout  $ (\Add3~33_sumout )))) ) ) ) # ( \Add3~37_sumout  & ( !\Add4~33_sumout  & ( (!\dobranch_A~0_combout  & (!\Add0~37_sumout )) # 
// (\dobranch_A~0_combout  & (\Add0~41_sumout  & (!\Add0~37_sumout  $ (\Add3~33_sumout )))) ) ) ) # ( !\Add3~37_sumout  & ( !\Add4~33_sumout  & ( (!\dobranch_A~0_combout  & (!\Add0~37_sumout )) # (\dobranch_A~0_combout  & (!\Add0~41_sumout  & 
// (!\Add0~37_sumout  $ (\Add3~33_sumout )))) ) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\Add0~41_sumout ),
	.datac(!\Add3~33_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~37_sumout ),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'hAA84AA2155845521;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \dobranch_A~0_combout  & ( \Equal1~11_combout  & ( !\Add0~33_sumout  $ (\Add3~41_sumout ) ) ) ) # ( !\dobranch_A~0_combout  & ( \Equal1~11_combout  & ( (!\isjump_D~0_combout ) # (\Equal1~12_combout ) ) ) ) # ( 
// !\dobranch_A~0_combout  & ( !\Equal1~11_combout  & ( (!\isjump_D~0_combout ) # (\Equal1~12_combout ) ) ) )

	.dataa(!\Equal1~12_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add0~33_sumout ),
	.datad(!\Add3~41_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Equal1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'hDDDD0000DDDDF00F;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \Add0~41_sumout  & ( \isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & (\Add4~37_sumout  & (!\regs~2729_combout  $ (PC[0])))) # (\dobranch_A~0_combout  & (!\regs~2729_combout  $ ((PC[0])))) ) ) ) # ( !\Add0~41_sumout  & ( 
// \isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & (!\Add4~37_sumout  & (!\regs~2729_combout  $ (PC[0])))) # (\dobranch_A~0_combout  & (!\regs~2729_combout  $ ((PC[0])))) ) ) ) # ( \Add0~41_sumout  & ( !\isjump_D~0_combout  ) ) # ( !\Add0~41_sumout  & ( 
// !\isjump_D~0_combout  ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\regs~2729_combout ),
	.datac(!PC[0]),
	.datad(!\Add4~37_sumout ),
	.datae(!\Add0~41_sumout ),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'hFFFFFFFFC34141C3;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \Equal1~30 (
// Equation(s):
// \Equal1~30_combout  = ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout ) # ((\Equal1~12_combout  & (\Equal1~10_combout  & (!PC[1] $ (\regs~2751_combout ))))) ) ) # ( \Selector31~15_combout  & ( (\Equal1~13_combout  & (\Equal1~10_combout  & 
// ((!\isjump_D~0_combout ) # (!PC[1] $ (\regs~2751_combout ))))) ) )

	.dataa(!PC[1]),
	.datab(!\regs~2751_combout ),
	.datac(!\Equal1~13_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Equal1~10_combout ),
	.datag(!\Equal1~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~30 .extended_lut = "on";
defparam \Equal1~30 .lut_mask = 64'hFF000000FF090F09;
defparam \Equal1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \Equal1~24 (
// Equation(s):
// \Equal1~24_combout  = ( \pcgood_B[11]~3_combout  & ( \Equal1~30_combout  & ( (\Add0~13_sumout  & (\Equal1~1_combout  & (!\Add0~9_sumout  $ (\pcgood_B[10]~2_combout )))) ) ) ) # ( !\pcgood_B[11]~3_combout  & ( \Equal1~30_combout  & ( (!\Add0~13_sumout  & 
// (\Equal1~1_combout  & (!\Add0~9_sumout  $ (\pcgood_B[10]~2_combout )))) ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\pcgood_B[10]~2_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(!\pcgood_B[11]~3_combout ),
	.dataf(!\Equal1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~24 .extended_lut = "off";
defparam \Equal1~24 .lut_mask = 64'h0000000000840021;
defparam \Equal1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Equal1~0_combout  & ( \Equal1~24_combout  & ( (\Equal1~25_combout  & (!\Add0~1_sumout  $ (\pcgood_B[9]~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Add0~1_sumout ),
	.datac(!\Equal1~25_combout ),
	.datad(!\pcgood_B[9]~0_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000000C03;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \pcgood_B[1]~29 (
// Equation(s):
// \pcgood_B[1]~29_combout  = ( \isjump_D~0_combout  & ( \regs~2751_combout  ) ) # ( !\isjump_D~0_combout  & ( PC[1] ) )

	.dataa(gnd),
	.datab(!PC[1]),
	.datac(!\regs~2751_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[1]~29 .extended_lut = "off";
defparam \pcgood_B[1]~29 .lut_mask = 64'h333333330F0F0F0F;
defparam \pcgood_B[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N9
cyclonev_lcell_comb \PC[1]~2 (
// Equation(s):
// \PC[1]~2_combout  = ( PC[1] & ( \pcgood_B[1]~29_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !PC[1] & ( \pcgood_B[1]~29_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\flush_D~5_combout  & ((!\Equal1~2_combout ) # 
// (!\Equal1~9_combout )))) ) ) ) # ( PC[1] & ( !\pcgood_B[1]~29_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~2_combout  & \Equal1~9_combout )) # (\flush_D~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Equal1~2_combout ),
	.datac(!\flush_D~5_combout ),
	.datad(!\Equal1~9_combout ),
	.datae(!PC[1]),
	.dataf(!\pcgood_B[1]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]~2 .extended_lut = "off";
defparam \PC[1]~2 .lut_mask = 64'h0000051550405555;
defparam \PC[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N10
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N44
dffeas \pcplus_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[1] .is_wysiwyg = "true";
defparam \pcplus_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \wregval_M[1]~75 (
// Equation(s):
// \wregval_M[1]~75_combout  = ( aluout_M[1] & ( (((\selpcplus_M~q  & pcplus_M[1])) # (\selmemout_M~q )) # (\selaluout_M~q ) ) ) # ( !aluout_M[1] & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[1])) # (\selmemout_M~q ))) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!\selmemout_M~q ),
	.datad(!pcplus_M[1]),
	.datae(gnd),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~75 .extended_lut = "off";
defparam \wregval_M[1]~75 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \wregval_M[1]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \led[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led[1] .is_wysiwyg = "true";
defparam \led[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \HexOut[1]~0 (
// Equation(s):
// \HexOut[1]~0_combout  = !wmemval_M[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[1]~0 .extended_lut = "off";
defparam \HexOut[1]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \HexOut[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \wregval_M[1]~74 (
// Equation(s):
// \wregval_M[1]~74_combout  = ( led[1] & ( HexOut[1] & ( (!\memout_M[0]~0_combout  & (\wregval_M[8]~0_combout  & \Equal4~5_combout )) ) ) ) # ( led[1] & ( !HexOut[1] & ( (!\memout_M[0]~0_combout  & (\Equal4~5_combout  & ((\wregval_M[8]~0_combout ) # 
// (\Equal4~6_combout )))) ) ) ) # ( !led[1] & ( !HexOut[1] & ( (!\memout_M[0]~0_combout  & (\Equal4~6_combout  & \Equal4~5_combout )) ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\wregval_M[8]~0_combout ),
	.datad(!\Equal4~5_combout ),
	.datae(!led[1]),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~74 .extended_lut = "off";
defparam \wregval_M[1]~74 .lut_mask = 64'h0022002A0000000A;
defparam \wregval_M[1]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N39
cyclonev_lcell_comb \wregval_M[1]~76 (
// Equation(s):
// \wregval_M[1]~76_combout  = ( \wregval_M[25]~1_combout  & ( \wregval_M[1]~74_combout  & ( \wregval_M[1]~75_combout  ) ) ) # ( !\wregval_M[25]~1_combout  & ( \wregval_M[1]~74_combout  & ( \wregval_M[1]~75_combout  ) ) ) # ( \wregval_M[25]~1_combout  & ( 
// !\wregval_M[1]~74_combout  & ( (\wregval_M[1]~75_combout  & (((!\wregval_M[29]~2_combout ) # (\dbus[1]~107_combout )) # (\dbus[1]~110_combout ))) ) ) ) # ( !\wregval_M[25]~1_combout  & ( !\wregval_M[1]~74_combout  & ( (\wregval_M[1]~75_combout  & 
// !\wregval_M[29]~2_combout ) ) ) )

	.dataa(!\wregval_M[1]~75_combout ),
	.datab(!\dbus[1]~110_combout ),
	.datac(!\wregval_M[29]~2_combout ),
	.datad(!\dbus[1]~107_combout ),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\wregval_M[1]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~76 .extended_lut = "off";
defparam \wregval_M[1]~76 .lut_mask = 64'h5050515555555555;
defparam \wregval_M[1]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N14
dffeas \regs~1249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1249 .is_wysiwyg = "true";
defparam \regs~1249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \regs~1217feeder (
// Equation(s):
// \regs~1217feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1217feeder .extended_lut = "off";
defparam \regs~1217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N28
dffeas \regs~1217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1217 .is_wysiwyg = "true";
defparam \regs~1217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N27
cyclonev_lcell_comb \regs~1185feeder (
// Equation(s):
// \regs~1185feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1185feeder .extended_lut = "off";
defparam \regs~1185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N28
dffeas \regs~1185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1185 .is_wysiwyg = "true";
defparam \regs~1185 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N56
dffeas \regs~1089DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1089DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1089DUPLICATE .is_wysiwyg = "true";
defparam \regs~1089DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \regs~3284 (
// Equation(s):
// \regs~3284_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1025_q ))) # (\imem~30_combout  & (\regs~1057_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1089DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1121_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1057_q ),
	.datab(!\regs~1121_q ),
	.datac(!\regs~1089DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1025_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3284 .extended_lut = "on";
defparam \regs~3284 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \regs~1153feeder (
// Equation(s):
// \regs~1153feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1153feeder .extended_lut = "off";
defparam \regs~1153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \regs~1153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1153 .is_wysiwyg = "true";
defparam \regs~1153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \regs~2734 (
// Equation(s):
// \regs~2734_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3284_combout ))))) # (\imem~23_combout  & (((!\regs~3284_combout  & (\regs~1153_q )) # (\regs~3284_combout  & ((\regs~1185_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3284_combout ))))) # (\imem~23_combout  & (((!\regs~3284_combout  & ((\regs~1217_q ))) # (\regs~3284_combout  & (\regs~1249_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1249_q ),
	.datac(!\regs~1217_q ),
	.datad(!\regs~1185_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3284_combout ),
	.datag(!\regs~1153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2734 .extended_lut = "on";
defparam \regs~2734 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N20
dffeas \regs~1761 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1761 .is_wysiwyg = "true";
defparam \regs~1761 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \regs~1697feeder (
// Equation(s):
// \regs~1697feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1697feeder .extended_lut = "off";
defparam \regs~1697feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \regs~1697 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1697 .is_wysiwyg = "true";
defparam \regs~1697 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N37
dffeas \regs~1729 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1729 .is_wysiwyg = "true";
defparam \regs~1729 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N43
dffeas \regs~1601DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1601DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1601DUPLICATE .is_wysiwyg = "true";
defparam \regs~1601DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \regs~3292 (
// Equation(s):
// \regs~3292_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1537_q ))) # (\imem~30_combout  & (\regs~1569_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1601DUPLICATE_q ))) # (\imem~30_combout  & (\regs~1633_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1633_q ),
	.datab(!\regs~1569_q ),
	.datac(!\regs~1601DUPLICATE_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3292 .extended_lut = "on";
defparam \regs~3292 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \regs~1665feeder (
// Equation(s):
// \regs~1665feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1665feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1665feeder .extended_lut = "off";
defparam \regs~1665feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1665feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N58
dffeas \regs~1665 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1665 .is_wysiwyg = "true";
defparam \regs~1665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \regs~2742 (
// Equation(s):
// \regs~2742_combout  = ( !\imem~26_combout  & ( ((!\regs~3292_combout  & (((\regs~1665_q  & \imem~23_combout )))) # (\regs~3292_combout  & (((!\imem~23_combout )) # (\regs~1697_q )))) ) ) # ( \imem~26_combout  & ( ((!\regs~3292_combout  & (((\regs~1729_q  
// & \imem~23_combout )))) # (\regs~3292_combout  & (((!\imem~23_combout )) # (\regs~1761_q )))) ) )

	.dataa(!\regs~1761_q ),
	.datab(!\regs~1697_q ),
	.datac(!\regs~1729_q ),
	.datad(!\regs~3292_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2742 .extended_lut = "on";
defparam \regs~2742 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \regs~673feeder (
// Equation(s):
// \regs~673feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~673feeder .extended_lut = "off";
defparam \regs~673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N58
dffeas \regs~673 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~673 .is_wysiwyg = "true";
defparam \regs~673 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \regs~705feeder (
// Equation(s):
// \regs~705feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~705feeder .extended_lut = "off";
defparam \regs~705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \regs~705 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~705 .is_wysiwyg = "true";
defparam \regs~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \regs~737 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~737 .is_wysiwyg = "true";
defparam \regs~737 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \regs~3288 (
// Equation(s):
// \regs~3288_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~513_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~545_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~577_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~609_q )))) ) )

	.dataa(!\regs~545_q ),
	.datab(!\regs~609_q ),
	.datac(!\regs~577_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3288 .extended_lut = "on";
defparam \regs~3288 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N45
cyclonev_lcell_comb \regs~641feeder (
// Equation(s):
// \regs~641feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~641feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~641feeder .extended_lut = "off";
defparam \regs~641feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~641feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N46
dffeas \regs~641 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~641 .is_wysiwyg = "true";
defparam \regs~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \regs~2738 (
// Equation(s):
// \regs~2738_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3288_combout ))))) # (\imem~23_combout  & (((!\regs~3288_combout  & ((\regs~641_q ))) # (\regs~3288_combout  & (\regs~673_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3288_combout ))))) # (\imem~23_combout  & (((!\regs~3288_combout  & (\regs~705_q )) # (\regs~3288_combout  & ((\regs~737_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~673_q ),
	.datac(!\regs~705_q ),
	.datad(!\regs~737_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3288_combout ),
	.datag(!\regs~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2738 .extended_lut = "on";
defparam \regs~2738 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \regs~225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~225 .is_wysiwyg = "true";
defparam \regs~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \regs~193feeder (
// Equation(s):
// \regs~193feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~193feeder .extended_lut = "off";
defparam \regs~193feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \regs~193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~193 .is_wysiwyg = "true";
defparam \regs~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \regs~161feeder (
// Equation(s):
// \regs~161feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~161feeder .extended_lut = "off";
defparam \regs~161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N55
dffeas \regs~161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~161 .is_wysiwyg = "true";
defparam \regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N53
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N55
dffeas \regs~65DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65DUPLICATE .is_wysiwyg = "true";
defparam \regs~65DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N26
dffeas \regs~97 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97 .is_wysiwyg = "true";
defparam \regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \regs~1DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1DUPLICATE .is_wysiwyg = "true";
defparam \regs~1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N39
cyclonev_lcell_comb \regs~3280 (
// Equation(s):
// \regs~3280_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1DUPLICATE_q ))) # (\imem~30_combout  & (\regs~33_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & ((!\imem~30_combout  & (\regs~65DUPLICATE_q )) # (\imem~30_combout  & ((\regs~97_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~33_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~65DUPLICATE_q ),
	.datad(!\regs~97_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3280 .extended_lut = "on";
defparam \regs~3280 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \regs~129feeder (
// Equation(s):
// \regs~129feeder_combout  = ( \wregval_M[1]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~129feeder .extended_lut = "off";
defparam \regs~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N4
dffeas \regs~129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~129 .is_wysiwyg = "true";
defparam \regs~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \regs~2730 (
// Equation(s):
// \regs~2730_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3280_combout )))) # (\imem~23_combout  & ((!\regs~3280_combout  & (\regs~129_q )) # (\regs~3280_combout  & ((\regs~161_q )))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout 
//  & ((((\regs~3280_combout ))))) # (\imem~23_combout  & (((!\regs~3280_combout  & ((\regs~193_q ))) # (\regs~3280_combout  & (\regs~225_q ))))) ) )

	.dataa(!\regs~225_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~193_q ),
	.datad(!\regs~161_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3280_combout ),
	.datag(!\regs~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2730 .extended_lut = "on";
defparam \regs~2730 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2730 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \regs~2746 (
// Equation(s):
// \regs~2746_combout  = ( \regs~2738_combout  & ( \regs~2730_combout  & ( (!\imem~3_combout ) # ((!\imem~6_combout  & (\regs~2734_combout )) # (\imem~6_combout  & ((\regs~2742_combout )))) ) ) ) # ( !\regs~2738_combout  & ( \regs~2730_combout  & ( 
// (!\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2734_combout ))) # (\imem~6_combout  & (((\regs~2742_combout  & \imem~3_combout )))) ) ) ) # ( \regs~2738_combout  & ( !\regs~2730_combout  & ( (!\imem~6_combout  & (\regs~2734_combout  & 
// ((\imem~3_combout )))) # (\imem~6_combout  & (((!\imem~3_combout ) # (\regs~2742_combout )))) ) ) ) # ( !\regs~2738_combout  & ( !\regs~2730_combout  & ( (\imem~3_combout  & ((!\imem~6_combout  & (\regs~2734_combout )) # (\imem~6_combout  & 
// ((\regs~2742_combout ))))) ) ) )

	.dataa(!\regs~2734_combout ),
	.datab(!\regs~2742_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2738_combout ),
	.dataf(!\regs~2730_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2746 .extended_lut = "off";
defparam \regs~2746 .lut_mask = 64'h00530F53F053FF53;
defparam \regs~2746 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \regs~2702_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2697_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~83_combout )))) ) + ( \Add2~6  ))
// \Add2~110  = CARRY(( \regs~2702_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2697_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~83_combout )))) ) + ( \Add2~6  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2697_combout ),
	.datad(!\regs~2702_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \aluin2_A[2]~10_combout  & ( \regs~2702_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[2]~10_combout  & ( \regs~2702_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \aluin2_A[2]~10_combout  & ( !\regs~2702_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[2]~10_combout  & ( !\regs~2702_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\aluin2_A[2]~10_combout ),
	.dataf(!\regs~2702_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h00320068006800C2;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \regs~2702_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2697_combout )))) # (\WideOr2~1_combout  & (((\imem~83_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~6  ))
// \Add1~110  = CARRY(( \regs~2702_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2697_combout )))) # (\WideOr2~1_combout  & (((\imem~83_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~6  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2697_combout ),
	.datad(!\regs~2702_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N9
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector30~0_combout  & ( \Add1~109_sumout  & ( (\Selector33~0_combout  & ((!\Selector35~0_combout ) # ((\Selector29~0_combout ) # (\Add2~109_sumout )))) ) ) ) # ( !\Selector30~0_combout  & ( \Add1~109_sumout  & ( 
// (\Selector33~0_combout  & \Selector29~0_combout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add1~109_sumout  & ( (\Selector33~0_combout  & (((\Selector35~0_combout  & \Add2~109_sumout )) # (\Selector29~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( 
// !\Add1~109_sumout  & ( (\Selector33~0_combout  & \Selector29~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add2~109_sumout ),
	.datad(!\Selector29~0_combout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0055015500554555;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \aluout_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2] .is_wysiwyg = "true";
defparam \aluout_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \wregval_M[2]~66 (
// Equation(s):
// \wregval_M[2]~66_combout  = ( pcplus_M[2] & ( aluout_M[2] & ( ((\selpcplus_M~q ) # (\selaluout_M~q )) # (\selmemout_M~q ) ) ) ) # ( !pcplus_M[2] & ( aluout_M[2] & ( (\selaluout_M~q ) # (\selmemout_M~q ) ) ) ) # ( pcplus_M[2] & ( !aluout_M[2] & ( 
// (!\selaluout_M~q  & ((\selpcplus_M~q ) # (\selmemout_M~q ))) ) ) ) # ( !pcplus_M[2] & ( !aluout_M[2] & ( (\selmemout_M~q  & !\selaluout_M~q ) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!\selpcplus_M~q ),
	.datad(gnd),
	.datae(!pcplus_M[2]),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~66 .extended_lut = "off";
defparam \wregval_M[2]~66 .lut_mask = 64'h44444C4C77777F7F;
defparam \wregval_M[2]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N16
dffeas \led[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led[2] .is_wysiwyg = "true";
defparam \led[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \HexOut[2]~1 (
// Equation(s):
// \HexOut[2]~1_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~1 .extended_lut = "off";
defparam \HexOut[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \HexOut[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[2]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N15
cyclonev_lcell_comb \wregval_M[2]~65 (
// Equation(s):
// \wregval_M[2]~65_combout  = ( led[2] & ( HexOut[2] & ( (!\memout_M[0]~0_combout  & (\Equal4~5_combout  & \wregval_M[8]~0_combout )) ) ) ) # ( led[2] & ( !HexOut[2] & ( (!\memout_M[0]~0_combout  & (\Equal4~5_combout  & ((\wregval_M[8]~0_combout ) # 
// (\Equal4~6_combout )))) ) ) ) # ( !led[2] & ( !HexOut[2] & ( (!\memout_M[0]~0_combout  & (\Equal4~6_combout  & \Equal4~5_combout )) ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!\wregval_M[8]~0_combout ),
	.datae(!led[2]),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~65 .extended_lut = "off";
defparam \wregval_M[2]~65 .lut_mask = 64'h0202020A0000000A;
defparam \wregval_M[2]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \dbus[2]~95 (
// Equation(s):
// \dbus[2]~95_combout  = ( \dbus~1_combout  & ( \dbus[2]~94_combout  ) ) # ( !\dbus~1_combout  & ( \dbus[2]~94_combout  ) ) # ( \dbus~1_combout  & ( !\dbus[2]~94_combout  & ( \dbus[2]~92_combout  ) ) ) # ( !\dbus~1_combout  & ( !\dbus[2]~94_combout  & ( 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) # (\dbus[2]~92_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dbus[2]~92_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\dbus~1_combout ),
	.dataf(!\dbus[2]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~95 .extended_lut = "off";
defparam \dbus[2]~95 .lut_mask = 64'h3B7F3333FFFFFFFF;
defparam \dbus[2]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N57
cyclonev_lcell_comb \wregval_M[2]~67 (
// Equation(s):
// \wregval_M[2]~67_combout  = ( \wregval_M[25]~1_combout  & ( \dbus[2]~91_combout  & ( \wregval_M[2]~66_combout  ) ) ) # ( !\wregval_M[25]~1_combout  & ( \dbus[2]~91_combout  & ( (\wregval_M[2]~66_combout  & ((!\wregval_M[29]~2_combout ) # 
// (\wregval_M[2]~65_combout ))) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[2]~91_combout  & ( (\wregval_M[2]~66_combout  & ((!\wregval_M[29]~2_combout ) # ((\dbus[2]~95_combout ) # (\wregval_M[2]~65_combout )))) ) ) ) # ( !\wregval_M[25]~1_combout  & ( 
// !\dbus[2]~91_combout  & ( (\wregval_M[2]~66_combout  & ((!\wregval_M[29]~2_combout ) # (\wregval_M[2]~65_combout ))) ) ) )

	.dataa(!\wregval_M[2]~66_combout ),
	.datab(!\wregval_M[29]~2_combout ),
	.datac(!\wregval_M[2]~65_combout ),
	.datad(!\dbus[2]~95_combout ),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[2]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~67 .extended_lut = "off";
defparam \wregval_M[2]~67 .lut_mask = 64'h4545455545455555;
defparam \wregval_M[2]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N38
dffeas \regs~226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~226 .is_wysiwyg = "true";
defparam \regs~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N40
dffeas \regs~162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~162 .is_wysiwyg = "true";
defparam \regs~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \regs~194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194 .is_wysiwyg = "true";
defparam \regs~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \regs~3248 (
// Equation(s):
// \regs~3248_combout  = ( !\imem~26_combout  & ( (!\imem~30_combout  & (((\regs~2_q  & (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\regs~34_q ) # (\imem~23_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~66_q  & 
// (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~98_q ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs~98_q ),
	.datac(!\regs~66_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~34_q ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3248 .extended_lut = "on";
defparam \regs~3248 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~3248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \regs~130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~130 .is_wysiwyg = "true";
defparam \regs~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \regs~2681 (
// Equation(s):
// \regs~2681_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3248_combout )))) # (\imem~23_combout  & ((!\regs~3248_combout  & ((\regs~130_q ))) # (\regs~3248_combout  & (\regs~162_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3248_combout )))) # (\imem~23_combout  & ((!\regs~3248_combout  & ((\regs~194_q ))) # (\regs~3248_combout  & (\regs~226_q ))))) ) )

	.dataa(!\regs~226_q ),
	.datab(!\regs~162_q ),
	.datac(!\regs~194_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3248_combout ),
	.datag(!\regs~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2681 .extended_lut = "on";
defparam \regs~2681 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N32
dffeas \regs~1570 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1570 .is_wysiwyg = "true";
defparam \regs~1570 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N56
dffeas \regs~1538 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1538 .is_wysiwyg = "true";
defparam \regs~1538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \regs~3260 (
// Equation(s):
// \regs~3260_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & (\regs~1538_q )) # (\imem~30_combout  & ((\regs~1570_q ))))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  & 
// (((!\imem~30_combout  & ((\regs~1602_q ))) # (\imem~30_combout  & (\regs~1634_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\regs~1634_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1602_q ),
	.datad(!\regs~1570_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3260 .extended_lut = "on";
defparam \regs~3260 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \regs~1762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1762 .is_wysiwyg = "true";
defparam \regs~1762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \regs~1730feeder (
// Equation(s):
// \regs~1730feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1730feeder .extended_lut = "off";
defparam \regs~1730feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1730feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N8
dffeas \regs~1730 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1730 .is_wysiwyg = "true";
defparam \regs~1730 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \regs~1698feeder (
// Equation(s):
// \regs~1698feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1698feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1698feeder .extended_lut = "off";
defparam \regs~1698feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1698feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N37
dffeas \regs~1698 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1698 .is_wysiwyg = "true";
defparam \regs~1698 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \regs~1666feeder (
// Equation(s):
// \regs~1666feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1666feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1666feeder .extended_lut = "off";
defparam \regs~1666feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1666feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N52
dffeas \regs~1666 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1666 .is_wysiwyg = "true";
defparam \regs~1666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \regs~2693 (
// Equation(s):
// \regs~2693_combout  = ( !\imem~26_combout  & ( (!\regs~3260_combout  & (((\regs~1666_q  & ((\imem~23_combout )))))) # (\regs~3260_combout  & ((((!\imem~23_combout ) # (\regs~1698_q ))))) ) ) # ( \imem~26_combout  & ( (!\regs~3260_combout  & 
// (((\regs~1730_q  & ((\imem~23_combout )))))) # (\regs~3260_combout  & ((((!\imem~23_combout ))) # (\regs~1762_q ))) ) )

	.dataa(!\regs~3260_combout ),
	.datab(!\regs~1762_q ),
	.datac(!\regs~1730_q ),
	.datad(!\regs~1698_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2693 .extended_lut = "on";
defparam \regs~2693 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~2693 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N42
cyclonev_lcell_comb \regs~1186feeder (
// Equation(s):
// \regs~1186feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1186feeder .extended_lut = "off";
defparam \regs~1186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N43
dffeas \regs~1186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1186 .is_wysiwyg = "true";
defparam \regs~1186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \regs~1250feeder (
// Equation(s):
// \regs~1250feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1250feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1250feeder .extended_lut = "off";
defparam \regs~1250feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1250feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N55
dffeas \regs~1250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1250 .is_wysiwyg = "true";
defparam \regs~1250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \regs~1218feeder (
// Equation(s):
// \regs~1218feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1218feeder .extended_lut = "off";
defparam \regs~1218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N47
dffeas \regs~1218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1218 .is_wysiwyg = "true";
defparam \regs~1218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \regs~3252 (
// Equation(s):
// \regs~3252_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1026_q ))) # (\imem~30_combout  & (\regs~1058_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1090_q ))) # (\imem~30_combout  & (\regs~1122_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1058_q ),
	.datab(!\regs~1122_q ),
	.datac(!\regs~1090_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1026_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3252 .extended_lut = "on";
defparam \regs~3252 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \regs~1154feeder (
// Equation(s):
// \regs~1154feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1154feeder .extended_lut = "off";
defparam \regs~1154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N40
dffeas \regs~1154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1154 .is_wysiwyg = "true";
defparam \regs~1154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \regs~2685 (
// Equation(s):
// \regs~2685_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3252_combout )))) # (\imem~23_combout  & ((!\regs~3252_combout  & ((\regs~1154_q ))) # (\regs~3252_combout  & (\regs~1186_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3252_combout )))) # (\imem~23_combout  & ((!\regs~3252_combout  & ((\regs~1218_q ))) # (\regs~3252_combout  & (\regs~1250_q ))))) ) )

	.dataa(!\regs~1186_q ),
	.datab(!\regs~1250_q ),
	.datac(!\regs~1218_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3252_combout ),
	.datag(!\regs~1154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2685 .extended_lut = "on";
defparam \regs~2685 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \regs~738 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~738 .is_wysiwyg = "true";
defparam \regs~738 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \regs~674feeder (
// Equation(s):
// \regs~674feeder_combout  = ( \wregval_M[2]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~674feeder .extended_lut = "off";
defparam \regs~674feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \regs~674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~674 .is_wysiwyg = "true";
defparam \regs~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N31
dffeas \regs~706 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~706 .is_wysiwyg = "true";
defparam \regs~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \regs~3256 (
// Equation(s):
// \regs~3256_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~514_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~546_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~578_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~610_q )))) ) )

	.dataa(!\regs~546_q ),
	.datab(!\regs~610_q ),
	.datac(!\regs~578_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3256 .extended_lut = "on";
defparam \regs~3256 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \regs~642 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~642 .is_wysiwyg = "true";
defparam \regs~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \regs~2689 (
// Equation(s):
// \regs~2689_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3256_combout )))) # (\imem~23_combout  & ((!\regs~3256_combout  & ((\regs~642_q ))) # (\regs~3256_combout  & (\regs~674_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3256_combout )))) # (\imem~23_combout  & ((!\regs~3256_combout  & ((\regs~706_q ))) # (\regs~3256_combout  & (\regs~738_q ))))) ) )

	.dataa(!\regs~738_q ),
	.datab(!\regs~674_q ),
	.datac(!\regs~706_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3256_combout ),
	.datag(!\regs~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2689 .extended_lut = "on";
defparam \regs~2689 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2689 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \regs~2697 (
// Equation(s):
// \regs~2697_combout  = ( \regs~2685_combout  & ( \regs~2689_combout  & ( (!\imem~6_combout  & (((\imem~3_combout )) # (\regs~2681_combout ))) # (\imem~6_combout  & (((!\imem~3_combout ) # (\regs~2693_combout )))) ) ) ) # ( !\regs~2685_combout  & ( 
// \regs~2689_combout  & ( (!\imem~6_combout  & (\regs~2681_combout  & ((!\imem~3_combout )))) # (\imem~6_combout  & (((!\imem~3_combout ) # (\regs~2693_combout )))) ) ) ) # ( \regs~2685_combout  & ( !\regs~2689_combout  & ( (!\imem~6_combout  & 
// (((\imem~3_combout )) # (\regs~2681_combout ))) # (\imem~6_combout  & (((\regs~2693_combout  & \imem~3_combout )))) ) ) ) # ( !\regs~2685_combout  & ( !\regs~2689_combout  & ( (!\imem~6_combout  & (\regs~2681_combout  & ((!\imem~3_combout )))) # 
// (\imem~6_combout  & (((\regs~2693_combout  & \imem~3_combout )))) ) ) )

	.dataa(!\regs~2681_combout ),
	.datab(!\regs~2693_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2685_combout ),
	.dataf(!\regs~2689_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2697 .extended_lut = "off";
defparam \regs~2697 .lut_mask = 64'h500350F35F035FF3;
defparam \regs~2697 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2719_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~86_combout )))) ) + ( \regs~2724_combout  ) + ( \Add2~110  ))
// \Add2~122  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2719_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~86_combout )))) ) + ( \regs~2724_combout  ) + ( \Add2~110  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2719_combout ),
	.datad(!\imem~86_combout ),
	.datae(gnd),
	.dataf(!\regs~2724_combout ),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2719_combout )))) # (\WideOr2~1_combout  & (((\imem~86_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2724_combout  ) + ( \Add1~110  ))
// \Add1~122  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2719_combout )))) # (\WideOr2~1_combout  & (((\imem~86_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2724_combout  ) + ( \Add1~110  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2719_combout ),
	.datad(!\imem~86_combout ),
	.datae(gnd),
	.dataf(!\regs~2724_combout ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FF0000001B5F;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Add2~121_sumout  & ( \Add1~121_sumout  & ( (\Selector33~0_combout  & ((\Selector30~0_combout ) # (\Selector28~0_combout ))) ) ) ) # ( !\Add2~121_sumout  & ( \Add1~121_sumout  & ( (\Selector33~0_combout  & 
// (((\Selector30~0_combout  & !\Selector35~0_combout )) # (\Selector28~0_combout ))) ) ) ) # ( \Add2~121_sumout  & ( !\Add1~121_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & \Selector35~0_combout )) # (\Selector28~0_combout ))) ) ) ) # ( 
// !\Add2~121_sumout  & ( !\Add1~121_sumout  & ( (\Selector28~0_combout  & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector28~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Add2~121_sumout ),
	.dataf(!\Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0505050707050707;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \aluout_M[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \pcplus_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[3] .is_wysiwyg = "true";
defparam \pcplus_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \wregval_M[3]~69 (
// Equation(s):
// \wregval_M[3]~69_combout  = ( \selaluout_M~q  & ( \aluout_M[3]~DUPLICATE_q  ) ) # ( !\selaluout_M~q  & ( ((pcplus_M[3] & \selpcplus_M~q )) # (\selmemout_M~q ) ) )

	.dataa(!\aluout_M[3]~DUPLICATE_q ),
	.datab(!pcplus_M[3]),
	.datac(!\selpcplus_M~q ),
	.datad(!\selmemout_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~69 .extended_lut = "off";
defparam \wregval_M[3]~69 .lut_mask = 64'h03FF555503FF5555;
defparam \wregval_M[3]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \led[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led[3] .is_wysiwyg = "true";
defparam \led[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N21
cyclonev_lcell_comb \wregval_M[3]~68 (
// Equation(s):
// \wregval_M[3]~68_combout  = ( led[3] & ( !\memout_M[0]~0_combout  & ( (\Equal4~5_combout  & (((\Equal4~6_combout  & HexOut[3])) # (\wregval_M[8]~0_combout ))) ) ) ) # ( !led[3] & ( !\memout_M[0]~0_combout  & ( (\Equal4~6_combout  & (\Equal4~5_combout  & 
// HexOut[3])) ) ) )

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!HexOut[3]),
	.datae(!led[3]),
	.dataf(!\memout_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~68 .extended_lut = "off";
defparam \wregval_M[3]~68 .lut_mask = 64'h0003050700000000;
defparam \wregval_M[3]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N51
cyclonev_lcell_comb \wregval_M[3]~70 (
// Equation(s):
// \wregval_M[3]~70_combout  = ( \dbus[3]~97_combout  & ( \dbus[3]~101_combout  & ( (\wregval_M[3]~69_combout  & ((!\wregval_M[29]~2_combout ) # ((\wregval_M[3]~68_combout ) # (\wregval_M[25]~1_combout )))) ) ) ) # ( !\dbus[3]~97_combout  & ( 
// \dbus[3]~101_combout  & ( (\wregval_M[3]~69_combout  & ((!\wregval_M[29]~2_combout ) # ((\wregval_M[3]~68_combout ) # (\wregval_M[25]~1_combout )))) ) ) ) # ( \dbus[3]~97_combout  & ( !\dbus[3]~101_combout  & ( (\wregval_M[3]~69_combout  & 
// ((!\wregval_M[29]~2_combout ) # ((\wregval_M[3]~68_combout ) # (\wregval_M[25]~1_combout )))) ) ) ) # ( !\dbus[3]~97_combout  & ( !\dbus[3]~101_combout  & ( (\wregval_M[3]~69_combout  & ((!\wregval_M[29]~2_combout ) # (\wregval_M[3]~68_combout ))) ) ) )

	.dataa(!\wregval_M[29]~2_combout ),
	.datab(!\wregval_M[3]~69_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[3]~68_combout ),
	.datae(!\dbus[3]~97_combout ),
	.dataf(!\dbus[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~70 .extended_lut = "off";
defparam \wregval_M[3]~70 .lut_mask = 64'h2233233323332333;
defparam \wregval_M[3]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N28
dffeas \regs~1603 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1603 .is_wysiwyg = "true";
defparam \regs~1603 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb \regs~1571feeder (
// Equation(s):
// \regs~1571feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1571feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1571feeder .extended_lut = "off";
defparam \regs~1571feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1571feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N8
dffeas \regs~1571 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1571 .is_wysiwyg = "true";
defparam \regs~1571 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \regs~1635feeder (
// Equation(s):
// \regs~1635feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1635feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1635feeder .extended_lut = "off";
defparam \regs~1635feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1635feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \regs~1635 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1635 .is_wysiwyg = "true";
defparam \regs~1635 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N57
cyclonev_lcell_comb \regs~1539feeder (
// Equation(s):
// \regs~1539feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1539feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1539feeder .extended_lut = "off";
defparam \regs~1539feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1539feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N59
dffeas \regs~1539 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1539 .is_wysiwyg = "true";
defparam \regs~1539 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \regs~2723 (
// Equation(s):
// \regs~2723_combout  = ( \regs~1539_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~1603_q )) # (\imem~13_combout  & ((\regs~1635_q ))) ) ) ) # ( !\regs~1539_q  & ( \imem~18_combout  & ( (!\imem~13_combout  & (\regs~1603_q )) # (\imem~13_combout  
// & ((\regs~1635_q ))) ) ) ) # ( \regs~1539_q  & ( !\imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1571_q ) ) ) ) # ( !\regs~1539_q  & ( !\imem~18_combout  & ( (\regs~1571_q  & \imem~13_combout ) ) ) )

	.dataa(!\regs~1603_q ),
	.datab(!\regs~1571_q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs~1635_q ),
	.datae(!\regs~1539_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2723 .extended_lut = "off";
defparam \regs~2723 .lut_mask = 64'h0303F3F3505F505F;
defparam \regs~2723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \regs~579feeder (
// Equation(s):
// \regs~579feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~579feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~579feeder .extended_lut = "off";
defparam \regs~579feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~579feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N43
dffeas \regs~579 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~579 .is_wysiwyg = "true";
defparam \regs~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N44
dffeas \regs~547 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~547 .is_wysiwyg = "true";
defparam \regs~547 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N57
cyclonev_lcell_comb \regs~515feeder (
// Equation(s):
// \regs~515feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~515feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~515feeder .extended_lut = "off";
defparam \regs~515feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~515feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N58
dffeas \regs~515 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~515 .is_wysiwyg = "true";
defparam \regs~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \regs~611 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~611 .is_wysiwyg = "true";
defparam \regs~611 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \regs~2721 (
// Equation(s):
// \regs~2721_combout  = ( \regs~611_q  & ( \imem~18_combout  & ( (\imem~13_combout ) # (\regs~579_q ) ) ) ) # ( !\regs~611_q  & ( \imem~18_combout  & ( (\regs~579_q  & !\imem~13_combout ) ) ) ) # ( \regs~611_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  
// & ((\regs~515_q ))) # (\imem~13_combout  & (\regs~547_q )) ) ) ) # ( !\regs~611_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & ((\regs~515_q ))) # (\imem~13_combout  & (\regs~547_q )) ) ) )

	.dataa(!\regs~579_q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs~547_q ),
	.datad(!\regs~515_q ),
	.datae(!\regs~611_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2721 .extended_lut = "off";
defparam \regs~2721 .lut_mask = 64'h03CF03CF44447777;
defparam \regs~2721 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \regs~35feeder (
// Equation(s):
// \regs~35feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35feeder .extended_lut = "off";
defparam \regs~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N20
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N15
cyclonev_lcell_comb \regs~3feeder (
// Equation(s):
// \regs~3feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3feeder .extended_lut = "off";
defparam \regs~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N16
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \regs~67feeder (
// Equation(s):
// \regs~67feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67feeder .extended_lut = "off";
defparam \regs~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N22
dffeas \regs~67 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~67 .is_wysiwyg = "true";
defparam \regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N56
dffeas \regs~99 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~99 .is_wysiwyg = "true";
defparam \regs~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \regs~2720 (
// Equation(s):
// \regs~2720_combout  = ( \regs~99_q  & ( \imem~13_combout  & ( (\imem~18_combout ) # (\regs~35_q ) ) ) ) # ( !\regs~99_q  & ( \imem~13_combout  & ( (\regs~35_q  & !\imem~18_combout ) ) ) ) # ( \regs~99_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & 
// (\regs~3_q )) # (\imem~18_combout  & ((\regs~67_q ))) ) ) ) # ( !\regs~99_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & (\regs~3_q )) # (\imem~18_combout  & ((\regs~67_q ))) ) ) )

	.dataa(!\regs~35_q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~3_q ),
	.datad(!\regs~67_q ),
	.datae(!\regs~99_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2720 .extended_lut = "off";
defparam \regs~2720 .lut_mask = 64'h0C3F0C3F44447777;
defparam \regs~2720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \regs~1059 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1059 .is_wysiwyg = "true";
defparam \regs~1059 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \regs~1123feeder (
// Equation(s):
// \regs~1123feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1123feeder .extended_lut = "off";
defparam \regs~1123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N43
dffeas \regs~1123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1123 .is_wysiwyg = "true";
defparam \regs~1123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N51
cyclonev_lcell_comb \regs~1091feeder (
// Equation(s):
// \regs~1091feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1091feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1091feeder .extended_lut = "off";
defparam \regs~1091feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1091feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N53
dffeas \regs~1091 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1091feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1091 .is_wysiwyg = "true";
defparam \regs~1091 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \regs~1027feeder (
// Equation(s):
// \regs~1027feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1027feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1027feeder .extended_lut = "off";
defparam \regs~1027feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1027feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \regs~1027 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1027 .is_wysiwyg = "true";
defparam \regs~1027 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N57
cyclonev_lcell_comb \regs~2722 (
// Equation(s):
// \regs~2722_combout  = ( \regs~1027_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~1059_q )) # (\imem~18_combout  & ((\regs~1123_q ))) ) ) ) # ( !\regs~1027_q  & ( \imem~13_combout  & ( (!\imem~18_combout  & (\regs~1059_q )) # (\imem~18_combout  
// & ((\regs~1123_q ))) ) ) ) # ( \regs~1027_q  & ( !\imem~13_combout  & ( (!\imem~18_combout ) # (\regs~1091_q ) ) ) ) # ( !\regs~1027_q  & ( !\imem~13_combout  & ( (\imem~18_combout  & \regs~1091_q ) ) ) )

	.dataa(!\regs~1059_q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~1123_q ),
	.datad(!\regs~1091_q ),
	.datae(!\regs~1027_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2722 .extended_lut = "off";
defparam \regs~2722 .lut_mask = 64'h0033CCFF47474747;
defparam \regs~2722 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \regs~2724 (
// Equation(s):
// \regs~2724_combout  = ( \regs~2720_combout  & ( \regs~2722_combout  & ( (!\imem~22_combout ) # ((!\imem~14_combout  & ((\regs~2721_combout ))) # (\imem~14_combout  & (\regs~2723_combout ))) ) ) ) # ( !\regs~2720_combout  & ( \regs~2722_combout  & ( 
// (!\imem~22_combout  & (((\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & ((\regs~2721_combout ))) # (\imem~14_combout  & (\regs~2723_combout )))) ) ) ) # ( \regs~2720_combout  & ( !\regs~2722_combout  & ( (!\imem~22_combout  & 
// (((!\imem~14_combout )))) # (\imem~22_combout  & ((!\imem~14_combout  & ((\regs~2721_combout ))) # (\imem~14_combout  & (\regs~2723_combout )))) ) ) ) # ( !\regs~2720_combout  & ( !\regs~2722_combout  & ( (\imem~22_combout  & ((!\imem~14_combout  & 
// ((\regs~2721_combout ))) # (\imem~14_combout  & (\regs~2723_combout )))) ) ) )

	.dataa(!\imem~22_combout ),
	.datab(!\regs~2723_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs~2721_combout ),
	.datae(!\regs~2720_combout ),
	.dataf(!\regs~2722_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2724 .extended_lut = "off";
defparam \regs~2724 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regs~2724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2345_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~64_combout )))) ) + ( \regs~2350_combout  ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2345_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~64_combout )))) ) + ( \regs~2350_combout  ) + ( \Add1~122  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2345_combout ),
	.datad(!\imem~64_combout ),
	.datae(gnd),
	.dataf(!\regs~2350_combout ),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF0000000A4E;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2345_combout )))) # (\WideOr2~1_combout  & (((!\imem~64_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2350_combout  ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2345_combout )))) # (\WideOr2~1_combout  & (((!\imem~64_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2350_combout  ) + ( \Add2~122  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2345_combout ),
	.datad(!\imem~64_combout ),
	.datae(gnd),
	.dataf(!\regs~2350_combout ),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FF000000F3D1;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N21
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Add1~117_sumout  & ( \Add2~117_sumout  & ( (\Selector33~0_combout  & ((\Selector27~0_combout ) # (\Selector30~0_combout ))) ) ) ) # ( !\Add1~117_sumout  & ( \Add2~117_sumout  & ( (\Selector33~0_combout  & 
// (((\Selector35~0_combout  & \Selector30~0_combout )) # (\Selector27~0_combout ))) ) ) ) # ( \Add1~117_sumout  & ( !\Add2~117_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  & \Selector30~0_combout )) # (\Selector27~0_combout ))) ) ) ) # ( 
// !\Add1~117_sumout  & ( !\Add2~117_sumout  & ( (\Selector33~0_combout  & \Selector27~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Add1~117_sumout ),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0055045501550555;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \aluout_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \pcplus_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[4] .is_wysiwyg = "true";
defparam \pcplus_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N28
dffeas \led[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led[4] .is_wysiwyg = "true";
defparam \led[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \HexOut[4]~2 (
// Equation(s):
// \HexOut[4]~2_combout  = ( !wmemval_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[4]~2 .extended_lut = "off";
defparam \HexOut[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \HexOut[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N27
cyclonev_lcell_comb \wregval_M[4]~29 (
// Equation(s):
// \wregval_M[4]~29_combout  = ( HexOut[4] & ( (\wregval_M[8]~0_combout  & led[4]) ) ) # ( !HexOut[4] & ( ((\wregval_M[8]~0_combout  & led[4])) # (\Equal4~6_combout ) ) )

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(gnd),
	.datad(!led[4]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~29 .extended_lut = "off";
defparam \wregval_M[4]~29 .lut_mask = 64'h3377337700550055;
defparam \wregval_M[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \wregval_M[4]~30 (
// Equation(s):
// \wregval_M[4]~30_combout  = ( !\wregval_M[25]~1_combout  & ( \dbus[4]~44_combout  & ( ((!\Equal4~5_combout ) # (!\wregval_M[4]~29_combout )) # (\memout_M[0]~0_combout ) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[4]~44_combout  & ( ((!\Equal4~5_combout 
// ) # (!\wregval_M[4]~29_combout )) # (\memout_M[0]~0_combout ) ) ) ) # ( !\wregval_M[25]~1_combout  & ( !\dbus[4]~44_combout  & ( ((!\Equal4~5_combout ) # (!\wregval_M[4]~29_combout )) # (\memout_M[0]~0_combout ) ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\wregval_M[4]~29_combout ),
	.datad(gnd),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[4]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~30 .extended_lut = "off";
defparam \wregval_M[4]~30 .lut_mask = 64'hFDFDFDFDFDFD0000;
defparam \wregval_M[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \wregval_M[4]~31 (
// Equation(s):
// \wregval_M[4]~31_combout  = ( pcplus_M[4] & ( \wregval_M[4]~30_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & (!\selmemout_M~q ))) # (\selaluout_M~q  & (((\aluout_M[4]~DUPLICATE_q )))) ) ) ) # ( !pcplus_M[4] & ( \wregval_M[4]~30_combout  & ( 
// (\selaluout_M~q  & \aluout_M[4]~DUPLICATE_q ) ) ) ) # ( pcplus_M[4] & ( !\wregval_M[4]~30_combout  & ( (!\selaluout_M~q  & (((\selmemout_M~q )) # (\selpcplus_M~q ))) # (\selaluout_M~q  & (((\aluout_M[4]~DUPLICATE_q )))) ) ) ) # ( !pcplus_M[4] & ( 
// !\wregval_M[4]~30_combout  & ( (!\selaluout_M~q  & (\selmemout_M~q )) # (\selaluout_M~q  & ((\aluout_M[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!\selmemout_M~q ),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(!pcplus_M[4]),
	.dataf(!\wregval_M[4]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~31 .extended_lut = "off";
defparam \wregval_M[4]~31 .lut_mask = 64'h0C3F4C7F00334073;
defparam \wregval_M[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \regs~1252feeder (
// Equation(s):
// \regs~1252feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1252feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1252feeder .extended_lut = "off";
defparam \regs~1252feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1252feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N38
dffeas \regs~1252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1252 .is_wysiwyg = "true";
defparam \regs~1252 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \regs~1188feeder (
// Equation(s):
// \regs~1188feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1188feeder .extended_lut = "off";
defparam \regs~1188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \regs~1188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1188 .is_wysiwyg = "true";
defparam \regs~1188 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \regs~1220feeder (
// Equation(s):
// \regs~1220feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1220feeder .extended_lut = "off";
defparam \regs~1220feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1220feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \regs~1220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1220 .is_wysiwyg = "true";
defparam \regs~1220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \regs~2996 (
// Equation(s):
// \regs~2996_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1028_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1060_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~1092_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~1124_q )))) ) )

	.dataa(!\regs~1124_q ),
	.datab(!\regs~1060_q ),
	.datac(!\regs~1092_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1028_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2996 .extended_lut = "on";
defparam \regs~2996 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2996 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \regs~1156feeder (
// Equation(s):
// \regs~1156feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1156feeder .extended_lut = "off";
defparam \regs~1156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N46
dffeas \regs~1156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1156 .is_wysiwyg = "true";
defparam \regs~1156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \regs~2333 (
// Equation(s):
// \regs~2333_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~2996_combout )))) # (\imem~23_combout  & ((!\regs~2996_combout  & ((\regs~1156_q ))) # (\regs~2996_combout  & (\regs~1188_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~2996_combout )))) # (\imem~23_combout  & ((!\regs~2996_combout  & ((\regs~1220_q ))) # (\regs~2996_combout  & (\regs~1252_q ))))) ) )

	.dataa(!\regs~1252_q ),
	.datab(!\regs~1188_q ),
	.datac(!\regs~1220_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2996_combout ),
	.datag(!\regs~1156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2333 .extended_lut = "on";
defparam \regs~2333 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \regs~740 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~740 .is_wysiwyg = "true";
defparam \regs~740 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \regs~676feeder (
// Equation(s):
// \regs~676feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~676feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~676feeder .extended_lut = "off";
defparam \regs~676feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~676feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N31
dffeas \regs~676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~676 .is_wysiwyg = "true";
defparam \regs~676 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \regs~708feeder (
// Equation(s):
// \regs~708feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~708feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~708feeder .extended_lut = "off";
defparam \regs~708feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~708feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N4
dffeas \regs~708 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~708 .is_wysiwyg = "true";
defparam \regs~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \regs~580DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~580DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~580DUPLICATE .is_wysiwyg = "true";
defparam \regs~580DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \regs~3000 (
// Equation(s):
// \regs~3000_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~516_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~548_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~580DUPLICATE_q  
// & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~612_q )))) ) )

	.dataa(!\regs~612_q ),
	.datab(!\regs~548_q ),
	.datac(!\regs~580DUPLICATE_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3000 .extended_lut = "on";
defparam \regs~3000 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \regs~644feeder (
// Equation(s):
// \regs~644feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~644feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~644feeder .extended_lut = "off";
defparam \regs~644feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~644feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \regs~644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~644 .is_wysiwyg = "true";
defparam \regs~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \regs~2337 (
// Equation(s):
// \regs~2337_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3000_combout )))) # (\imem~23_combout  & ((!\regs~3000_combout  & ((\regs~644_q ))) # (\regs~3000_combout  & (\regs~676_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3000_combout )))) # (\imem~23_combout  & ((!\regs~3000_combout  & ((\regs~708_q ))) # (\regs~3000_combout  & (\regs~740_q ))))) ) )

	.dataa(!\regs~740_q ),
	.datab(!\regs~676_q ),
	.datac(!\regs~708_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3000_combout ),
	.datag(!\regs~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2337 .extended_lut = "on";
defparam \regs~2337 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \regs~228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228 .is_wysiwyg = "true";
defparam \regs~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N53
dffeas \regs~196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196 .is_wysiwyg = "true";
defparam \regs~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N17
dffeas \regs~164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~164 .is_wysiwyg = "true";
defparam \regs~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N41
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \regs~2992 (
// Equation(s):
// \regs~2992_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~4_q ))) # (\imem~30_combout  & (\regs~36_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~68_q ))) # (\imem~30_combout  & (\regs~100_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~36_q ),
	.datab(!\regs~100_q ),
	.datac(!\regs~68_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2992 .extended_lut = "on";
defparam \regs~2992 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \regs~132feeder (
// Equation(s):
// \regs~132feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~132feeder .extended_lut = "off";
defparam \regs~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \regs~132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132 .is_wysiwyg = "true";
defparam \regs~132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \regs~2329 (
// Equation(s):
// \regs~2329_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~2992_combout ))))) # (\imem~23_combout  & (((!\regs~2992_combout  & (\regs~132_q )) # (\regs~2992_combout  & ((\regs~164_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~2992_combout ))))) # (\imem~23_combout  & (((!\regs~2992_combout  & ((\regs~196_q ))) # (\regs~2992_combout  & (\regs~228_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~228_q ),
	.datac(!\regs~196_q ),
	.datad(!\regs~164_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~2992_combout ),
	.datag(!\regs~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2329 .extended_lut = "on";
defparam \regs~2329 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \regs~1764 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1764 .is_wysiwyg = "true";
defparam \regs~1764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N9
cyclonev_lcell_comb \regs~1700feeder (
// Equation(s):
// \regs~1700feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1700feeder .extended_lut = "off";
defparam \regs~1700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1700feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \regs~1700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1700 .is_wysiwyg = "true";
defparam \regs~1700 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N19
dffeas \regs~1732 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1732 .is_wysiwyg = "true";
defparam \regs~1732 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \regs~3004 (
// Equation(s):
// \regs~3004_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1540_q ))) # (\imem~30_combout  & (\regs~1572_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1604_q ))) # (\imem~30_combout  & (\regs~1636_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1572_q ),
	.datab(!\regs~1636_q ),
	.datac(!\regs~1604_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3004 .extended_lut = "on";
defparam \regs~3004 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3004 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \regs~1668feeder (
// Equation(s):
// \regs~1668feeder_combout  = ( \wregval_M[4]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1668feeder .extended_lut = "off";
defparam \regs~1668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1668feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \regs~1668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1668 .is_wysiwyg = "true";
defparam \regs~1668 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \regs~2341 (
// Equation(s):
// \regs~2341_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3004_combout )))) # (\imem~23_combout  & ((!\regs~3004_combout  & ((\regs~1668_q ))) # (\regs~3004_combout  & (\regs~1700_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3004_combout )))) # (\imem~23_combout  & ((!\regs~3004_combout  & ((\regs~1732_q ))) # (\regs~3004_combout  & (\regs~1764_q ))))) ) )

	.dataa(!\regs~1764_q ),
	.datab(!\regs~1700_q ),
	.datac(!\regs~1732_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3004_combout ),
	.datag(!\regs~1668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2341 .extended_lut = "on";
defparam \regs~2341 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \regs~2345 (
// Equation(s):
// \regs~2345_combout  = ( \regs~2329_combout  & ( \regs~2341_combout  & ( (!\imem~6_combout  & (((!\imem~3_combout )) # (\regs~2333_combout ))) # (\imem~6_combout  & (((\imem~3_combout ) # (\regs~2337_combout )))) ) ) ) # ( !\regs~2329_combout  & ( 
// \regs~2341_combout  & ( (!\imem~6_combout  & (\regs~2333_combout  & ((\imem~3_combout )))) # (\imem~6_combout  & (((\imem~3_combout ) # (\regs~2337_combout )))) ) ) ) # ( \regs~2329_combout  & ( !\regs~2341_combout  & ( (!\imem~6_combout  & 
// (((!\imem~3_combout )) # (\regs~2333_combout ))) # (\imem~6_combout  & (((\regs~2337_combout  & !\imem~3_combout )))) ) ) ) # ( !\regs~2329_combout  & ( !\regs~2341_combout  & ( (!\imem~6_combout  & (\regs~2333_combout  & ((\imem~3_combout )))) # 
// (\imem~6_combout  & (((\regs~2337_combout  & !\imem~3_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2333_combout ),
	.datac(!\regs~2337_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2329_combout ),
	.dataf(!\regs~2341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2345 .extended_lut = "off";
defparam \regs~2345 .lut_mask = 64'h0522AF220577AF77;
defparam \regs~2345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2367_combout )))) # (\WideOr2~1_combout  & (((\imem~69_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2372_combout  ) + ( \Add1~118  ))
// \Add1~126  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2367_combout )))) # (\WideOr2~1_combout  & (((\imem~69_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2372_combout  ) + ( \Add1~118  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2367_combout ),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\regs~2372_combout ),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FF0000001B5F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N51
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \aluin2_A[5]~19_combout  & ( \regs~2372_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[5]~19_combout  & ( \regs~2372_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \aluin2_A[5]~19_combout  & ( !\regs~2372_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[5]~19_combout  & ( !\regs~2372_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\aluin2_A[5]~19_combout ),
	.dataf(!\regs~2372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0302060806080C02;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \regs~2372_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2367_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~69_combout )))) ) + ( \Add2~118  ))
// \Add2~126  = CARRY(( \regs~2372_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2367_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~69_combout )))) ) + ( \Add2~118  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2367_combout ),
	.datad(!\regs~2372_combout ),
	.datae(gnd),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N57
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \Selector30~0_combout  & ( \Add2~125_sumout  & ( (\Selector33~0_combout  & (((\Selector26~0_combout ) # (\Add1~125_sumout )) # (\Selector35~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( \Add2~125_sumout  & ( 
// (\Selector33~0_combout  & \Selector26~0_combout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add2~125_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  & \Add1~125_sumout )) # (\Selector26~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( 
// !\Add2~125_sumout  & ( (\Selector33~0_combout  & \Selector26~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add1~125_sumout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h0055045500551555;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N55
dffeas \aluout_M[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \led[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led[5] .is_wysiwyg = "true";
defparam \led[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \HexOut[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \wregval_M[5]~32 (
// Equation(s):
// \wregval_M[5]~32_combout  = ( HexOut[5] & ( ((\wregval_M[8]~0_combout  & led[5])) # (\Equal4~6_combout ) ) ) # ( !HexOut[5] & ( (\wregval_M[8]~0_combout  & led[5]) ) )

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(gnd),
	.datad(!led[5]),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~32 .extended_lut = "off";
defparam \wregval_M[5]~32 .lut_mask = 64'h0055005533773377;
defparam \wregval_M[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N57
cyclonev_lcell_comb \wregval_M[5]~33 (
// Equation(s):
// \wregval_M[5]~33_combout  = ( \dbus[5]~47_combout  & ( (!\wregval_M[25]~1_combout  & (((!\wregval_M[5]~32_combout ) # (!\Equal4~5_combout )) # (\memout_M[0]~0_combout ))) ) ) # ( !\dbus[5]~47_combout  & ( ((!\wregval_M[5]~32_combout ) # 
// (!\Equal4~5_combout )) # (\memout_M[0]~0_combout ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\wregval_M[5]~32_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~33 .extended_lut = "off";
defparam \wregval_M[5]~33 .lut_mask = 64'hFDFDFDFDFD00FD00;
defparam \wregval_M[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \wregval_M[5]~34 (
// Equation(s):
// \wregval_M[5]~34_combout  = ( \selmemout_M~q  & ( \wregval_M[5]~33_combout  & ( (\aluout_M[5]~DUPLICATE_q  & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[5]~33_combout  & ( (!\selaluout_M~q  & (pcplus_M[5] & ((\selpcplus_M~q )))) # 
// (\selaluout_M~q  & (((\aluout_M[5]~DUPLICATE_q )))) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[5]~33_combout  & ( (!\selaluout_M~q ) # (\aluout_M[5]~DUPLICATE_q ) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[5]~33_combout  & ( (!\selaluout_M~q  & 
// (pcplus_M[5] & ((\selpcplus_M~q )))) # (\selaluout_M~q  & (((\aluout_M[5]~DUPLICATE_q )))) ) ) )

	.dataa(!pcplus_M[5]),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(!\selaluout_M~q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~34 .extended_lut = "off";
defparam \wregval_M[5]~34 .lut_mask = 64'h0353F3F303530303;
defparam \wregval_M[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \regs~165feeder (
// Equation(s):
// \regs~165feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~165feeder .extended_lut = "off";
defparam \regs~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \regs~165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~165 .is_wysiwyg = "true";
defparam \regs~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \regs~197feeder (
// Equation(s):
// \regs~197feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~197feeder .extended_lut = "off";
defparam \regs~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N43
dffeas \regs~197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197 .is_wysiwyg = "true";
defparam \regs~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \regs~229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~229 .is_wysiwyg = "true";
defparam \regs~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \regs~5DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5DUPLICATE .is_wysiwyg = "true";
defparam \regs~5DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \regs~3008 (
// Equation(s):
// \regs~3008_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~5DUPLICATE_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~37_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~69_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~101_q )))) ) )

	.dataa(!\regs~101_q ),
	.datab(!\regs~37_q ),
	.datac(!\regs~69_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~5DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3008 .extended_lut = "on";
defparam \regs~3008 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3008 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \regs~133feeder (
// Equation(s):
// \regs~133feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~133feeder .extended_lut = "off";
defparam \regs~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N37
dffeas \regs~133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~133 .is_wysiwyg = "true";
defparam \regs~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \regs~2351 (
// Equation(s):
// \regs~2351_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3008_combout ))))) # (\imem~23_combout  & (((!\regs~3008_combout  & ((\regs~133_q ))) # (\regs~3008_combout  & (\regs~165_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3008_combout ))))) # (\imem~23_combout  & (((!\regs~3008_combout  & (\regs~197_q )) # (\regs~3008_combout  & ((\regs~229_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~165_q ),
	.datac(!\regs~197_q ),
	.datad(!\regs~229_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3008_combout ),
	.datag(!\regs~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2351 .extended_lut = "on";
defparam \regs~2351 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \regs~1253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1253 .is_wysiwyg = "true";
defparam \regs~1253 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N39
cyclonev_lcell_comb \regs~1221feeder (
// Equation(s):
// \regs~1221feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1221feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1221feeder .extended_lut = "off";
defparam \regs~1221feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1221feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N40
dffeas \regs~1221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1221 .is_wysiwyg = "true";
defparam \regs~1221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \regs~1189feeder (
// Equation(s):
// \regs~1189feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1189feeder .extended_lut = "off";
defparam \regs~1189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \regs~1189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1189 .is_wysiwyg = "true";
defparam \regs~1189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \regs~3012 (
// Equation(s):
// \regs~3012_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1029_q )) # (\imem~30_combout  & ((\regs~1061_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1093_q ))) # (\imem~30_combout  & (\regs~1125_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1125_q ),
	.datac(!\regs~1093_q ),
	.datad(!\regs~1061_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1029_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3012 .extended_lut = "on";
defparam \regs~3012 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3012 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \regs~1157feeder (
// Equation(s):
// \regs~1157feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1157feeder .extended_lut = "off";
defparam \regs~1157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \regs~1157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1157 .is_wysiwyg = "true";
defparam \regs~1157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \regs~2355 (
// Equation(s):
// \regs~2355_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3012_combout )))) # (\imem~23_combout  & ((!\regs~3012_combout  & (\regs~1157_q )) # (\regs~3012_combout  & ((\regs~1189_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3012_combout ))))) # (\imem~23_combout  & (((!\regs~3012_combout  & ((\regs~1221_q ))) # (\regs~3012_combout  & (\regs~1253_q ))))) ) )

	.dataa(!\regs~1253_q ),
	.datab(!\imem~23_combout ),
	.datac(!\regs~1221_q ),
	.datad(!\regs~1189_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3012_combout ),
	.datag(!\regs~1157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2355 .extended_lut = "on";
defparam \regs~2355 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \regs~741 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~741 .is_wysiwyg = "true";
defparam \regs~741 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N15
cyclonev_lcell_comb \regs~677feeder (
// Equation(s):
// \regs~677feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~677feeder .extended_lut = "off";
defparam \regs~677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N16
dffeas \regs~677 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~677 .is_wysiwyg = "true";
defparam \regs~677 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \regs~709feeder (
// Equation(s):
// \regs~709feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~709feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~709feeder .extended_lut = "off";
defparam \regs~709feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~709feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N47
dffeas \regs~709 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~709 .is_wysiwyg = "true";
defparam \regs~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N43
dffeas \regs~549DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~549DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~549DUPLICATE .is_wysiwyg = "true";
defparam \regs~549DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \regs~3016 (
// Equation(s):
// \regs~3016_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~517_q ))) # (\imem~30_combout  & (\regs~549DUPLICATE_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~581_q )) # (\imem~30_combout  & ((\regs~613_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~549DUPLICATE_q ),
	.datac(!\regs~581_q ),
	.datad(!\regs~613_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3016 .extended_lut = "on";
defparam \regs~3016 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3016 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \regs~645feeder (
// Equation(s):
// \regs~645feeder_combout  = ( \wregval_M[5]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~645feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~645feeder .extended_lut = "off";
defparam \regs~645feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~645feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N40
dffeas \regs~645 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~645 .is_wysiwyg = "true";
defparam \regs~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \regs~2359 (
// Equation(s):
// \regs~2359_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3016_combout )))) # (\imem~23_combout  & ((!\regs~3016_combout  & ((\regs~645_q ))) # (\regs~3016_combout  & (\regs~677_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3016_combout )))) # (\imem~23_combout  & ((!\regs~3016_combout  & ((\regs~709_q ))) # (\regs~3016_combout  & (\regs~741_q ))))) ) )

	.dataa(!\regs~741_q ),
	.datab(!\regs~677_q ),
	.datac(!\regs~709_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3016_combout ),
	.datag(!\regs~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2359 .extended_lut = "on";
defparam \regs~2359 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2359 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N14
dffeas \regs~1765 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1765 .is_wysiwyg = "true";
defparam \regs~1765 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N55
dffeas \regs~1733 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1733 .is_wysiwyg = "true";
defparam \regs~1733 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \regs~1701 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1701 .is_wysiwyg = "true";
defparam \regs~1701 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N26
dffeas \regs~1637 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1637 .is_wysiwyg = "true";
defparam \regs~1637 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N37
dffeas \regs~1541DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1541DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1541DUPLICATE .is_wysiwyg = "true";
defparam \regs~1541DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N0
cyclonev_lcell_comb \regs~3020 (
// Equation(s):
// \regs~3020_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (\regs~1541DUPLICATE_q  & ((!\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout ) # (\regs~1573_q ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~1605_q 
//  & ((!\imem~23_combout )))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~1637_q ))) ) )

	.dataa(!\regs~1637_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~1605_q ),
	.datad(!\regs~1573_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~1541DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3020 .extended_lut = "on";
defparam \regs~3020 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3020 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N49
dffeas \regs~1669 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1669 .is_wysiwyg = "true";
defparam \regs~1669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \regs~2363 (
// Equation(s):
// \regs~2363_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3020_combout ))))) # (\imem~23_combout  & (((!\regs~3020_combout  & (\regs~1669_q )) # (\regs~3020_combout  & ((\regs~1701_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3020_combout ))))) # (\imem~23_combout  & (((!\regs~3020_combout  & ((\regs~1733_q ))) # (\regs~3020_combout  & (\regs~1765_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1765_q ),
	.datac(!\regs~1733_q ),
	.datad(!\regs~1701_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3020_combout ),
	.datag(!\regs~1669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2363 .extended_lut = "on";
defparam \regs~2363 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2363 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \regs~2367 (
// Equation(s):
// \regs~2367_combout  = ( \regs~2359_combout  & ( \regs~2363_combout  & ( ((!\imem~3_combout  & (\regs~2351_combout )) # (\imem~3_combout  & ((\regs~2355_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2359_combout  & ( \regs~2363_combout  & ( 
// (!\imem~3_combout  & (!\imem~6_combout  & (\regs~2351_combout ))) # (\imem~3_combout  & (((\regs~2355_combout )) # (\imem~6_combout ))) ) ) ) # ( \regs~2359_combout  & ( !\regs~2363_combout  & ( (!\imem~3_combout  & (((\regs~2351_combout )) # 
// (\imem~6_combout ))) # (\imem~3_combout  & (!\imem~6_combout  & ((\regs~2355_combout )))) ) ) ) # ( !\regs~2359_combout  & ( !\regs~2363_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & (\regs~2351_combout )) # (\imem~3_combout  & 
// ((\regs~2355_combout ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2351_combout ),
	.datad(!\regs~2355_combout ),
	.datae(!\regs~2359_combout ),
	.dataf(!\regs~2363_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2367 .extended_lut = "off";
defparam \regs~2367 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regs~2367 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \regs~2394_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2389_combout )))) # (\WideOr2~1_combout  & (((!\imem~72_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~126  ))
// \Add2~10  = CARRY(( \regs~2394_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2389_combout )))) # (\WideOr2~1_combout  & (((!\imem~72_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~126  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2389_combout ),
	.datad(!\regs~2394_combout ),
	.datae(gnd),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000C2E000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Selector33~0_combout  & ( \Add2~9_sumout  & ( ((\Selector30~0_combout  & ((\Add1~9_sumout ) # (\Selector35~0_combout )))) # (\Selector25~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add2~9_sumout  & ( 
// ((\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~9_sumout ))) # (\Selector25~0_combout ) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector25~0_combout ),
	.datad(!\Add1~9_sumout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h00000F4F00001F5F;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \aluout_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6] .is_wysiwyg = "true";
defparam \aluout_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \HexOut[6]~3 (
// Equation(s):
// \HexOut[6]~3_combout  = !wmemval_M[6]

	.dataa(gnd),
	.datab(!wmemval_M[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[6]~3 .extended_lut = "off";
defparam \HexOut[6]~3 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \HexOut[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \HexOut[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[6]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N38
dffeas \led[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led[6] .is_wysiwyg = "true";
defparam \led[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \wregval_M[6]~35 (
// Equation(s):
// \wregval_M[6]~35_combout  = (!\wregval_M[8]~0_combout  & (\Equal4~6_combout  & (!HexOut[6]))) # (\wregval_M[8]~0_combout  & (((\Equal4~6_combout  & !HexOut[6])) # (led[6])))

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!HexOut[6]),
	.datad(!led[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~35 .extended_lut = "off";
defparam \wregval_M[6]~35 .lut_mask = 64'h3075307530753075;
defparam \wregval_M[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N3
cyclonev_lcell_comb \wregval_M[6]~36 (
// Equation(s):
// \wregval_M[6]~36_combout  = ( \dbus[6]~50_combout  & ( (!\wregval_M[25]~1_combout  & ((!\wregval_M[6]~35_combout ) # ((!\Equal4~5_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[6]~50_combout  & ( (!\wregval_M[6]~35_combout ) # 
// ((!\Equal4~5_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\wregval_M[6]~35_combout ),
	.datab(!\memout_M[0]~0_combout ),
	.datac(!\Equal4~5_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~36 .extended_lut = "off";
defparam \wregval_M[6]~36 .lut_mask = 64'hFBFBFBFBFB00FB00;
defparam \wregval_M[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \wregval_M[6]~37 (
// Equation(s):
// \wregval_M[6]~37_combout  = ( aluout_M[6] & ( \wregval_M[6]~36_combout  & ( ((pcplus_M[6] & (!\selmemout_M~q  & \selpcplus_M~q ))) # (\selaluout_M~q ) ) ) ) # ( !aluout_M[6] & ( \wregval_M[6]~36_combout  & ( (pcplus_M[6] & (!\selmemout_M~q  & 
// (\selpcplus_M~q  & !\selaluout_M~q ))) ) ) ) # ( aluout_M[6] & ( !\wregval_M[6]~36_combout  & ( (((pcplus_M[6] & \selpcplus_M~q )) # (\selaluout_M~q )) # (\selmemout_M~q ) ) ) ) # ( !aluout_M[6] & ( !\wregval_M[6]~36_combout  & ( (!\selaluout_M~q  & 
// (((pcplus_M[6] & \selpcplus_M~q )) # (\selmemout_M~q ))) ) ) )

	.dataa(!pcplus_M[6]),
	.datab(!\selmemout_M~q ),
	.datac(!\selpcplus_M~q ),
	.datad(!\selaluout_M~q ),
	.datae(!aluout_M[6]),
	.dataf(!\wregval_M[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~37 .extended_lut = "off";
defparam \wregval_M[6]~37 .lut_mask = 64'h370037FF040004FF;
defparam \wregval_M[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \regs~678feeder (
// Equation(s):
// \regs~678feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~678feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~678feeder .extended_lut = "off";
defparam \regs~678feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~678feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \regs~678 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~678 .is_wysiwyg = "true";
defparam \regs~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \regs~742 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~742 .is_wysiwyg = "true";
defparam \regs~742 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \regs~710feeder (
// Equation(s):
// \regs~710feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~710feeder .extended_lut = "off";
defparam \regs~710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N43
dffeas \regs~710 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~710 .is_wysiwyg = "true";
defparam \regs~710 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \regs~3032 (
// Equation(s):
// \regs~3032_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~518_q ))) # (\imem~30_combout  & (\regs~550_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~582_q ))) # (\imem~30_combout  & (\regs~614_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~550_q ),
	.datab(!\regs~614_q ),
	.datac(!\regs~582_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3032 .extended_lut = "on";
defparam \regs~3032 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3032 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N46
dffeas \regs~646 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~646 .is_wysiwyg = "true";
defparam \regs~646 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \regs~2381 (
// Equation(s):
// \regs~2381_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3032_combout )))) # (\imem~23_combout  & ((!\regs~3032_combout  & ((\regs~646_q ))) # (\regs~3032_combout  & (\regs~678_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3032_combout )))) # (\imem~23_combout  & ((!\regs~3032_combout  & ((\regs~710_q ))) # (\regs~3032_combout  & (\regs~742_q ))))) ) )

	.dataa(!\regs~678_q ),
	.datab(!\regs~742_q ),
	.datac(!\regs~710_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3032_combout ),
	.datag(!\regs~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2381 .extended_lut = "on";
defparam \regs~2381 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \regs~1702feeder (
// Equation(s):
// \regs~1702feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1702feeder .extended_lut = "off";
defparam \regs~1702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \regs~1702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1702 .is_wysiwyg = "true";
defparam \regs~1702 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N1
dffeas \regs~1734 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1734 .is_wysiwyg = "true";
defparam \regs~1734 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \regs~1766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1766 .is_wysiwyg = "true";
defparam \regs~1766 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \regs~3036 (
// Equation(s):
// \regs~3036_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~1542_q ))) # (\imem~30_combout  & (\regs~1574_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~1606_q ))) # (\imem~30_combout  & (\regs~1638_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~1574_q ),
	.datab(!\regs~1638_q ),
	.datac(!\regs~1606_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3036 .extended_lut = "on";
defparam \regs~3036 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3036 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \regs~1670feeder (
// Equation(s):
// \regs~1670feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1670feeder .extended_lut = "off";
defparam \regs~1670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N53
dffeas \regs~1670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1670 .is_wysiwyg = "true";
defparam \regs~1670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \regs~2385 (
// Equation(s):
// \regs~2385_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3036_combout ))))) # (\imem~23_combout  & (((!\regs~3036_combout  & ((\regs~1670_q ))) # (\regs~3036_combout  & (\regs~1702_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3036_combout ))))) # (\imem~23_combout  & (((!\regs~3036_combout  & (\regs~1734_q )) # (\regs~3036_combout  & ((\regs~1766_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1702_q ),
	.datac(!\regs~1734_q ),
	.datad(!\regs~1766_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3036_combout ),
	.datag(!\regs~1670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2385 .extended_lut = "on";
defparam \regs~2385 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2385 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \regs~1190feeder (
// Equation(s):
// \regs~1190feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1190feeder .extended_lut = "off";
defparam \regs~1190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \regs~1190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1190 .is_wysiwyg = "true";
defparam \regs~1190 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \regs~1254feeder (
// Equation(s):
// \regs~1254feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1254feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1254feeder .extended_lut = "off";
defparam \regs~1254feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1254feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \regs~1254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1254 .is_wysiwyg = "true";
defparam \regs~1254 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \regs~1222feeder (
// Equation(s):
// \regs~1222feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1222feeder .extended_lut = "off";
defparam \regs~1222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \regs~1222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1222 .is_wysiwyg = "true";
defparam \regs~1222 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \regs~1030DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1030DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1030DUPLICATE .is_wysiwyg = "true";
defparam \regs~1030DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \regs~3028 (
// Equation(s):
// \regs~3028_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1030DUPLICATE_q )) # (\imem~30_combout  & ((\regs~1062_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1094_q ))) # (\imem~30_combout  & (\regs~1126_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1126_q ),
	.datac(!\regs~1094_q ),
	.datad(!\regs~1062_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1030DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3028 .extended_lut = "on";
defparam \regs~3028 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \regs~1158feeder (
// Equation(s):
// \regs~1158feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1158feeder .extended_lut = "off";
defparam \regs~1158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N40
dffeas \regs~1158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1158 .is_wysiwyg = "true";
defparam \regs~1158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \regs~2377 (
// Equation(s):
// \regs~2377_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3028_combout )))) # (\imem~23_combout  & ((!\regs~3028_combout  & ((\regs~1158_q ))) # (\regs~3028_combout  & (\regs~1190_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3028_combout )))) # (\imem~23_combout  & ((!\regs~3028_combout  & ((\regs~1222_q ))) # (\regs~3028_combout  & (\regs~1254_q ))))) ) )

	.dataa(!\regs~1190_q ),
	.datab(!\regs~1254_q ),
	.datac(!\regs~1222_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3028_combout ),
	.datag(!\regs~1158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2377 .extended_lut = "on";
defparam \regs~2377 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2377 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \regs~166feeder (
// Equation(s):
// \regs~166feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~166feeder .extended_lut = "off";
defparam \regs~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \regs~166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~166 .is_wysiwyg = "true";
defparam \regs~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \regs~198feeder (
// Equation(s):
// \regs~198feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~198feeder .extended_lut = "off";
defparam \regs~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N55
dffeas \regs~198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~198 .is_wysiwyg = "true";
defparam \regs~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \regs~230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~230 .is_wysiwyg = "true";
defparam \regs~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \regs~3024 (
// Equation(s):
// \regs~3024_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & ((!\imem~30_combout  & ((\regs~6_q ))) # (\imem~30_combout  & (\regs~38_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( ((!\imem~23_combout  & 
// ((!\imem~30_combout  & ((\regs~70_q ))) # (\imem~30_combout  & (\regs~102_q )))) # (\imem~23_combout  & (((\imem~30_combout ))))) ) )

	.dataa(!\regs~38_q ),
	.datab(!\regs~102_q ),
	.datac(!\regs~70_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3024 .extended_lut = "on";
defparam \regs~3024 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \regs~134feeder (
// Equation(s):
// \regs~134feeder_combout  = ( \wregval_M[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~134feeder .extended_lut = "off";
defparam \regs~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \regs~134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~134 .is_wysiwyg = "true";
defparam \regs~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \regs~2373 (
// Equation(s):
// \regs~2373_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3024_combout ))))) # (\imem~23_combout  & (((!\regs~3024_combout  & ((\regs~134_q ))) # (\regs~3024_combout  & (\regs~166_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3024_combout ))))) # (\imem~23_combout  & (((!\regs~3024_combout  & (\regs~198_q )) # (\regs~3024_combout  & ((\regs~230_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~166_q ),
	.datac(!\regs~198_q ),
	.datad(!\regs~230_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3024_combout ),
	.datag(!\regs~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2373 .extended_lut = "on";
defparam \regs~2373 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2373 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \regs~2389 (
// Equation(s):
// \regs~2389_combout  = ( \imem~3_combout  & ( \regs~2373_combout  & ( (!\imem~6_combout  & ((\regs~2377_combout ))) # (\imem~6_combout  & (\regs~2385_combout )) ) ) ) # ( !\imem~3_combout  & ( \regs~2373_combout  & ( (!\imem~6_combout ) # 
// (\regs~2381_combout ) ) ) ) # ( \imem~3_combout  & ( !\regs~2373_combout  & ( (!\imem~6_combout  & ((\regs~2377_combout ))) # (\imem~6_combout  & (\regs~2385_combout )) ) ) ) # ( !\imem~3_combout  & ( !\regs~2373_combout  & ( (\regs~2381_combout  & 
// \imem~6_combout ) ) ) )

	.dataa(!\regs~2381_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2385_combout ),
	.datad(!\regs~2377_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\regs~2373_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2389 .extended_lut = "off";
defparam \regs~2389 .lut_mask = 64'h111103CFDDDD03CF;
defparam \regs~2389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N27
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \aluin2_A[7]~16_combout  & ( \regs~2328_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~2_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[7]~16_combout  & ( \regs~2328_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// \aluin2_A[7]~16_combout  & ( !\regs~2328_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~2_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~2_combout )))) ) ) ) # ( 
// !\aluin2_A[7]~16_combout  & ( !\regs~2328_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector38~0_combout ) # (!\Selector37~2_combout )))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!\aluin2_A[7]~16_combout ),
	.dataf(!\regs~2328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0302060806080C02;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N45
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Selector24~0_combout  & ( \Add1~113_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector24~0_combout  & ( \Add1~113_sumout  & ( (\Selector33~0_combout  & (\Selector30~0_combout  & ((!\Selector35~0_combout ) # 
// (\Add2~113_sumout )))) ) ) ) # ( \Selector24~0_combout  & ( !\Add1~113_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector24~0_combout  & ( !\Add1~113_sumout  & ( (\Selector33~0_combout  & (\Selector30~0_combout  & (\Selector35~0_combout  & 
// \Add2~113_sumout ))) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Add2~113_sumout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h0001555510115555;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N44
dffeas \aluout_M[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \pcplus_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[7] .is_wysiwyg = "true";
defparam \pcplus_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \wmemval_M[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2323_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N20
dffeas \HexOut[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N26
dffeas \led[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led[7] .is_wysiwyg = "true";
defparam \led[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \wregval_M[7]~26 (
// Equation(s):
// \wregval_M[7]~26_combout  = (!\wregval_M[8]~0_combout  & (\Equal4~6_combout  & (HexOut[7]))) # (\wregval_M[8]~0_combout  & (((\Equal4~6_combout  & HexOut[7])) # (led[7])))

	.dataa(!\wregval_M[8]~0_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!HexOut[7]),
	.datad(!led[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~26 .extended_lut = "off";
defparam \wregval_M[7]~26 .lut_mask = 64'h0357035703570357;
defparam \wregval_M[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \wregval_M[7]~27 (
// Equation(s):
// \wregval_M[7]~27_combout  = ( !\wregval_M[25]~1_combout  & ( \dbus[7]~41_combout  & ( ((!\Equal4~5_combout ) # (!\wregval_M[7]~26_combout )) # (\memout_M[0]~0_combout ) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[7]~41_combout  & ( ((!\Equal4~5_combout 
// ) # (!\wregval_M[7]~26_combout )) # (\memout_M[0]~0_combout ) ) ) ) # ( !\wregval_M[25]~1_combout  & ( !\dbus[7]~41_combout  & ( ((!\Equal4~5_combout ) # (!\wregval_M[7]~26_combout )) # (\memout_M[0]~0_combout ) ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\wregval_M[7]~26_combout ),
	.datad(gnd),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[7]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~27 .extended_lut = "off";
defparam \wregval_M[7]~27 .lut_mask = 64'hFDFDFDFDFDFD0000;
defparam \wregval_M[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \wregval_M[7]~28 (
// Equation(s):
// \wregval_M[7]~28_combout  = ( \selmemout_M~q  & ( \wregval_M[7]~27_combout  & ( (\aluout_M[7]~DUPLICATE_q  & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[7]~27_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & ((pcplus_M[7])))) # 
// (\selaluout_M~q  & (((\aluout_M[7]~DUPLICATE_q )))) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[7]~27_combout  & ( (!\selaluout_M~q ) # (\aluout_M[7]~DUPLICATE_q ) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[7]~27_combout  & ( (!\selaluout_M~q  & 
// (\selpcplus_M~q  & ((pcplus_M[7])))) # (\selaluout_M~q  & (((\aluout_M[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\aluout_M[7]~DUPLICATE_q ),
	.datac(!\selaluout_M~q ),
	.datad(!pcplus_M[7]),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[7]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~28 .extended_lut = "off";
defparam \wregval_M[7]~28 .lut_mask = 64'h0353F3F303530303;
defparam \wregval_M[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \regs~2324 (
// Equation(s):
// \regs~2324_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~103_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~39_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~71_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~7_q  ) ) )

	.dataa(!\regs~39_q ),
	.datab(!\regs~103_q ),
	.datac(!\regs~7_q ),
	.datad(!\regs~71_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2324 .extended_lut = "off";
defparam \regs~2324 .lut_mask = 64'h0F0F00FF55553333;
defparam \regs~2324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \regs~2326 (
// Equation(s):
// \regs~2326_combout  = ( \regs~1095_q  & ( \regs~1063_q  & ( (!\imem~18_combout  & (((\imem~13_combout ) # (\regs~1031_q )))) # (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~1127_q ))) ) ) ) # ( !\regs~1095_q  & ( \regs~1063_q  & ( 
// (!\imem~18_combout  & (((\imem~13_combout ) # (\regs~1031_q )))) # (\imem~18_combout  & (\regs~1127_q  & ((\imem~13_combout )))) ) ) ) # ( \regs~1095_q  & ( !\regs~1063_q  & ( (!\imem~18_combout  & (((\regs~1031_q  & !\imem~13_combout )))) # 
// (\imem~18_combout  & (((!\imem~13_combout )) # (\regs~1127_q ))) ) ) ) # ( !\regs~1095_q  & ( !\regs~1063_q  & ( (!\imem~18_combout  & (((\regs~1031_q  & !\imem~13_combout )))) # (\imem~18_combout  & (\regs~1127_q  & ((\imem~13_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\regs~1127_q ),
	.datac(!\regs~1031_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1095_q ),
	.dataf(!\regs~1063_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2326 .extended_lut = "off";
defparam \regs~2326 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~2326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N51
cyclonev_lcell_comb \regs~2327 (
// Equation(s):
// \regs~2327_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~1639_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~1575_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~1607_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~1543_q  ) ) )

	.dataa(!\regs~1607_q ),
	.datab(!\regs~1639_q ),
	.datac(!\regs~1543_q ),
	.datad(!\regs~1575_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2327 .extended_lut = "off";
defparam \regs~2327 .lut_mask = 64'h0F0F555500FF3333;
defparam \regs~2327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \regs~551 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~551 .is_wysiwyg = "true";
defparam \regs~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \regs~519 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~2771_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~519 .is_wysiwyg = "true";
defparam \regs~519 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \regs~2325 (
// Equation(s):
// \regs~2325_combout  = ( \imem~18_combout  & ( \imem~13_combout  & ( \regs~615_q  ) ) ) # ( !\imem~18_combout  & ( \imem~13_combout  & ( \regs~551_q  ) ) ) # ( \imem~18_combout  & ( !\imem~13_combout  & ( \regs~583_q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~13_combout  & ( \regs~519_q  ) ) )

	.dataa(!\regs~551_q ),
	.datab(!\regs~615_q ),
	.datac(!\regs~519_q ),
	.datad(!\regs~583_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2325 .extended_lut = "off";
defparam \regs~2325 .lut_mask = 64'h0F0F00FF55553333;
defparam \regs~2325 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \regs~2328 (
// Equation(s):
// \regs~2328_combout  = ( \regs~2327_combout  & ( \regs~2325_combout  & ( ((!\imem~14_combout  & (\regs~2324_combout )) # (\imem~14_combout  & ((\regs~2326_combout )))) # (\imem~22_combout ) ) ) ) # ( !\regs~2327_combout  & ( \regs~2325_combout  & ( 
// (!\imem~14_combout  & (((\imem~22_combout )) # (\regs~2324_combout ))) # (\imem~14_combout  & (((\regs~2326_combout  & !\imem~22_combout )))) ) ) ) # ( \regs~2327_combout  & ( !\regs~2325_combout  & ( (!\imem~14_combout  & (\regs~2324_combout  & 
// ((!\imem~22_combout )))) # (\imem~14_combout  & (((\imem~22_combout ) # (\regs~2326_combout )))) ) ) ) # ( !\regs~2327_combout  & ( !\regs~2325_combout  & ( (!\imem~22_combout  & ((!\imem~14_combout  & (\regs~2324_combout )) # (\imem~14_combout  & 
// ((\regs~2326_combout ))))) ) ) )

	.dataa(!\regs~2324_combout ),
	.datab(!\regs~2326_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~22_combout ),
	.datae(!\regs~2327_combout ),
	.dataf(!\regs~2325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2328 .extended_lut = "off";
defparam \regs~2328 .lut_mask = 64'h5300530F53F053FF;
defparam \regs~2328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \pcgood_B[7]~18 (
// Equation(s):
// \pcgood_B[7]~18_combout  = ( \Add4~97_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~93_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~97_sumout )))) ) ) ) # ( !\Add4~97_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add0~93_sumout  & ((!\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (((\Add3~97_sumout )))) ) ) ) # ( \Add4~97_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout ) # 
// (\Add0~93_sumout ) ) ) ) # ( !\Add4~97_sumout  & ( !\Selector31~15_combout  & ( (\Add0~93_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\Add3~97_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add4~97_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~18 .extended_lut = "off";
defparam \pcgood_B[7]~18 .lut_mask = 64'h50505F5F50335F33;
defparam \pcgood_B[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \PC~111 (
// Equation(s):
// \PC~111_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[7]~18_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[7]~18_combout )) # (\Equal1~2_combout  & 
// ((\Add0~93_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((PC[7] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[7]~18_combout ),
	.datab(!\Add0~93_sumout ),
	.datac(!PC[7]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~111 .extended_lut = "on";
defparam \PC~111 .lut_mask = 64'h0055000F0053000F;
defparam \PC~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N20
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC[3] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (((!PC[5] & \PC[6]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!PC[7] & ((\PC[6]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( !PC[3] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (!PC[5] & ((!PC[7]) # 
// (\PC[6]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (PC[5] & (!PC[7] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( !PC[4] & ( (PC[5] & ((!\PC[2]~DUPLICATE_q  & ((!PC[7]) # (!\PC[6]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!PC[7] & !\PC[6]~DUPLICATE_q 
// )))) ) ) ) # ( !PC[3] & ( !PC[4] & ( (!\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((PC[5]) # (PC[7])))) # (\PC[2]~DUPLICATE_q  & (!PC[7] & (!PC[5] & !\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h402A0E0881A404E4;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \imem~19_combout  & ( ((!\PC[9]~DUPLICATE_q  & \imem~62_combout )) # (\imem~61_combout ) ) ) # ( !\imem~19_combout  & ( (!\PC[9]~DUPLICATE_q  & \imem~62_combout ) ) )

	.dataa(!\imem~61_combout ),
	.datab(gnd),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\imem~62_combout ),
	.datae(gnd),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h00F000F055F555F5;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \imem~63_combout  & ( \imem~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \pcgood_B[6]~17 (
// Equation(s):
// \pcgood_B[6]~17_combout  = ( \Add4~93_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~97_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~93_sumout )))) ) ) ) # ( !\Add4~93_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add0~97_sumout  & ((!\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (((\Add3~93_sumout )))) ) ) ) # ( \Add4~93_sumout  & ( !\Selector31~15_combout  & ( (\isjump_D~0_combout ) # 
// (\Add0~97_sumout ) ) ) ) # ( !\Add4~93_sumout  & ( !\Selector31~15_combout  & ( (\Add0~97_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~97_sumout ),
	.datac(!\Add3~93_sumout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Add4~93_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~17 .extended_lut = "off";
defparam \pcgood_B[6]~17 .lut_mask = 64'h330033FF270527AF;
defparam \pcgood_B[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \PC~67 (
// Equation(s):
// \PC~67_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[6]~17_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[6]~17_combout ))) # (\Equal1~2_combout  & 
// (\Add0~97_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[6] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~97_sumout ),
	.datab(!\pcgood_B[6]~17_combout ),
	.datac(!PC[6]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~67 .extended_lut = "on";
defparam \PC~67 .lut_mask = 64'h0033000F0035000F;
defparam \PC~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N1
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( PC[4] & ( \imem~16_combout  & ( (!PC[5] & ((!\PC[2]~DUPLICATE_q ) # ((PC[3]) # (\PC[6]~DUPLICATE_q )))) # (PC[5] & (((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( \imem~16_combout  & ( (!\PC[6]~DUPLICATE_q  & (((!PC[3])))) # 
// (\PC[6]~DUPLICATE_q  & (!PC[5] & (!\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[4]),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h00000000F808DAFA;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \imem~81_combout  & ( \imem~46_combout  & ( !\imem~82_combout  ) ) ) # ( !\imem~81_combout  & ( \imem~46_combout  & ( (!\imem~82_combout  & PC[9]) ) ) ) # ( \imem~81_combout  & ( !\imem~46_combout  ) ) # ( !\imem~81_combout  & ( 
// !\imem~46_combout  ) )

	.dataa(gnd),
	.datab(!\imem~82_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~81_combout ),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'hFFFFFFFF0C0CCCCC;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \pcgood_B[4]~8 (
// Equation(s):
// \pcgood_B[4]~8_combout  = ( \Selector31~15_combout  & ( \Add4~41_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~33_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~41_sumout )))) ) ) ) # ( !\Selector31~15_combout  & ( 
// \Add4~41_sumout  & ( (\isjump_D~0_combout ) # (\Add0~33_sumout ) ) ) ) # ( \Selector31~15_combout  & ( !\Add4~41_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~33_sumout  & ((!\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (((\Add3~41_sumout )))) ) ) 
// ) # ( !\Selector31~15_combout  & ( !\Add4~41_sumout  & ( (\Add0~33_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\Add3~41_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~8 .extended_lut = "off";
defparam \pcgood_B[4]~8 .lut_mask = 64'h505050335F5F5F33;
defparam \pcgood_B[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \PC~75 (
// Equation(s):
// \PC~75_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[4]~8_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[4]~8_combout ))) # (\Equal1~2_combout  & 
// (\Add0~33_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[4]))) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[4]),
	.datad(!\pcgood_B[4]~8_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~75 .extended_lut = "on";
defparam \PC~75 .lut_mask = 64'h0033030301310303;
defparam \PC~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N7
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[2] ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] & ((PC[5]) # (\PC[3]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (((PC[5])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[2] ) ) # ( 
// !\PC[7]~DUPLICATE_q  & ( !PC[2] & ( (\PC[6]~DUPLICATE_q  & ((!PC[4] $ (!\PC[3]~DUPLICATE_q )) # (PC[5]))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h060FFFFF20AFFFFF;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( \imem~87_combout  & ( (!\PC[9]~DUPLICATE_q ) # ((!\imem~46_combout ) # (\imem~88_combout )) ) ) # ( !\imem~87_combout  & ( (!\imem~46_combout ) # ((\PC[9]~DUPLICATE_q  & \imem~88_combout )) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~88_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'hFF05FF05FFAFFFAF;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \pcgood_B[2]~26 (
// Equation(s):
// \pcgood_B[2]~26_combout  = ( \Selector31~15_combout  & ( \Add4~33_sumout  & ( (!\dobranch_A~0_combout  & (((\Add0~37_sumout ) # (\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (\Add3~33_sumout )) ) ) ) # ( !\Selector31~15_combout  & ( 
// \Add4~33_sumout  & ( (\Add0~37_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( \Selector31~15_combout  & ( !\Add4~33_sumout  & ( (!\dobranch_A~0_combout  & (((!\isjump_D~0_combout  & \Add0~37_sumout )))) # (\dobranch_A~0_combout  & (\Add3~33_sumout )) ) ) ) # 
// ( !\Selector31~15_combout  & ( !\Add4~33_sumout  & ( (!\isjump_D~0_combout  & \Add0~37_sumout ) ) ) )

	.dataa(!\Add3~33_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add0~37_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~26 .extended_lut = "off";
defparam \pcgood_B[2]~26 .lut_mask = 64'h0C0C0C553F3F3F55;
defparam \pcgood_B[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \PC~83 (
// Equation(s):
// \PC~83_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[2]~26_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[2]~26_combout )) # (\Equal1~2_combout  & 
// ((\Add0~37_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((\PC[2]~DUPLICATE_q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[2]~26_combout ),
	.datab(!\Add0~37_sumout ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~83 .extended_lut = "on";
defparam \PC~83 .lut_mask = 64'h0055000F0053000F;
defparam \PC~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N33
cyclonev_lcell_comb \pcgood_B[3]~27 (
// Equation(s):
// \pcgood_B[3]~27_combout  = ( \Add0~41_sumout  & ( \Add4~37_sumout  & ( ((!\dobranch_A~0_combout ) # (!\Selector31~15_combout )) # (\Add3~37_sumout ) ) ) ) # ( !\Add0~41_sumout  & ( \Add4~37_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout 
// )))) # (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & ((\isjump_D~0_combout ))) # (\Selector31~15_combout  & (\Add3~37_sumout )))) ) ) ) # ( \Add0~41_sumout  & ( !\Add4~37_sumout  & ( (!\dobranch_A~0_combout  & (((!\isjump_D~0_combout )))) # 
// (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & ((!\isjump_D~0_combout ))) # (\Selector31~15_combout  & (\Add3~37_sumout )))) ) ) ) # ( !\Add0~41_sumout  & ( !\Add4~37_sumout  & ( (\Add3~37_sumout  & (\dobranch_A~0_combout  & \Selector31~15_combout 
// )) ) ) )

	.dataa(!\Add3~37_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\Add0~41_sumout ),
	.dataf(!\Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~27 .extended_lut = "off";
defparam \pcgood_B[3]~27 .lut_mask = 64'h0005CCC53335FFF5;
defparam \pcgood_B[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \PC~79 (
// Equation(s):
// \PC~79_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[3]~27_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[3]~27_combout ))) # (\Equal1~2_combout  & 
// (\Add0~41_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (((PC[3] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\pcgood_B[3]~27_combout ),
	.datac(!PC[3]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~79 .extended_lut = "on";
defparam \PC~79 .lut_mask = 64'h0033000F0035000F;
defparam \PC~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N44
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( PC[4] & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  $ (!PC[5]))) ) ) ) # ( !PC[4] & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!PC[5] & (!\PC[8]~DUPLICATE_q )) # (PC[5] & ((!\PC[6]~DUPLICATE_q ))))) # (\PC[3]~DUPLICATE_q  & 
// (!\PC[8]~DUPLICATE_q  & (!PC[5] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[4] & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (PC[5] & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[4] & ( !PC[2] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (!PC[5] & 
// \PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (PC[5] & !\PC[6]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (((PC[5])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'h07850C008EA05A00;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( PC[9] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & !PC[7]) ) ) ) # ( !PC[9] & ( \PC[6]~DUPLICATE_q  & ( (\PC[8]~DUPLICATE_q  & ((!PC[7]) # ((PC[4] & PC[5])))) ) ) ) # ( PC[9] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  
// & !PC[7]) ) ) ) # ( !PC[9] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (\PC[8]~DUPLICATE_q )) # (PC[7] & ((!PC[4] & (\PC[8]~DUPLICATE_q  & !PC[5])) # (PC[4] & ((PC[5]))))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!PC[9]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h5543AA005501AA00;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~0_combout  & ( \imem~113_combout  & ( (!\imem~112_combout  & (\PC[3]~DUPLICATE_q  & (PC[2] & PC[7]))) # (\imem~112_combout  & (((!PC[7])))) ) ) )

	.dataa(!\imem~112_combout ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[7]),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0000000000005502;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \regs~2530 (
// Equation(s):
// \regs~2530_combout  = ( \regs~1587_q  & ( \regs~1651_q  & ( ((!\imem~18_combout  & ((\regs~1555_q ))) # (\imem~18_combout  & (\regs~1619_q ))) # (\imem~13_combout ) ) ) ) # ( !\regs~1587_q  & ( \regs~1651_q  & ( (!\imem~18_combout  & (((\regs~1555_q  & 
// !\imem~13_combout )))) # (\imem~18_combout  & (((\imem~13_combout )) # (\regs~1619_q ))) ) ) ) # ( \regs~1587_q  & ( !\regs~1651_q  & ( (!\imem~18_combout  & (((\imem~13_combout ) # (\regs~1555_q )))) # (\imem~18_combout  & (\regs~1619_q  & 
// ((!\imem~13_combout )))) ) ) ) # ( !\regs~1587_q  & ( !\regs~1651_q  & ( (!\imem~13_combout  & ((!\imem~18_combout  & ((\regs~1555_q ))) # (\imem~18_combout  & (\regs~1619_q )))) ) ) )

	.dataa(!\regs~1619_q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs~1555_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1587_q ),
	.dataf(!\regs~1651_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2530 .extended_lut = "off";
defparam \regs~2530 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regs~2530 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \regs~2529 (
// Equation(s):
// \regs~2529_combout  = ( \regs~1107_q  & ( \imem~18_combout  & ( (!\imem~13_combout ) # (\regs~1139_q ) ) ) ) # ( !\regs~1107_q  & ( \imem~18_combout  & ( (\regs~1139_q  & \imem~13_combout ) ) ) ) # ( \regs~1107_q  & ( !\imem~18_combout  & ( 
// (!\imem~13_combout  & (\regs~1043_q )) # (\imem~13_combout  & ((\regs~1075_q ))) ) ) ) # ( !\regs~1107_q  & ( !\imem~18_combout  & ( (!\imem~13_combout  & (\regs~1043_q )) # (\imem~13_combout  & ((\regs~1075_q ))) ) ) )

	.dataa(!\regs~1043_q ),
	.datab(!\regs~1075_q ),
	.datac(!\regs~1139_q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs~1107_q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2529 .extended_lut = "off";
defparam \regs~2529 .lut_mask = 64'h55335533000FFF0F;
defparam \regs~2529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N55
dffeas \regs~595DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~595DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~595DUPLICATE .is_wysiwyg = "true";
defparam \regs~595DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \regs~2528 (
// Equation(s):
// \regs~2528_combout  = ( \imem~13_combout  & ( \regs~531_q  & ( (!\imem~18_combout  & (\regs~563_q )) # (\imem~18_combout  & ((\regs~627_q ))) ) ) ) # ( !\imem~13_combout  & ( \regs~531_q  & ( (!\imem~18_combout ) # (\regs~595DUPLICATE_q ) ) ) ) # ( 
// \imem~13_combout  & ( !\regs~531_q  & ( (!\imem~18_combout  & (\regs~563_q )) # (\imem~18_combout  & ((\regs~627_q ))) ) ) ) # ( !\imem~13_combout  & ( !\regs~531_q  & ( (\regs~595DUPLICATE_q  & \imem~18_combout ) ) ) )

	.dataa(!\regs~563_q ),
	.datab(!\regs~595DUPLICATE_q ),
	.datac(!\regs~627_q ),
	.datad(!\imem~18_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\regs~531_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2528 .extended_lut = "off";
defparam \regs~2528 .lut_mask = 64'h0033550FFF33550F;
defparam \regs~2528 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \regs~2527 (
// Equation(s):
// \regs~2527_combout  = ( \regs~51_q  & ( \imem~13_combout  & ( (!\imem~18_combout ) # (\regs~115_q ) ) ) ) # ( !\regs~51_q  & ( \imem~13_combout  & ( (\regs~115_q  & \imem~18_combout ) ) ) ) # ( \regs~51_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & 
// (\regs~19_q )) # (\imem~18_combout  & ((\regs~83_q ))) ) ) ) # ( !\regs~51_q  & ( !\imem~13_combout  & ( (!\imem~18_combout  & (\regs~19_q )) # (\imem~18_combout  & ((\regs~83_q ))) ) ) )

	.dataa(!\regs~115_q ),
	.datab(!\regs~19_q ),
	.datac(!\regs~83_q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs~51_q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2527 .extended_lut = "off";
defparam \regs~2527 .lut_mask = 64'h330F330F0055FF55;
defparam \regs~2527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \regs~2531 (
// Equation(s):
// \regs~2531_combout  = ( \regs~2528_combout  & ( \regs~2527_combout  & ( (!\imem~14_combout ) # ((!\imem~22_combout  & ((\regs~2529_combout ))) # (\imem~22_combout  & (\regs~2530_combout ))) ) ) ) # ( !\regs~2528_combout  & ( \regs~2527_combout  & ( 
// (!\imem~14_combout  & (((!\imem~22_combout )))) # (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2529_combout ))) # (\imem~22_combout  & (\regs~2530_combout )))) ) ) ) # ( \regs~2528_combout  & ( !\regs~2527_combout  & ( (!\imem~14_combout  & 
// (((\imem~22_combout )))) # (\imem~14_combout  & ((!\imem~22_combout  & ((\regs~2529_combout ))) # (\imem~22_combout  & (\regs~2530_combout )))) ) ) ) # ( !\regs~2528_combout  & ( !\regs~2527_combout  & ( (\imem~14_combout  & ((!\imem~22_combout  & 
// ((\regs~2529_combout ))) # (\imem~22_combout  & (\regs~2530_combout )))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs~2530_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\regs~2529_combout ),
	.datae(!\regs~2528_combout ),
	.dataf(!\regs~2527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2531 .extended_lut = "off";
defparam \regs~2531 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \regs~2531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \pcgood_B[19]~19 (
// Equation(s):
// \pcgood_B[19]~19_combout  = ( \Add3~101_sumout  & ( \Selector31~15_combout  & ( ((!\isjump_D~0_combout  & ((\Add0~101_sumout ))) # (\isjump_D~0_combout  & (\Add4~101_sumout ))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~101_sumout  & ( 
// \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & ((\Add0~101_sumout ))) # (\isjump_D~0_combout  & (\Add4~101_sumout )))) ) ) ) # ( \Add3~101_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & 
// ((\Add0~101_sumout ))) # (\isjump_D~0_combout  & (\Add4~101_sumout )) ) ) ) # ( !\Add3~101_sumout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & ((\Add0~101_sumout ))) # (\isjump_D~0_combout  & (\Add4~101_sumout )) ) ) )

	.dataa(!\Add4~101_sumout ),
	.datab(!\Add0~101_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Add3~101_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~19 .extended_lut = "off";
defparam \pcgood_B[19]~19 .lut_mask = 64'h3355335530503F5F;
defparam \pcgood_B[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[19]~19_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[19]~19_combout ))) # (\Equal1~2_combout  & 
// (\Add0~101_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[19])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~101_sumout ),
	.datac(!PC[19]),
	.datad(!\pcgood_B[19]~19_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "on";
defparam \PC~19 .lut_mask = 64'h0055050501510505;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \pcgood_B[7]~18_combout  & ( \pcgood_B[19]~19_combout  & ( (!\Add0~101_sumout ) # ((!\Add0~93_sumout ) # (!\Add0~97_sumout  $ (!\pcgood_B[6]~17_combout ))) ) ) ) # ( !\pcgood_B[7]~18_combout  & ( \pcgood_B[19]~19_combout  & ( 
// (!\Add0~101_sumout ) # ((!\Add0~97_sumout  $ (!\pcgood_B[6]~17_combout )) # (\Add0~93_sumout )) ) ) ) # ( \pcgood_B[7]~18_combout  & ( !\pcgood_B[19]~19_combout  & ( ((!\Add0~93_sumout ) # (!\Add0~97_sumout  $ (!\pcgood_B[6]~17_combout ))) # 
// (\Add0~101_sumout ) ) ) ) # ( !\pcgood_B[7]~18_combout  & ( !\pcgood_B[19]~19_combout  & ( ((!\Add0~97_sumout  $ (!\pcgood_B[6]~17_combout )) # (\Add0~93_sumout )) # (\Add0~101_sumout ) ) ) )

	.dataa(!\Add0~101_sumout ),
	.datab(!\Add0~97_sumout ),
	.datac(!\Add0~93_sumout ),
	.datad(!\pcgood_B[6]~17_combout ),
	.datae(!\pcgood_B[7]~18_combout ),
	.dataf(!\pcgood_B[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h7FDFF7FDBFEFFBFE;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \Equal1~29 (
// Equation(s):
// \Equal1~29_combout  = ( \Add4~117_sumout  & ( (!\Add0~117_sumout ) # (!\Add4~113_sumout  $ (!\Add0~113_sumout )) ) ) # ( !\Add4~117_sumout  & ( (!\Add4~113_sumout  $ (!\Add0~113_sumout )) # (\Add0~117_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add0~117_sumout ),
	.datac(!\Add4~113_sumout ),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~29 .extended_lut = "off";
defparam \Equal1~29 .lut_mask = 64'h3FF33FF3CFFCCFFC;
defparam \Equal1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N57
cyclonev_lcell_comb \Equal1~28 (
// Equation(s):
// \Equal1~28_combout  = ( \Add3~117_sumout  & ( (!\Add0~117_sumout ) # (!\Add3~113_sumout  $ (!\Add0~113_sumout )) ) ) # ( !\Add3~117_sumout  & ( (!\Add3~113_sumout  $ (!\Add0~113_sumout )) # (\Add0~117_sumout ) ) )

	.dataa(!\Add3~113_sumout ),
	.datab(!\Add0~117_sumout ),
	.datac(!\Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~28 .extended_lut = "off";
defparam \Equal1~28 .lut_mask = 64'h7B7B7B7BDEDEDEDE;
defparam \Equal1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Equal1~29_combout  & (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Equal1~28_combout )))) ) ) # ( !\Selector31~15_combout  & ( (\Equal1~29_combout  & 
// \isjump_D~0_combout ) ) )

	.dataa(!\Equal1~29_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Equal1~28_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h1111101F1111101F;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \Equal1~20 (
// Equation(s):
// \Equal1~20_combout  = ( \Add4~81_sumout  & ( \Add4~77_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~81_sumout  & \Add0~77_sumout )) ) ) ) # ( !\Add4~81_sumout  & ( \Add4~77_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~81_sumout  & \Add0~77_sumout )) ) ) 
// ) # ( \Add4~81_sumout  & ( !\Add4~77_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~81_sumout  & !\Add0~77_sumout )) ) ) ) # ( !\Add4~81_sumout  & ( !\Add4~77_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~81_sumout  & !\Add0~77_sumout )) ) ) )

	.dataa(!\Add0~81_sumout ),
	.datab(gnd),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add0~77_sumout ),
	.datae(!\Add4~81_sumout ),
	.dataf(!\Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~20 .extended_lut = "off";
defparam \Equal1~20 .lut_mask = 64'hFAF0F5F0F0FAF0F5;
defparam \Equal1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \Equal1~21 (
// Equation(s):
// \Equal1~21_combout  = ( \Add3~77_sumout  & ( \Add0~77_sumout  ) ) # ( !\Add3~77_sumout  & ( !\Add0~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~21 .extended_lut = "off";
defparam \Equal1~21 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \Equal1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \Equal1~21_combout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\Equal1~20_combout )))) # (\dobranch_A~0_combout  & (!\Add3~81_sumout  $ (((\Add0~81_sumout ))))) ) ) ) # ( !\Equal1~21_combout  & ( 
// \Selector31~15_combout  & ( (\Equal1~20_combout  & !\dobranch_A~0_combout ) ) ) ) # ( \Equal1~21_combout  & ( !\Selector31~15_combout  & ( \Equal1~20_combout  ) ) ) # ( !\Equal1~21_combout  & ( !\Selector31~15_combout  & ( \Equal1~20_combout  ) ) )

	.dataa(!\Add3~81_sumout ),
	.datab(!\Equal1~20_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add0~81_sumout ),
	.datae(!\Equal1~21_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h3333333330303A35;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \Add3~73_sumout  & ( \Add3~65_sumout  & ( (\Add0~65_sumout  & (\Add0~73_sumout  & (!\Add0~61_sumout  $ (\Add3~61_sumout )))) ) ) ) # ( !\Add3~73_sumout  & ( \Add3~65_sumout  & ( (\Add0~65_sumout  & (!\Add0~73_sumout  & 
// (!\Add0~61_sumout  $ (\Add3~61_sumout )))) ) ) ) # ( \Add3~73_sumout  & ( !\Add3~65_sumout  & ( (!\Add0~65_sumout  & (\Add0~73_sumout  & (!\Add0~61_sumout  $ (\Add3~61_sumout )))) ) ) ) # ( !\Add3~73_sumout  & ( !\Add3~65_sumout  & ( (!\Add0~65_sumout  & 
// (!\Add0~73_sumout  & (!\Add0~61_sumout  $ (\Add3~61_sumout )))) ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\Add3~61_sumout ),
	.datac(!\Add0~65_sumout ),
	.datad(!\Add0~73_sumout ),
	.datae(!\Add3~73_sumout ),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'h9000009009000009;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( \Add0~61_sumout  & ( \Add4~61_sumout  & ( (!\Add4~73_sumout  & (!\Add0~73_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) # (\Add4~73_sumout  & (\Add0~73_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) ) ) ) # ( 
// !\Add0~61_sumout  & ( !\Add4~61_sumout  & ( (!\Add4~73_sumout  & (!\Add0~73_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) # (\Add4~73_sumout  & (\Add0~73_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) ) ) )

	.dataa(!\Add4~73_sumout ),
	.datab(!\Add0~65_sumout ),
	.datac(!\Add0~73_sumout ),
	.datad(!\Add4~65_sumout ),
	.datae(!\Add0~61_sumout ),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h8421000000008421;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( \Add0~69_sumout  & ( \Equal1~14_combout  & ( (!\isjump_D~0_combout ) # (\Add4~69_sumout ) ) ) ) # ( !\Add0~69_sumout  & ( \Equal1~14_combout  & ( (!\Add4~69_sumout ) # (!\isjump_D~0_combout ) ) ) ) # ( \Add0~69_sumout  & ( 
// !\Equal1~14_combout  & ( !\isjump_D~0_combout  ) ) ) # ( !\Add0~69_sumout  & ( !\Equal1~14_combout  & ( !\isjump_D~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Add4~69_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(gnd),
	.datae(!\Add0~69_sumout ),
	.dataf(!\Equal1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'hF0F0F0F0FCFCF3F3;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Equal1~15_combout  & ( \Equal1~16_combout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~15_combout ) # (!\Add0~69_sumout  $ (\Add3~69_sumout ))) ) ) ) # ( !\Equal1~15_combout  & ( \Equal1~16_combout  & ( (!\dobranch_A~0_combout ) 
// # (!\Selector31~15_combout ) ) ) ) # ( \Equal1~15_combout  & ( !\Equal1~16_combout  & ( (\dobranch_A~0_combout  & (\Selector31~15_combout  & (!\Add0~69_sumout  $ (\Add3~69_sumout )))) ) ) )

	.dataa(!\Add0~69_sumout ),
	.datab(!\Add3~69_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\Equal1~15_combout ),
	.dataf(!\Equal1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h00000009FFF0FFF9;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N57
cyclonev_lcell_comb \Equal1~23 (
// Equation(s):
// \Equal1~23_combout  = ( \Add3~85_sumout  & ( \Add0~85_sumout  ) ) # ( !\Add3~85_sumout  & ( !\Add0~85_sumout  ) )

	.dataa(!\Add0~85_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~23 .extended_lut = "off";
defparam \Equal1~23 .lut_mask = 64'hAAAAAAAA55555555;
defparam \Equal1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \Equal1~22 (
// Equation(s):
// \Equal1~22_combout  = ( \Add4~85_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~85_sumout  & (!\Add4~89_sumout  $ (\Add0~89_sumout )))) ) ) # ( !\Add4~85_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~85_sumout  & (!\Add4~89_sumout  $ (\Add0~89_sumout )))) 
// ) )

	.dataa(!\Add0~85_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add4~89_sumout ),
	.datad(!\Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~22 .extended_lut = "off";
defparam \Equal1~22 .lut_mask = 64'hECCEECCEDCCDDCCD;
defparam \Equal1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \Equal1~23_combout  & ( \Equal1~22_combout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~15_combout ) # (!\Add0~89_sumout  $ (\Add3~89_sumout ))) ) ) ) # ( !\Equal1~23_combout  & ( \Equal1~22_combout  & ( (!\dobranch_A~0_combout ) 
// # (!\Selector31~15_combout ) ) ) ) # ( \Equal1~23_combout  & ( !\Equal1~22_combout  & ( (\dobranch_A~0_combout  & (\Selector31~15_combout  & (!\Add0~89_sumout  $ (\Add3~89_sumout )))) ) ) )

	.dataa(!\Add0~89_sumout ),
	.datab(!\Add3~89_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\Equal1~23_combout ),
	.dataf(!\Equal1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h00000009FFF0FFF9;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \Equal1~26 (
// Equation(s):
// \Equal1~26_combout  = ( \Add3~109_sumout  & ( (!\Add0~109_sumout ) # (!\Add0~105_sumout  $ (!\Add3~105_sumout )) ) ) # ( !\Add3~109_sumout  & ( (!\Add0~105_sumout  $ (!\Add3~105_sumout )) # (\Add0~109_sumout ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(gnd),
	.datac(!\Add0~105_sumout ),
	.datad(!\Add3~105_sumout ),
	.datae(gnd),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~26 .extended_lut = "off";
defparam \Equal1~26 .lut_mask = 64'h5FF55FF5AFFAAFFA;
defparam \Equal1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N51
cyclonev_lcell_comb \Equal1~27 (
// Equation(s):
// \Equal1~27_combout  = ( \Add4~109_sumout  & ( (!\Add0~109_sumout ) # (!\Add4~105_sumout  $ (!\Add0~105_sumout )) ) ) # ( !\Add4~109_sumout  & ( (!\Add4~105_sumout  $ (!\Add0~105_sumout )) # (\Add0~109_sumout ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(gnd),
	.datac(!\Add4~105_sumout ),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~27 .extended_lut = "off";
defparam \Equal1~27 .lut_mask = 64'h5FF55FF5AFFAAFFA;
defparam \Equal1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N39
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \Selector31~15_combout  & ( \Equal1~27_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout )) # (\dobranch_A~0_combout  & ((\Equal1~26_combout ))) ) ) ) # ( !\Selector31~15_combout  & ( \Equal1~27_combout  & ( 
// \isjump_D~0_combout  ) ) ) # ( \Selector31~15_combout  & ( !\Equal1~27_combout  & ( (\dobranch_A~0_combout  & \Equal1~26_combout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(gnd),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Equal1~26_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Equal1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h000000550F0F0A5F;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \Equal1~5_combout  & ( !\Equal1~7_combout  & ( (!\Equal1~6_combout  & (!\Equal1~8_combout  & (\Equal1~4_combout  & \Equal1~3_combout ))) ) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\Equal1~8_combout ),
	.datac(!\Equal1~4_combout ),
	.datad(!\Equal1~3_combout ),
	.datae(!\Equal1~5_combout ),
	.dataf(!\Equal1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h0000000800000000;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( PC[8] & ( \Equal1~2_combout  & ( ((!\Equal1~9_combout  & ((\pcgood_B[8]~1_combout ))) # (\Equal1~9_combout  & (\Add0~5_sumout ))) # (\always9~0_combout ) ) ) ) # ( !PC[8] & ( \Equal1~2_combout  & ( (!\always9~0_combout  & 
// ((!\Equal1~9_combout  & ((\pcgood_B[8]~1_combout ))) # (\Equal1~9_combout  & (\Add0~5_sumout )))) ) ) ) # ( PC[8] & ( !\Equal1~2_combout  & ( (\pcgood_B[8]~1_combout ) # (\always9~0_combout ) ) ) ) # ( !PC[8] & ( !\Equal1~2_combout  & ( 
// (!\always9~0_combout  & \pcgood_B[8]~1_combout ) ) ) )

	.dataa(!\Equal1~9_combout ),
	.datab(!\always9~0_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\pcgood_B[8]~1_combout ),
	.datae(!PC[8]),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h00CC33FF048C37BF;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \pcgood_B[9]~0 (
// Equation(s):
// \pcgood_B[9]~0_combout  = ( \Add4~1_sumout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (((\Add0~1_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~1_sumout )))) ) ) ) # ( !\Add4~1_sumout  & ( \Selector31~15_combout 
//  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & (\Add0~1_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~1_sumout )))) ) ) ) # ( \Add4~1_sumout  & ( !\Selector31~15_combout  & ( (\Add0~1_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( !\Add4~1_sumout 
//  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & \Add0~1_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~0 .extended_lut = "off";
defparam \pcgood_B[9]~0 .lut_mask = 64'h0A0A5F5F083B4C7F;
defparam \pcgood_B[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \PC~115 (
// Equation(s):
// \PC~115_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[9]~0_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[9]~0_combout )) # (\Equal1~2_combout  & 
// ((\Add0~1_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((PC[9] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[9]~0_combout ),
	.datab(!\Add0~1_sumout ),
	.datac(!PC[9]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~115 .extended_lut = "on";
defparam \PC~115 .lut_mask = 64'h0055000F0053000F;
defparam \PC~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~10  = CARRY(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \PC~103 (
// Equation(s):
// \PC~103_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[10]~2_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[10]~2_combout ))) # (\Equal1~2_combout  & 
// (\Add0~9_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[10]~DUPLICATE_q ))) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(!\pcgood_B[10]~2_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~103 .extended_lut = "on";
defparam \PC~103 .lut_mask = 64'h0033030301310303;
defparam \PC~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N27
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \pcgood_B[11]~3 (
// Equation(s):
// \pcgood_B[11]~3_combout  = ( \dobranch_A~0_combout  & ( \Selector31~15_combout  & ( \Add3~13_sumout  ) ) ) # ( !\dobranch_A~0_combout  & ( \Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout 
// ))) ) ) ) # ( \dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout ))) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Selector31~15_combout  & ( (!\isjump_D~0_combout  & 
// (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout ))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~3 .extended_lut = "off";
defparam \pcgood_B[11]~3 .lut_mask = 64'h2277227722770F0F;
defparam \pcgood_B[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \PC~99 (
// Equation(s):
// \PC~99_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[11]~3_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[11]~3_combout )) # (\Equal1~2_combout  & 
// ((\Add0~13_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[11])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\pcgood_B[11]~3_combout ),
	.datac(!PC[11]),
	.datad(!\Add0~13_sumout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~99 .extended_lut = "on";
defparam \PC~99 .lut_mask = 64'h1111050510150505;
defparam \PC~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N37
dffeas \PC[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \pcgood_B[12]~24 (
// Equation(s):
// \pcgood_B[12]~24_combout  = ( \isjump_D~0_combout  & ( \Selector31~15_combout  & ( (!\dobranch_A~0_combout  & (\Add4~49_sumout )) # (\dobranch_A~0_combout  & ((\Add3~49_sumout ))) ) ) ) # ( !\isjump_D~0_combout  & ( \Selector31~15_combout  & ( 
// (!\dobranch_A~0_combout  & (\Add0~49_sumout )) # (\dobranch_A~0_combout  & ((\Add3~49_sumout ))) ) ) ) # ( \isjump_D~0_combout  & ( !\Selector31~15_combout  & ( \Add4~49_sumout  ) ) ) # ( !\isjump_D~0_combout  & ( !\Selector31~15_combout  & ( 
// \Add0~49_sumout  ) ) )

	.dataa(!\Add4~49_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\Add3~49_sumout ),
	.datae(!\isjump_D~0_combout ),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~24 .extended_lut = "off";
defparam \pcgood_B[12]~24 .lut_mask = 64'h0F0F55550C3F4477;
defparam \pcgood_B[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \PC~107 (
// Equation(s):
// \PC~107_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[12]~24_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[12]~24_combout ))) # (\Equal1~2_combout  & 
// (\Add0~49_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[12]))) ) )

	.dataa(!\Add0~49_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[12]),
	.datad(!\pcgood_B[12]~24_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~107 .extended_lut = "on";
defparam \PC~107 .lut_mask = 64'h0033030301310303;
defparam \PC~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N49
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !PC[14] & ( !\PC[15]~DUPLICATE_q  & ( (!\PC[13]~DUPLICATE_q  & (!\PC[12]~DUPLICATE_q  & (!\PC[11]~DUPLICATE_q  & !PC[10]))) ) ) )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[12]~DUPLICATE_q ),
	.datac(!\PC[11]~DUPLICATE_q ),
	.datad(!PC[10]),
	.datae(!PC[14]),
	.dataf(!\PC[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8000000000000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~11_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N45
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem~39_combout  & ( !\imem~45_combout  & ( (\imem~12_combout  & (\imem~33_combout  & (!\imem~36_combout  & !\imem~43_combout ))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~36_combout ),
	.datad(!\imem~43_combout ),
	.datae(!\imem~39_combout ),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h1000000000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N48
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( !\always9~0_combout  & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\always9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h00FF00FF00000000;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \pcgood_B[13]~25 (
// Equation(s):
// \pcgood_B[13]~25_combout  = ( \Selector31~15_combout  & ( \dobranch_A~0_combout  & ( \Add3~53_sumout  ) ) ) # ( !\Selector31~15_combout  & ( \dobranch_A~0_combout  & ( (!\isjump_D~0_combout  & ((\Add0~53_sumout ))) # (\isjump_D~0_combout  & 
// (\Add4~53_sumout )) ) ) ) # ( \Selector31~15_combout  & ( !\dobranch_A~0_combout  & ( (!\isjump_D~0_combout  & ((\Add0~53_sumout ))) # (\isjump_D~0_combout  & (\Add4~53_sumout )) ) ) ) # ( !\Selector31~15_combout  & ( !\dobranch_A~0_combout  & ( 
// (!\isjump_D~0_combout  & ((\Add0~53_sumout ))) # (\isjump_D~0_combout  & (\Add4~53_sumout )) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add4~53_sumout ),
	.datac(!\Add0~53_sumout ),
	.datad(!\Add3~53_sumout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\dobranch_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~25 .extended_lut = "off";
defparam \pcgood_B[13]~25 .lut_mask = 64'h1B1B1B1B1B1B00FF;
defparam \pcgood_B[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \PC~91 (
// Equation(s):
// \PC~91_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[13]~25_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[13]~25_combout )) # (\Equal1~2_combout  & 
// ((\Add0~53_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[13]~DUPLICATE_q ))) ) )

	.dataa(!\pcgood_B[13]~25_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\Add0~53_sumout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~91 .extended_lut = "on";
defparam \PC~91 .lut_mask = 64'h1111030310130303;
defparam \PC~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \PC[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~18  = CARRY(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \PC~87 (
// Equation(s):
// \PC~87_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[14]~4_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[14]~4_combout ))) # (\Equal1~2_combout  & 
// (\Add0~17_sumout )))))) ) ) # ( \flush_D~5_combout  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[14]))) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[14]),
	.datad(!\pcgood_B[14]~4_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~87 .extended_lut = "on";
defparam \PC~87 .lut_mask = 64'h0033030301310303;
defparam \PC~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N50
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \PC~95 (
// Equation(s):
// \PC~95_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (((\pcgood_B[15]~5_combout )))) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & ((\pcgood_B[15]~5_combout ))) # (\Equal1~2_combout  & 
// (\Add0~21_sumout )))))) ) ) # ( \flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[15])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~21_sumout ),
	.datac(!PC[15]),
	.datad(!\pcgood_B[15]~5_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~95 .extended_lut = "on";
defparam \PC~95 .lut_mask = 64'h0055050501510505;
defparam \PC~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N49
dffeas \PC[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~32_combout  & ( \imem~42_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~31_combout  & (!\PC[8]~DUPLICATE_q  $ (!PC[9])))) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~31_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h0000000000000220;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \dobranch_A~0 (
// Equation(s):
// \dobranch_A~0_combout  = ( !\flush_D~5_combout  & ( !\imem~12_combout  & ( (!\imem~43_combout  & (!\imem~39_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \imem~33_combout ))) ) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~39_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\imem~33_combout ),
	.datae(!\flush_D~5_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dobranch_A~0 .extended_lut = "off";
defparam \dobranch_A~0 .lut_mask = 64'h0008000000000000;
defparam \dobranch_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N21
cyclonev_lcell_comb \pcgood_B[5]~9 (
// Equation(s):
// \pcgood_B[5]~9_combout  = ( \isjump_D~0_combout  & ( \Add4~45_sumout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~15_combout ) # (\Add3~45_sumout )) ) ) ) # ( !\isjump_D~0_combout  & ( \Add4~45_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~45_sumout )) 
// # (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (\Add0~45_sumout )) # (\Selector31~15_combout  & ((\Add3~45_sumout ))))) ) ) ) # ( \isjump_D~0_combout  & ( !\Add4~45_sumout  & ( (\dobranch_A~0_combout  & (\Add3~45_sumout  & \Selector31~15_combout 
// )) ) ) ) # ( !\isjump_D~0_combout  & ( !\Add4~45_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~45_sumout )) # (\dobranch_A~0_combout  & ((!\Selector31~15_combout  & (\Add0~45_sumout )) # (\Selector31~15_combout  & ((\Add3~45_sumout ))))) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~45_sumout ),
	.datac(!\Add3~45_sumout ),
	.datad(!\Selector31~15_combout ),
	.datae(!\isjump_D~0_combout ),
	.dataf(!\Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~9 .extended_lut = "off";
defparam \pcgood_B[5]~9 .lut_mask = 64'h332700053327FFAF;
defparam \pcgood_B[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \PC~71 (
// Equation(s):
// \PC~71_combout  = ( !\flush_D~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~9_combout  & (\pcgood_B[5]~9_combout )) # (\Equal1~9_combout  & ((!\Equal1~2_combout  & (\pcgood_B[5]~9_combout )) # (\Equal1~2_combout  & 
// ((\Add0~45_sumout ))))))) ) ) # ( \flush_D~5_combout  & ( (((PC[5] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\pcgood_B[5]~9_combout ),
	.datab(!\Add0~45_sumout ),
	.datac(!PC[5]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(!\Equal1~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~71 .extended_lut = "on";
defparam \PC~71 .lut_mask = 64'h0055000F0053000F;
defparam \PC~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N43
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[5] & ( (PC[6] & (\PC[2]~DUPLICATE_q  & (!PC[7] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[5] & ( (\PC[2]~DUPLICATE_q  & (PC[7] & (!PC[6] $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( 
// \PC[4]~DUPLICATE_q  & ( !PC[5] & ( (!PC[6] & (\PC[3]~DUPLICATE_q  & ((!PC[7]) # (\PC[2]~DUPLICATE_q )))) # (PC[6] & ((!\PC[3]~DUPLICATE_q  & ((!PC[7]))) # (\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[5] & ( 
// (!PC[7] & (\PC[3]~DUPLICATE_q  & (!PC[6] $ (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h006050E601021000;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[9] & ( \imem~0_combout  & ( (!PC[5] & (!PC[8] & (\imem~108_combout  & !\PC[7]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( \imem~0_combout  & ( (PC[8] & (\imem~108_combout  & ((\PC[7]~DUPLICATE_q ) # (PC[5])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[8]),
	.datac(!\imem~108_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h0000000001030800;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N52
dffeas \regs~163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~163 .is_wysiwyg = "true";
defparam \regs~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \regs~195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~195 .is_wysiwyg = "true";
defparam \regs~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N44
dffeas \regs~227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~227 .is_wysiwyg = "true";
defparam \regs~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \regs~3264 (
// Equation(s):
// \regs~3264_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (\regs~3_q  & (!\imem~23_combout ))) # (\imem~30_combout  & (((\regs~35_q ) # (\imem~23_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~30_combout  & (((\regs~67_q  & 
// (!\imem~23_combout ))))) # (\imem~30_combout  & ((((\imem~23_combout ))) # (\regs~99_q ))) ) )

	.dataa(!\regs~99_q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs~67_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~35_q ),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3264 .extended_lut = "on";
defparam \regs~3264 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N58
dffeas \regs~131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~131 .is_wysiwyg = "true";
defparam \regs~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \regs~2703 (
// Equation(s):
// \regs~2703_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3264_combout ))))) # (\imem~23_combout  & (((!\regs~3264_combout  & ((\regs~131_q ))) # (\regs~3264_combout  & (\regs~163_q ))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3264_combout ))))) # (\imem~23_combout  & (((!\regs~3264_combout  & (\regs~195_q )) # (\regs~3264_combout  & ((\regs~227_q )))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~163_q ),
	.datac(!\regs~195_q ),
	.datad(!\regs~227_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3264_combout ),
	.datag(!\regs~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2703 .extended_lut = "on";
defparam \regs~2703 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2703 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N8
dffeas \regs~1251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1251 .is_wysiwyg = "true";
defparam \regs~1251 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N55
dffeas \regs~1219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3311_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1219 .is_wysiwyg = "true";
defparam \regs~1219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N51
cyclonev_lcell_comb \regs~1187feeder (
// Equation(s):
// \regs~1187feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1187feeder .extended_lut = "off";
defparam \regs~1187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N52
dffeas \regs~1187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1187 .is_wysiwyg = "true";
defparam \regs~1187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \regs~3268 (
// Equation(s):
// \regs~3268_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & (\regs~1027_q )) # (\imem~30_combout  & ((\regs~1059_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & ((\regs~1091_q ))) # (\imem~30_combout  & (\regs~1123_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1123_q ),
	.datac(!\regs~1091_q ),
	.datad(!\regs~1059_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1027_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3268 .extended_lut = "on";
defparam \regs~3268 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \regs~1155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3309_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1155 .is_wysiwyg = "true";
defparam \regs~1155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \regs~2707 (
// Equation(s):
// \regs~2707_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & ((((\regs~3268_combout ))))) # (\imem~23_combout  & (((!\regs~3268_combout  & (\regs~1155_q )) # (\regs~3268_combout  & ((\regs~1187_q )))))) ) ) # ( \imem~26_combout  & ( 
// (!\imem~23_combout  & ((((\regs~3268_combout ))))) # (\imem~23_combout  & (((!\regs~3268_combout  & ((\regs~1219_q ))) # (\regs~3268_combout  & (\regs~1251_q ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1251_q ),
	.datac(!\regs~1219_q ),
	.datad(!\regs~1187_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3268_combout ),
	.datag(!\regs~1155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2707 .extended_lut = "on";
defparam \regs~2707 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \regs~1763feeder (
// Equation(s):
// \regs~1763feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1763feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1763feeder .extended_lut = "off";
defparam \regs~1763feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1763feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N26
dffeas \regs~1763 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3323_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1763 .is_wysiwyg = "true";
defparam \regs~1763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \regs~1699feeder (
// Equation(s):
// \regs~1699feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1699feeder .extended_lut = "off";
defparam \regs~1699feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1699feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \regs~1699 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3321_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1699 .is_wysiwyg = "true";
defparam \regs~1699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N12
cyclonev_lcell_comb \regs~1731feeder (
// Equation(s):
// \regs~1731feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1731feeder .extended_lut = "off";
defparam \regs~1731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \regs~1731 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3327_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1731 .is_wysiwyg = "true";
defparam \regs~1731 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \regs~3276 (
// Equation(s):
// \regs~3276_combout  = ( !\imem~26_combout  & ( (!\imem~23_combout  & (((!\imem~30_combout  & ((\regs~1539_q ))) # (\imem~30_combout  & (\regs~1571_q ))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) ) # ( \imem~26_combout  & ( (!\imem~23_combout  
// & (((!\imem~30_combout  & (\regs~1603_q )) # (\imem~30_combout  & ((\regs~1635_q )))))) # (\imem~23_combout  & ((((\imem~30_combout ))))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\regs~1571_q ),
	.datac(!\regs~1603_q ),
	.datad(!\regs~1635_q ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~30_combout ),
	.datag(!\regs~1539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3276 .extended_lut = "on";
defparam \regs~3276 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \regs~1667feeder (
// Equation(s):
// \regs~1667feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1667feeder .extended_lut = "off";
defparam \regs~1667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N4
dffeas \regs~1667 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3325_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1667 .is_wysiwyg = "true";
defparam \regs~1667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \regs~2715 (
// Equation(s):
// \regs~2715_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3276_combout )))) # (\imem~23_combout  & ((!\regs~3276_combout  & ((\regs~1667_q ))) # (\regs~3276_combout  & (\regs~1699_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3276_combout )))) # (\imem~23_combout  & ((!\regs~3276_combout  & ((\regs~1731_q ))) # (\regs~3276_combout  & (\regs~1763_q ))))) ) )

	.dataa(!\regs~1763_q ),
	.datab(!\regs~1699_q ),
	.datac(!\regs~1731_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3276_combout ),
	.datag(!\regs~1667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2715 .extended_lut = "on";
defparam \regs~2715 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \regs~739feeder (
// Equation(s):
// \regs~739feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~739feeder .extended_lut = "off";
defparam \regs~739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N50
dffeas \regs~739 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3315_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~739 .is_wysiwyg = "true";
defparam \regs~739 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \regs~675feeder (
// Equation(s):
// \regs~675feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~675feeder .extended_lut = "off";
defparam \regs~675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N49
dffeas \regs~675 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3313_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~675 .is_wysiwyg = "true";
defparam \regs~675 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \regs~707feeder (
// Equation(s):
// \regs~707feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~707feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~707feeder .extended_lut = "off";
defparam \regs~707feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~707feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N49
dffeas \regs~707 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3319_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~707 .is_wysiwyg = "true";
defparam \regs~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \regs~3272 (
// Equation(s):
// \regs~3272_combout  = ( !\imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~515_q  & !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~547_q )))) ) ) # ( \imem~26_combout  & ( ((!\imem~30_combout  & (((\regs~579_q  & 
// !\imem~23_combout )))) # (\imem~30_combout  & (((\imem~23_combout )) # (\regs~611_q )))) ) )

	.dataa(!\regs~611_q ),
	.datab(!\regs~547_q ),
	.datac(!\regs~579_q ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\imem~23_combout ),
	.datag(!\regs~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3272 .extended_lut = "on";
defparam \regs~3272 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \regs~643feeder (
// Equation(s):
// \regs~643feeder_combout  = ( \wregval_M[3]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~643feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~643feeder .extended_lut = "off";
defparam \regs~643feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~643feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N43
dffeas \regs~643 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3317_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~643 .is_wysiwyg = "true";
defparam \regs~643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \regs~2711 (
// Equation(s):
// \regs~2711_combout  = ( !\imem~26_combout  & ( ((!\imem~23_combout  & (((\regs~3272_combout )))) # (\imem~23_combout  & ((!\regs~3272_combout  & ((\regs~643_q ))) # (\regs~3272_combout  & (\regs~675_q ))))) ) ) # ( \imem~26_combout  & ( 
// ((!\imem~23_combout  & (((\regs~3272_combout )))) # (\imem~23_combout  & ((!\regs~3272_combout  & ((\regs~707_q ))) # (\regs~3272_combout  & (\regs~739_q ))))) ) )

	.dataa(!\regs~739_q ),
	.datab(!\regs~675_q ),
	.datac(!\regs~707_q ),
	.datad(!\imem~23_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\regs~3272_combout ),
	.datag(!\regs~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2711 .extended_lut = "on";
defparam \regs~2711 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N9
cyclonev_lcell_comb \regs~2719 (
// Equation(s):
// \regs~2719_combout  = ( \regs~2715_combout  & ( \regs~2711_combout  & ( ((!\imem~3_combout  & (\regs~2703_combout )) # (\imem~3_combout  & ((\regs~2707_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2715_combout  & ( \regs~2711_combout  & ( 
// (!\imem~6_combout  & ((!\imem~3_combout  & (\regs~2703_combout )) # (\imem~3_combout  & ((\regs~2707_combout ))))) # (\imem~6_combout  & (((!\imem~3_combout )))) ) ) ) # ( \regs~2715_combout  & ( !\regs~2711_combout  & ( (!\imem~6_combout  & 
// ((!\imem~3_combout  & (\regs~2703_combout )) # (\imem~3_combout  & ((\regs~2707_combout ))))) # (\imem~6_combout  & (((\imem~3_combout )))) ) ) ) # ( !\regs~2715_combout  & ( !\regs~2711_combout  & ( (!\imem~6_combout  & ((!\imem~3_combout  & 
// (\regs~2703_combout )) # (\imem~3_combout  & ((\regs~2707_combout ))))) ) ) )

	.dataa(!\regs~2703_combout ),
	.datab(!\regs~2707_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs~2715_combout ),
	.dataf(!\regs~2711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2719 .extended_lut = "off";
defparam \regs~2719 .lut_mask = 64'h5030503F5F305F3F;
defparam \regs~2719 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N37
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2719_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \HexOut[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HexOut[1] & ( (!HexOut[3] & (!HexOut[2] $ (HexOut[0]))) # (HexOut[3] & (!HexOut[2] & HexOut[0])) ) ) # ( !HexOut[1] & ( (HexOut[3] & (HexOut[2] & HexOut[0])) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[2]),
	.datac(!HexOut[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h0101010186868686;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = (!HexOut[1] & ((!HexOut[0] & (!HexOut[2])) # (HexOut[0] & ((HexOut[3]))))) # (HexOut[1] & (!HexOut[2] & (!HexOut[0] $ (!HexOut[3]))))

	.dataa(!HexOut[0]),
	.datab(!HexOut[1]),
	.datac(!HexOut[2]),
	.datad(!HexOut[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h90E490E490E490E4;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HexOut[3] & ( (!HexOut[2] & ((!HexOut[1]) # (!HexOut[0]))) ) ) # ( !HexOut[3] & ( (HexOut[2] & (!HexOut[1] & !HexOut[0])) ) )

	.dataa(gnd),
	.datab(!HexOut[2]),
	.datac(!HexOut[1]),
	.datad(!HexOut[0]),
	.datae(gnd),
	.dataf(!HexOut[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h30003000CCC0CCC0;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HexOut[1] & ( (!HexOut[3] & (!HexOut[0] $ (HexOut[2]))) ) ) # ( !HexOut[1] & ( (!HexOut[0] & (HexOut[3] & HexOut[2])) # (HexOut[0] & ((!HexOut[2]))) ) )

	.dataa(!HexOut[0]),
	.datab(gnd),
	.datac(!HexOut[3]),
	.datad(!HexOut[2]),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h550A550AA050A050;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HexOut[1] & ( (!HexOut[2] & (!HexOut[3])) # (HexOut[2] & ((HexOut[0]))) ) ) # ( !HexOut[1] & ( (!HexOut[3] & HexOut[0]) ) )

	.dataa(!HexOut[3]),
	.datab(!HexOut[2]),
	.datac(gnd),
	.datad(!HexOut[0]),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h00AA00AA88BB88BB;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HexOut[3] & ( (HexOut[1] & (HexOut[0] & !HexOut[2])) ) ) # ( !HexOut[3] & ( (!HexOut[1] & ((HexOut[2]) # (HexOut[0]))) # (HexOut[1] & (HexOut[0] & HexOut[2])) ) )

	.dataa(gnd),
	.datab(!HexOut[1]),
	.datac(!HexOut[0]),
	.datad(!HexOut[2]),
	.datae(gnd),
	.dataf(!HexOut[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h0CCF0CCF03000300;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HexOut[1] & ( (!HexOut[2] & ((!HexOut[3]) # (HexOut[0]))) # (HexOut[2] & ((HexOut[3]))) ) ) # ( !HexOut[1] & ( (!HexOut[0]) # ((HexOut[3]) # (HexOut[2])) ) )

	.dataa(!HexOut[0]),
	.datab(gnd),
	.datac(!HexOut[2]),
	.datad(!HexOut[3]),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hAFFFAFFFF05FF05F;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HexOut[6] & ( (!HexOut[4] & (!HexOut[5] $ (HexOut[7]))) ) ) # ( !HexOut[6] & ( (!HexOut[5] & (!HexOut[4] $ (!HexOut[7]))) ) )

	.dataa(!HexOut[4]),
	.datab(!HexOut[5]),
	.datac(gnd),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h4488448888228822;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HexOut[7] & ( (!HexOut[4] & (HexOut[5])) # (HexOut[4] & ((!HexOut[6]))) ) ) # ( !HexOut[7] & ( (!HexOut[6] & (!HexOut[4] $ (HexOut[5]))) ) )

	.dataa(!HexOut[4]),
	.datab(!HexOut[5]),
	.datac(!HexOut[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h9090909072727272;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HexOut[6] & ( (!HexOut[7] & (HexOut[5] & HexOut[4])) ) ) # ( !HexOut[6] & ( (HexOut[7] & ((HexOut[4]) # (HexOut[5]))) ) )

	.dataa(!HexOut[7]),
	.datab(!HexOut[5]),
	.datac(!HexOut[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h1515151502020202;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HexOut[6] & ( (!HexOut[7] & (!HexOut[5] & !HexOut[4])) # (HexOut[7] & (HexOut[5] & HexOut[4])) ) ) # ( !HexOut[6] & ( (!HexOut[5] & (!HexOut[7] & HexOut[4])) # (HexOut[5] & ((!HexOut[4]))) ) )

	.dataa(!HexOut[7]),
	.datab(!HexOut[5]),
	.datac(!HexOut[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h3838383881818181;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HexOut[7] & ( (!HexOut[4] & (HexOut[6] & !HexOut[5])) ) ) # ( !HexOut[7] & ( (!HexOut[4]) # ((!HexOut[6] & !HexOut[5])) ) )

	.dataa(!HexOut[4]),
	.datab(gnd),
	.datac(!HexOut[6]),
	.datad(!HexOut[5]),
	.datae(gnd),
	.dataf(!HexOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'hFAAAFAAA0A000A00;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HexOut[6] & ( (!HexOut[7] & ((!HexOut[4]) # (HexOut[5]))) ) ) # ( !HexOut[6] & ( (!HexOut[4] & (!HexOut[5] $ (!HexOut[7]))) ) )

	.dataa(!HexOut[4]),
	.datab(!HexOut[5]),
	.datac(!HexOut[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h28282828B0B0B0B0;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HexOut[7] & ( (!HexOut[4]) # ((HexOut[6]) # (HexOut[5])) ) ) # ( !HexOut[7] & ( (!HexOut[5] & ((!HexOut[6]))) # (HexOut[5] & ((HexOut[6]) # (HexOut[4]))) ) )

	.dataa(!HexOut[4]),
	.datab(!HexOut[5]),
	.datac(!HexOut[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hD3D3D3D3BFBFBFBF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \HexOut[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HexOut[11] & ( (HexOut[8] & (!HexOut[9] $ (\HexOut[10]~DUPLICATE_q ))) ) ) # ( !HexOut[11] & ( (!HexOut[9] & (!\HexOut[10]~DUPLICATE_q  $ (HexOut[8]))) ) )

	.dataa(!HexOut[9]),
	.datab(!\HexOut[10]~DUPLICATE_q ),
	.datac(!HexOut[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h8282828209090909;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HexOut[11] & ( (!HexOut[8] & (!\HexOut[10]~DUPLICATE_q )) # (HexOut[8] & ((HexOut[9]))) ) ) # ( !HexOut[11] & ( (!\HexOut[10]~DUPLICATE_q  & (!HexOut[9] $ (!HexOut[8]))) ) )

	.dataa(gnd),
	.datab(!\HexOut[10]~DUPLICATE_q ),
	.datac(!HexOut[9]),
	.datad(!HexOut[8]),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h0CC00CC0CC0FCC0F;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HexOut[11] & ( (!\HexOut[10]~DUPLICATE_q  & ((!HexOut[8]) # (HexOut[9]))) ) ) # ( !HexOut[11] & ( (!HexOut[8] & (\HexOut[10]~DUPLICATE_q  & HexOut[9])) ) )

	.dataa(!HexOut[8]),
	.datab(!\HexOut[10]~DUPLICATE_q ),
	.datac(!HexOut[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h020202028C8C8C8C;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( \HexOut[10]~DUPLICATE_q  & ( (!HexOut[9] & (!HexOut[11] & HexOut[8])) # (HexOut[9] & (HexOut[11] & !HexOut[8])) ) ) # ( !\HexOut[10]~DUPLICATE_q  & ( (!HexOut[9] & (!HexOut[11] & !HexOut[8])) # (HexOut[9] & ((HexOut[8]))) ) )

	.dataa(!HexOut[9]),
	.datab(!HexOut[11]),
	.datac(!HexOut[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h8585858518181818;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( \HexOut[10]~DUPLICATE_q  & ( (HexOut[8] & ((!HexOut[9]) # (!HexOut[11]))) ) ) # ( !\HexOut[10]~DUPLICATE_q  & ( (!HexOut[11] & ((!HexOut[9]) # (HexOut[8]))) ) )

	.dataa(!HexOut[9]),
	.datab(!HexOut[11]),
	.datac(!HexOut[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h8C8C8C8C0E0E0E0E;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HexOut[8] & ( !HexOut[11] $ (((!\HexOut[10]~DUPLICATE_q  & !HexOut[9]))) ) ) # ( !HexOut[8] & ( (\HexOut[10]~DUPLICATE_q  & (!HexOut[11] & HexOut[9])) ) )

	.dataa(gnd),
	.datab(!\HexOut[10]~DUPLICATE_q ),
	.datac(!HexOut[11]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h003000303CF03CF0;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \HexOut[10]~DUPLICATE_q  & ( (HexOut[11]) # (HexOut[9]) ) ) # ( !\HexOut[10]~DUPLICATE_q  & ( (!HexOut[9] & ((!HexOut[11]) # (HexOut[8]))) # (HexOut[9] & ((!HexOut[8]) # (HexOut[11]))) ) )

	.dataa(!HexOut[9]),
	.datab(gnd),
	.datac(!HexOut[8]),
	.datad(!HexOut[11]),
	.datae(gnd),
	.dataf(!\HexOut[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hFA5FFA5F55FF55FF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HexOut[13] & ( (!HexOut[14] & (!HexOut[15] & !\HexOut[12]~DUPLICATE_q )) # (HexOut[14] & (!HexOut[15] $ (!\HexOut[12]~DUPLICATE_q ))) ) ) # ( !HexOut[13] & ( (!HexOut[14] & (HexOut[15] & !\HexOut[12]~DUPLICATE_q )) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[15]),
	.datad(!\HexOut[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h0A000A00A550A550;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HexOut[13] & ( (HexOut[14] & (!HexOut[15] $ (\HexOut[12]~DUPLICATE_q ))) ) ) # ( !HexOut[13] & ( (!\HexOut[12]~DUPLICATE_q  & ((HexOut[15]))) # (\HexOut[12]~DUPLICATE_q  & (HexOut[14])) ) )

	.dataa(!HexOut[14]),
	.datab(!HexOut[15]),
	.datac(!\HexOut[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h3535353541414141;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \HexOut[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[12]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = (!HexOut[15] & (!HexOut[13] & (HexOut[12] & !HexOut[14]))) # (HexOut[15] & (HexOut[14] & ((!HexOut[13]) # (HexOut[12]))))

	.dataa(!HexOut[13]),
	.datab(!HexOut[12]),
	.datac(!HexOut[15]),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h200B200B200B200B;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HexOut[13] & ( (!HexOut[15] & (!HexOut[14] $ (\HexOut[12]~DUPLICATE_q ))) ) ) # ( !HexOut[13] & ( (!HexOut[14] & (HexOut[15] & \HexOut[12]~DUPLICATE_q )) # (HexOut[14] & ((!\HexOut[12]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[14]),
	.datab(!HexOut[15]),
	.datac(gnd),
	.datad(!\HexOut[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h5522552288448844;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HexOut[12] & ( (HexOut[13] & (HexOut[14] & !HexOut[15])) ) ) # ( !HexOut[12] & ( (!HexOut[15]) # ((HexOut[13] & !HexOut[14])) ) )

	.dataa(!HexOut[13]),
	.datab(!HexOut[14]),
	.datac(!HexOut[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'hF4F4F4F410101010;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HexOut[12] & ( (!HexOut[13] & (!HexOut[14] & !HexOut[15])) ) ) # ( !HexOut[12] & ( !HexOut[15] $ (((HexOut[13] & HexOut[14]))) ) )

	.dataa(!HexOut[13]),
	.datab(gnd),
	.datac(!HexOut[14]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'hFA05FA05A000A000;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HexOut[12] & ( (!HexOut[13]) # (!HexOut[14] $ (!HexOut[15])) ) ) # ( !HexOut[12] & ( (!HexOut[13] $ (HexOut[14])) # (HexOut[15]) ) )

	.dataa(!HexOut[13]),
	.datab(!HexOut[14]),
	.datac(gnd),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'h99FF99FFBBEEBBEE;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HexOut[17] & ( (!HexOut[16] & (HexOut[18] & !HexOut[19])) # (HexOut[16] & (!HexOut[18] $ (HexOut[19]))) ) ) # ( !HexOut[17] & ( (HexOut[16] & (!HexOut[18] & HexOut[19])) ) )

	.dataa(!HexOut[16]),
	.datab(gnd),
	.datac(!HexOut[18]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h005000505A055A05;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HexOut[19] & ( (!HexOut[16] & (HexOut[18])) # (HexOut[16] & ((!HexOut[17]))) ) ) # ( !HexOut[19] & ( (HexOut[18] & (!HexOut[17] $ (HexOut[16]))) ) )

	.dataa(!HexOut[18]),
	.datab(gnd),
	.datac(!HexOut[17]),
	.datad(!HexOut[16]),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h5005500555F055F0;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HexOut[19] & ( (HexOut[18] & ((!HexOut[16]) # (!HexOut[17]))) ) ) # ( !HexOut[19] & ( (!HexOut[16] & (!HexOut[17] & !HexOut[18])) ) )

	.dataa(!HexOut[16]),
	.datab(gnd),
	.datac(!HexOut[17]),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'hA000A00000FA00FA;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HexOut[17] & ( (!HexOut[19] & (!HexOut[16] $ (!HexOut[18]))) ) ) # ( !HexOut[17] & ( (!HexOut[16] & (HexOut[19] & !HexOut[18])) # (HexOut[16] & ((HexOut[18]))) ) )

	.dataa(!HexOut[16]),
	.datab(!HexOut[19]),
	.datac(!HexOut[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h2525252548484848;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HexOut[17] & ( (!HexOut[18] & (HexOut[16])) # (HexOut[18] & ((!HexOut[19]))) ) ) # ( !HexOut[17] & ( (HexOut[16] & !HexOut[19]) ) )

	.dataa(!HexOut[16]),
	.datab(!HexOut[19]),
	.datac(!HexOut[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h444444445C5C5C5C;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HexOut[19] & ( (HexOut[16] & (HexOut[17] & HexOut[18])) ) ) # ( !HexOut[19] & ( (!HexOut[16] & (!HexOut[17] & !HexOut[18])) # (HexOut[16] & ((!HexOut[17]) # (!HexOut[18]))) ) )

	.dataa(!HexOut[16]),
	.datab(!HexOut[17]),
	.datac(gnd),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'hDD44DD4400110011;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HexOut[17] & ( (!HexOut[19] & ((HexOut[18]))) # (HexOut[19] & ((!HexOut[18]) # (HexOut[16]))) ) ) # ( !HexOut[17] & ( (!HexOut[16]) # ((!HexOut[18]) # (HexOut[19])) ) )

	.dataa(!HexOut[16]),
	.datab(!HexOut[19]),
	.datac(gnd),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFFBBFFBB33DD33DD;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HexOut[23] & ( (!HexOut[20] & (!HexOut[22] $ (!HexOut[21]))) ) ) # ( !HexOut[23] & ( (!HexOut[21] & (!HexOut[22] $ (HexOut[20]))) ) )

	.dataa(!HexOut[22]),
	.datab(!HexOut[20]),
	.datac(!HexOut[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h9090909048484848;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HexOut[20] & ( (HexOut[22] & ((HexOut[23]) # (HexOut[21]))) ) ) # ( !HexOut[20] & ( (!HexOut[21] & (HexOut[22] & !HexOut[23])) # (HexOut[21] & ((HexOut[23]))) ) )

	.dataa(!HexOut[22]),
	.datab(!HexOut[21]),
	.datac(!HexOut[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h4343434315151515;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HexOut[21] & ( (!HexOut[22] & (HexOut[20] & !HexOut[23])) # (HexOut[22] & ((HexOut[23]))) ) ) # ( !HexOut[21] & ( (HexOut[22] & (HexOut[20] & HexOut[23])) ) )

	.dataa(!HexOut[22]),
	.datab(!HexOut[20]),
	.datac(!HexOut[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h0101010125252525;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HexOut[22] & ( (!HexOut[20] & ((HexOut[21]))) # (HexOut[20] & (!HexOut[23] & !HexOut[21])) ) ) # ( !HexOut[22] & ( (!HexOut[23] & (!HexOut[20] & !HexOut[21])) # (HexOut[23] & (HexOut[20] & HexOut[21])) ) )

	.dataa(!HexOut[23]),
	.datab(!HexOut[20]),
	.datac(!HexOut[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h818181812C2C2C2C;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HexOut[20] & ( (!HexOut[21] & (!HexOut[23] & HexOut[22])) ) ) # ( !HexOut[20] & ( (!HexOut[23]) # ((!HexOut[21] & !HexOut[22])) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[23]),
	.datad(!HexOut[22]),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'hFCF0FCF000C000C0;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HexOut[20] & ( (!HexOut[22] & (HexOut[21] & !HexOut[23])) ) ) # ( !HexOut[20] & ( !HexOut[23] $ (((HexOut[22] & !HexOut[21]))) ) )

	.dataa(!HexOut[22]),
	.datab(!HexOut[21]),
	.datac(gnd),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'hBB44BB4422002200;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HexOut[22] & ( (!HexOut[20] & ((!HexOut[21]) # (HexOut[23]))) # (HexOut[20] & ((!HexOut[23]) # (HexOut[21]))) ) ) # ( !HexOut[22] & ( (HexOut[21]) # (HexOut[23]) ) )

	.dataa(gnd),
	.datab(!HexOut[20]),
	.datac(!HexOut[23]),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h0FFF0FFFFC3FFC3F;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
