P. Civera , L. Macchiarulo , M. Rebaudengo , M. Sonza Reorda , M. Violante, An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits, Journal of Electronic Testing: Theory and Applications, v.18 n.3, p.261-271, June 2002
Ren√© Hexel, FITS: a fault injection architecture for time-triggered systems, Proceedings of the 26th Australasian computer science conference, p.333-338, February 01, 2003, Adelaide, Australia
B. Parrotta , M. Rebaudengo , M. Sonza Reorda , M. Violante, New Techniques for Accelerating Fault Injection in VHDL Descriptions, Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW), p.61, July 03-05, 2000
B. Parrotta , Maurizio Rebaudengo , Matteo Sonza Reorda , Massimo Violante, Speeding-Up Fault Injection Campaigns in VHDL Models, Proceedings of the 19th International Conference on Computer Safety, Reliability and Security, p.27-36, October 24-27, 2000
Alexander Gordeyev , Vyacheslav Kharchenko , Anton Andrashov , Boris Konorev , Vladimir Sklyar , Artem Boyarchuk, Case-based software reliability assessmentby fault injection unified procedures, Proceedings of the 2008 international workshop on Software Engineering in east and south europe, May 13-13, 2008, Leipzig, Germany
