FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Biswas, D
   Barai, S
AF Biswas, Debajyoti
   Barai, Suvankar
TI Cost-Effective Indoor Surveillance System With Multihop Router Network
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Sensors; Wireless sensor networks; Wireless communication; Spread
   spectrum communication; Routing protocols; Relays; Surveillance;
   Customers' privacy; hotel indoor surveillance system; sensing capable
   multi-hop router network
AB In this letter, a cost-effective sensing-capable multihop router network architecture has been designed for the hotel indoor surveillance system with the help of wemos D1 R2, Arduino Mega, relays, and sensors (WARS). To make each router, there are mainly three components, i.e., one access point (AP), one station (STA), and one controller. These components have different working functionalities. Though we have focused on hotel surveillance systems but the network will be useful for broad application purposes, including home, hospital, restaurant, agriculture, etc., according to the requirement of sensors. To regulate the information of the sensor, a smartphone application (APP) has been designed. With this architecture, the proposed multihop network can increase the regularity performance of the hotel without violating customers' privacy.
C1 [Biswas, Debajyoti; Barai, Suvankar] Jadavpur Univ, Dept Math, Kolkata 700032, India.
C3 Jadavpur University
RP Biswas, D (corresponding author), Jadavpur Univ, Dept Math, Kolkata 700032, India.
EM debajyotibiswas0@gmail.com
FU Council of Scientific and Industrial Research (CSIR)
FX Debajyoti Biswas would like to acknowledge the Council of Scientific and
   Industrial Research (CSIR) for providing the necessary support to carry
   out this work. The authors wouldlike to thank Prof. Buddhadeb Sau for
   his insight into this letter and contribution to the algorithmic
   statement section.
CR Barai S, 2017, IEEE C ANTENNA MEAS, P170, DOI 10.1109/CAMA.2017.8273392
   Biswas S., 2021, P INT C INN TRENDS I, P1
   Chang HC, 2021, IEEE SENS J, V21, P17335, DOI 10.1109/JSEN.2021.3081831
   Ju H, 2014, IEEE T WIREL COMMUN, V13, P418, DOI 10.1109/TWC.2013.112513.130760
   Kwon M, 2020, IEEE SENS J, V20, P2782, DOI 10.1109/JSEN.2019.2949997
   Lin DY, 2021, IEEE EMBED SYST LETT, V13, P126, DOI 10.1109/LES.2020.3022848
   Mhalla A, 2019, IEEE T INTELL TRANSP, V20, P4006, DOI 10.1109/TITS.2018.2876614
   Nakajima Kazuhide, 2017, IEEE Communications Standards Magazine, V1, P38, DOI 10.1109/MCOMSTD.2017.1700017
   Wang HM, 2020, IEEE T COMMUN, V68, P389, DOI 10.1109/TCOMM.2019.2950940
   Zhou ZM, 2020, REAL TIM SYST SYMP P, P166, DOI 10.1109/RTSS49844.2020.00025
NR 10
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 218
EP 221
DI 10.1109/LES.2023.3337432
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600018
DA 2024-08-05
ER

PT J
AU Santana, ALR
   Morsch, E
   de Souza, FD
   Seman, LO
AF Rodrigues Santana, Andre L.
   Morsch Filho, Edemar
   de Souza, Francisco das Chagas
   Seman, Laio O.
TI Power Simulation of a CubeSat: Influence of Orbit, Attitude, and Thermal
   Control
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Cubesat; photovoltaic cell; power generation; simulation; solar panel
AB CubeSats must endure the extreme temperature and radiation changes that are a result of the environment in orbit. The power system of CubeSats, which produces the electrical energy required to carry out the activities, is a crucial component. The photovoltaic effect, a phenomenon whose maximum power point decreases as temperature rises while the peak rises with solar radiation intensity rises, is used by the majority of satellites, including CubeSats, to convert solar radiation into electrical energy. High temperatures should be avoided since they decrease the effectiveness of this photovoltaic phenomenon, whereas high solar radiation levels are required to produce more energy. This study evaluates a simulation of a CubeSat 1U with solar panels mounted on all of its faces to examine the impact of orbit, attitude, and temperature management on power generation. The outcomes show that higher performance may be obtained by carefully choosing these factors.
C1 [Rodrigues Santana, Andre L.; de Souza, Francisco das Chagas] Univ Fed Maranhao, Grad Program Aerosp Engn, BR-65080805 Sao Luis, Brazil.
   [Morsch Filho, Edemar] Sao Paulo State Univ, Dept Aeronaut Engn, BR-13876750 Sao Paulo, Brazil.
   [Seman, Laio O.] Univ Vale Itajai, Grad Program Appl Comp Sci, BR-88302901 Itajai, Brazil.
C3 Universidade Federal do Maranhao; Universidade Estadual Paulista;
   Universidade do Vale do Itajai
RP Morsch, E (corresponding author), Sao Paulo State Univ, Dept Aeronaut Engn, BR-13876750 Sao Paulo, Brazil.
EM ndre.lrs@discente.ufma.br; edemar.filho@unesp.br;
   francisco.souza@ufma.br; laio@univali.br
RI Morsch Filho, Edemar/AAM-1455-2021
OI Morsch Filho, Edemar/0000-0003-2774-9866; Souza,
   Francisco/0000-0003-4331-0052
CR Cappelletti C., 2021, Cubesat Handbook, P53
   Dubey S, 2013, ENERGY SUSTAIN DEV, V17, P1, DOI 10.1016/j.esd.2012.09.001
   Gilmore D.G., 2002, Spacecraft thermal control handbook: Fundamental technologies
   Slongo LK, 2020, INT J CIRC THEOR APP, V48, P2153, DOI 10.1002/cta.2872
   Lelekov A, 2021, IEEE AERO EL SYS MAG, V36, P6, DOI 10.1109/MAES.2021.3089233
   Ma T, 2015, RENEW SUST ENERG REV, V43, P1273, DOI 10.1016/j.rser.2014.12.003
   Marcelino GM, 2021, ACTA ASTRONAUT, V188, P64, DOI 10.1016/j.actaastro.2021.07.001
   Martinez SV, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11041554
   Morsch E, 2020, ENERGIES, V13, DOI 10.3390/en13246691
   Oh HU, 2015, IEEE T AERO ELEC SYS, V51, P1942, DOI 10.1109/TAES.2015.140208
   Peterson G.P., 1994, INTRO HEAT PIPES MOD
   Rojas JJ, 2020, AEROSPACE-BASEL, V7, DOI 10.3390/aerospace7070094
   Sanchez-Sanjuan S, 2016, J AEROSP TECHNOL MAN, V8, P91, DOI 10.5028/jatm.v8i1.531
   Shongwe S., 2015, Environ. Syst. Res, V4, P24, DOI DOI 10.1186/S40068-015-0047-9
   Slongo LK, 2018, ACTA ASTRONAUT, V147, P141, DOI 10.1016/j.actaastro.2018.03.052
   van Gerner H., 2021, P IOP C SER MAT SCI
NR 16
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 57
EP 60
DI 10.1109/LES.2023.3250101
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800017
DA 2024-08-05
ER

PT J
AU Luo, F
   Wang, ZT
   Guo, Y
   Wu, MZ
   Feng, WQ
   Sun, ZP
AF Luo, Feng
   Wang, Zitong
   Guo, Yi
   Wu, Mingzhi
   Feng, Wanqiang
   Sun, Zhipeng
TI Research on Cyclic Queuing and Forwarding With Preemption in
   Time-Sensitive Networking
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Timing; Automotive engineering; Schedules; Logic gates; Interference;
   Time factors; Task analysis; Cyclic queuing and forwarding (CQF); frame
   preemption; schedulability analysis; time-sensitive networking (TSN)
AB Time-sensitive networking (TSN) standards can provide high bandwidth and low latency for communication. Schedulability analysis under mechanism combinations needs to be studied. Under cyclic queuing and forwarding (CQF) with preemption, this letter analyzes the traffic transmission process and defines the traffic classes. Then, this letter provides a schedulability analysis on streams of all traffic classes. The results can provide the network designers with guidelines in the configuration under CQF with preemption and accelerate the usage of TSN for safety-critical communication scenarios.
C1 [Luo, Feng; Wang, Zitong; Guo, Yi] Tongji Univ, Sch Automot Studies, Shanghai 201804, Peoples R China.
   [Wu, Mingzhi; Feng, Wanqiang; Sun, Zhipeng] Tongji Univ, Nanchang Automot Inst Intelligence & New Energy, Nanchang 330000, Jiangxi, Peoples R China.
C3 Tongji University; Tongji University
RP Wang, ZT (corresponding author), Tongji Univ, Sch Automot Studies, Shanghai 201804, Peoples R China.
EM 1911048@tongji.edu.cn
OI Wang, Zitong/0000-0002-7668-9890
FU Perspective Study Funding of Nanchang Automotive Institute of
   Intelligence and New Energy, Tongji University
FX No Statement Available
CR Ashjaei M, 2022, IEEE EMBED SYST LETT, V14, P39, DOI 10.1109/LES.2021.3103061
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Bowen Wang, 2021, 2021 IEEE 4th International Conference on Computer and Communication Engineering Technology (CCET), P355, DOI 10.1109/CCET52649.2021.9544333
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Leonardi L., 2020, P AEIT INT C EL EL T, P1
   Lo Bello L, 2020, J PARALLEL DISTR COM, V144, P153, DOI 10.1016/j.jpdc.2020.06.001
   Teener M. J., 2013, P IEEE 802 1 PLEN M, P7
   Thiele D, 2016, IEEE INT C EMERG
   Thiele D, 2015, IEEE VEHIC NETW CONF, P251, DOI 10.1109/VNC.2015.7385584
NR 9
TC 0
Z9 0
U1 4
U2 4
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 110
EP 113
DI 10.1109/LES.2023.3292833
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600027
DA 2024-08-05
ER

PT J
AU Bahrami, F
   Shiri, N
   Pesaran, F
AF Bahrami, Forouzan
   Shiri, Nabiollah
   Pesaran, Farshad
TI A New Approximate Sum of Absolute Differences Unit for Bioimages
   Processing
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Image coding; CNTFETs; Logic gates; Transistors; Inverters; Delays;
   Adders; Approximate computing; bioimages processing; carbon nanotube
   field-effect transistor (CNTFET); compressor; full adder (FA); sum of
   absolute differences (SADs)
ID 4-2 COMPRESSORS; DESIGN; POWER
AB An inexact 6-transistor full adder (FA) cell is presented. It is low-power and gives full-swing outputs because of the applied gate diffusion input (GDI) along with the dynamic threshold (DT) techniques. The FA which has three errors is used in a 10-transistor inexact 4:2 compressor based on the stacking circuit idea. The implementation by a 16-nm carbon nanotube field-effect transistor (CNTFET) technology shows a small area of 0.027 and 0.045 mu m(2) for the FA and compressor, respectively. A new approximate sum of absolute differences (SADs) block is presented by the FA and compressor. The average power, power-delay-product (PDP), and peak signal-to-noise ratio (PSNR) of the SAD are 6.80 mW, 33.86 nJ, and 42.98 dB, respectively, which confirm its efficiency for bioimages difference detection.
C1 [Bahrami, Forouzan; Shiri, Nabiollah; Pesaran, Farshad] Islamic Azad Univ, Dept Elect Engn, Shiraz Branch, Shiraz 7198774731, Iran.
C3 Islamic Azad University
RP Shiri, N (corresponding author), Islamic Azad Univ, Dept Elect Engn, Shiraz Branch, Shiraz 7198774731, Iran.
EM na.shiri@iau.ac.ir
OI Shiri, Nabiollah/0000-0003-4683-1814
CR Ahmadinejad M, 2019, AEU-INT J ELECTRON C, V110, DOI 10.1016/j.aeue.2019.152859
   Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   Ha M, 2018, IEEE EMBED SYST LETT, V10, P6, DOI 10.1109/LES.2017.2746084
   Kong TQ, 2021, IEEE T VLSI SYST, V29, P1771, DOI 10.1109/TVLSI.2021.3104145
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Morgenshtein A, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P673
   Rafiee M, 2021, ELECTRON LETT, V57, P650, DOI 10.1049/ell2.12221
   Sabetzadeh F, 2019, IEEE T CIRCUITS-I, V66, P4200, DOI 10.1109/TCSI.2019.2918241
   Sadeghi A, 2023, IEEE EMBED SYST LETT, V15, P33, DOI 10.1109/LES.2022.3192530
   Sadeghi A, 2022, IET CIRC DEVICE SYST, V16, P437, DOI 10.1049/cds2.12117
   Sadeghi A, 2020, CIRC SYST SIGNAL PR, V39, P6247, DOI 10.1007/s00034-020-01459-x
   Silveira B, 2017, IEEE T CIRCUITS-I, V64, P3126, DOI 10.1109/TCSI.2017.2728802
   Strollo AGM, 2020, IEEE T CIRCUITS-I, V67, P3021, DOI 10.1109/TCSI.2020.2988353
   Venkatachalam S, 2017, IEEE T VLSI SYST, V25, P1782, DOI 10.1109/TVLSI.2016.2643639
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
NR 15
TC 2
Z9 2
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 13
EP 16
DI 10.1109/LES.2023.3245020
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800002
DA 2024-08-05
ER

PT J
AU Watari, D
   Marantos, C
   Taniguchi, I
   Catthoor, F
   Siozios, K
   Soudris, D
   Onoye, T
AF Watari, Daichi
   Marantos, Charalampos
   Taniguchi, Ittetsu
   Catthoor, Francky
   Siozios, Kostas
   Soudris, Dimitrios
   Onoye, Takao
TI Online Energy Management Framework for Smart Buildings With
   Low-Complexity Estimators
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE HVAC; Buildings; Thermal loading; Load modeling; Energy management;
   Costs; Batteries; Battery; electrical load estimation; energy management
   system (EMS); heating; ventilation; and air conditioning (HVAC); low
   complexity; thermal comfort
ID HVAC
AB This letter proposes an online energy management framework for smart buildings. Two low-complexity estimators for thermal comfort and electrical load are investigated and integrated into an optimization framework. The proposed framework optimizes operations of a battery system and multiple heating, ventilation, and air conditioning (HVAC) systems to minimize energy consumption and power peak while maximizing occupants' thermal comfort. The effectiveness of the proposed framework is demonstrated using data measured in actual campus buildings in terms of system costs, thermal comfort, and computational complexity. The results show that the proposed framework can reduce electricity costs by 5.7% compared to the baseline.
C1 [Watari, Daichi; Taniguchi, Ittetsu; Onoye, Takao] Osaka Univ, Grad Sch Informat Sci & Technol, Suita 5650871, Japan.
   [Marantos, Charalampos] Natl Tech Univ Athens, Sch ECE, Athens 15780, Greece.
   [Catthoor, Francky] IMEC, B-3001 Leuven, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, Dept Elect Engn ESAT, B-3000 Leuven, Belgium.
   [Siozios, Kostas] Aristotle Univ Thessaloniki, Dept Phys, Thessaloniki, Greece.
C3 Osaka University; National Technical University of Athens;
   Interuniversity Microelectronics Centre; KU Leuven; Aristotle University
   of Thessaloniki
RP Watari, D (corresponding author), Osaka Univ, Grad Sch Informat Sci & Technol, Suita 5650871, Japan.
EM watari.daichi@ist.osaka-u.ac.jp
RI ; Siozios, Kostas/F-9726-2011
OI Soudris, Dimitrios/0000-0002-6930-6847; Siozios,
   Kostas/0000-0002-0285-2202; Taniguchi, Ittetsu/0000-0002-7843-5907
FU JSPS KAKENHI
FX No Statement Available
CR Bianchini G, 2019, APPL ENERG, V240, P327, DOI 10.1016/j.apenergy.2019.01.187
   Carli R, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20030781
   Fanger P. O., 1970, Thermal comfort. Analysis and applications in environmental engineering.
   Kong WC, 2019, IEEE T SMART GRID, V10, P841, DOI 10.1109/TSG.2017.2753802
   Marantos C, 2020, IEEE T CONTR SYST T, V28, P1831, DOI 10.1109/TCST.2019.2922314
   Ostadijafari M., 2019, IEEE POWER ENERGY SO, P1
   Pirbazari AM, 2021, IEEE ACCESS, V9, P36218, DOI 10.1109/ACCESS.2021.3063066
   Vedullapalli DT, 2019, IEEE T IND APPL, V55, P7008, DOI 10.1109/TIA.2019.2938481
   Watari D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P535, DOI 10.23919/DATE51398.2021.9473922
   Watari D, 2021, APPL ENERG, V289, DOI 10.1016/j.apenergy.2021.116671
   Yang SY, 2020, APPL ENERG, V271, DOI 10.1016/j.apenergy.2020.115147
NR 11
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 138
EP 141
DI 10.1109/LES.2023.3275276
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600032
OA hybrid
DA 2024-08-05
ER

PT J
AU Ortega-Cisneros, S
AF Ortega-Cisneros, S.
TI Design and Implementation of an NoC-Based Convolution Architecture With
   GEMM and Systolic Arrays
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Routing; FPGA; GEMM; hardware accelerator; network on chip; systolic
   array (SA)
AB Neural networks have been used for a long time for image detection and recognition applications due to their ability and efficiency in complex problem solving. Several researchers have chosen to design and develop hardware accelerators for the convolution layer due to the large computational expense consumed by this layer. For that reason, a system that performs indirect GEMM convolution is implemented in a FPGA in this letter. Thus, the input data is segmented and distributed into acceleration modules in a parallel and distributed manner using the Network-on-Chip (NoC) paradigm, and a systolic array (SA) is implemented for the matrix multiplication operation as processing blocks within each NoC Node. Synthesis and performance results show that the implementation of this system presents better results compared to the state of the art in areas, such as acceleration factor, consumption of resources, latency, and operational frequency.
C1 [Ortega-Cisneros, S.] CINVESTAV Guadalajara, Dept Elect Design, Zapopan 45017, Mexico.
C3 CINVESTAV - Centro de Investigacion y de Estudios Avanzados del
   Instituto Politecnico Nacional
RP Ortega-Cisneros, S (corresponding author), CINVESTAV Guadalajara, Dept Elect Design, Zapopan 45017, Mexico.
EM susana.ortega@cinvestav.mx
OI Ortega, Susana/0000-0001-6646-1529
CR Abdelouahab K., 2018, Reconfigurable Hardware Acceleration of CNNs onFPGA-Based Smart Cameras
   Chen KC, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352376
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Hu W, 2019, IEEE INT SYMP PARAL, P294, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00051
   KERMANI P, 1979, COMPUT NETWORKS ISDN, V3, P267, DOI 10.1016/0376-5075(79)90032-1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   KUNG SY, 1989, J PARALLEL DISTR COM, V6, P358, DOI 10.1016/0743-7315(89)90065-8
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Pereira TF, 2017, IEEE LAT AM T, V15, P1034, DOI 10.1109/TLA.2017.7932690
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Wachter E. W., 2011, P 6 INT WORKSH REC C, P1
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
NR 12
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 49
EP 52
DI 10.1109/LES.2023.3321019
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800016
DA 2024-08-05
ER

PT J
AU Huai, S
   Kong, H
   Li, SQ
   Luo, XZ
   Subramaniam, R
   Makaya, C
   Lin, Q
   Liu, WC
AF Huai, Shuo
   Kong, Hao
   Li, Shiqing
   Luo, Xiangzhong
   Subramaniam, Ravi
   Makaya, Christian
   Lin, Qian
   Liu, Weichen
TI EvoLP: Self-Evolving Latency Predictor for Model Compression in
   Real-Time Edge Systems
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Predictive models; Training; Hardware; Runtime; Analytical models; Table
   lookup; Data models; Deep learning; neural networks; prediction methods;
   real-time systems
AB Edge devices are increasingly utilized for deploying deep learning applications on embedded systems. The real-time nature of many applications and the limited resources of edge devices necessitate latency-targeted neural network compression. However, measuring latency on real devices is challenging and expensive. Therefore, this letter presents a novel and efficient framework, named EvoLP, to accurately predict the inference latency of models on edge devices. This predictor can evolve to achieve higher latency prediction precision during the network compression process. Experimental results demonstrate that EvoLP outperforms previous state-of-the-art approaches by being evaluated on three edge devices and four model variants. Moreover, when incorporated into a model compression framework, it effectively guides the compression process for higher model accuracy while satisfying strict latency constraints. We open-source EvoLP at https://github.com/ntuliuteam/EvoLP.
C1 [Huai, Shuo; Kong, Hao] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Huai, Shuo; Kong, Hao; Li, Shiqing; Luo, Xiangzhong; Liu, Weichen] Nanyang Technol Univ, HP NTU Digital Mfg Corp Lab, Singapore, Singapore.
   [Subramaniam, Ravi] Innovat & Experiences Business Personal Syst HP In, Palo Alto, CA 94304 USA.
   [Makaya, Christian; Lin, Qian] HP Inc, HP Appl AI, Palo Alto, CA 94304 USA.
C3 Nanyang Technological University; Nanyang Technological University
RP Liu, WC (corresponding author), Nanyang Technol Univ, HP NTU Digital Mfg Corp Lab, Singapore, Singapore.
EM liu@ntu.edu.sg
RI Luo, Xiangzhong/U-8525-2019
OI Luo, Xiangzhong/0000-0002-9546-0960; HUAI, SHUO/0000-0002-4744-304X
FU RIE2020 Industry Alignment Fund-Industry Collaboration Projects
   (IAF-ICP) Funding Initiative
FX No Statement Available
CR Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Gholami A, 2018, IEEE COMPUT SOC CONF, P1719, DOI 10.1109/CVPRW.2018.00215
   Huai S, 2023, FUTURE GENER COMP SY, V142, P314, DOI 10.1016/j.future.2022.12.021
   Jinyang Li, 2021, MILCOM 2021 - 2021 IEEE Military Communications Conference (MILCOM), P904, DOI 10.1109/MILCOM52596.2021.9652907
   Kong H, 2022, IEEE DES TEST, V39, P8, DOI 10.1109/MDAT.2021.3095215
   Li Guihong, 2021, ACM Transactions on Embedded Computing Systems (TECS), V20, P1
   Li Zhang Lyna, 2021, MobiSys '21: Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, P81, DOI 10.1145/3458864.3467882
   Luo XZ, 2023, IEEE T COMPUT, V72, P1081, DOI 10.1109/TC.2022.3188175
   Paszke A, 2019, ADV NEUR IN, V32
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Riedmiller M., 2014, MACHINE LEARNING LAB, P7
   Yang TJ, 2018, LECT NOTES COMPUT SC, V11214, P289, DOI 10.1007/978-3-030-01249-6_18
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 174
EP 177
DI 10.1109/LES.2023.3321599
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600010
OA Green Accepted
DA 2024-08-05
ER

PT J
AU Luo, AW
   Bhattacharya, S
   Miura-Mattausch, M
   Zhou, YC
   Mattausch, HJ
AF Luo, Aiwen
   Bhattacharya, Sandip
   Miura-Mattausch, Mitiko
   Zhou, Yicong
   Mattausch, Hans J.
TI Real-Time Surface Identification System for Variable Walking Speeds of
   Biped Robots
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Legged locomotion; Robots; Robot sensing systems; Support vector
   machines; Feature extraction; Voltage; Sensors; Biped robot; force
   sensor; real-time support vector machine (SVM); surface identification;
   variable walking speed
ID TERRAIN CLASSIFICATION
AB Identifying the underlying surface at varying speeds during robotic locomotion is important for safe and efficient robot navigation. This work aims to enhance the perceptual abilities of biped robots by enabling the force sensor affixed beneath each foot to recognize multiple indoor surfaces while navigating at varying speeds. An accurate yet cost-efficient surface-identification system for the robot is proposed by combining a real-time multiobject support vector machine (SVM) with an efficient time-domain feature. In this context, four promising hand-crafted time-domain features are investigated, among which the root mean square (RMS) feature is proven to outperform the other three features. A mean average precision (mAP) of 95.99% and 98.16% in tenfold SVM cross-validation can be achieved by applying RMS at two different walking speeds, respectively. The high classification accuracy is achieved with high computing efficiency and thus enables system deployment on low-cost platforms, such as Arduino or Jetson Nano, which makes our approach suitable for a wide range of applications across varying walking speeds.
C1 [Luo, Aiwen] Jinan Univ, Dept Elect Engn, Guangzhou 510632, Peoples R China.
   [Luo, Aiwen; Bhattacharya, Sandip; Miura-Mattausch, Mitiko; Mattausch, Hans J.] Hiroshima Univ, HiSIM Res Ctr, Higashihiroshima 7398530, Japan.
   [Bhattacharya, Sandip] SR Univ, Dept Elect & Commun Engn, Warangal 506371, India.
   [Zhou, Yicong] Univ Macau, Dept Comp & Informat Sci, Macau, Peoples R China.
C3 Jinan University; Hiroshima University; University of Macau
RP Luo, AW (corresponding author), Jinan Univ, Dept Elect Engn, Guangzhou 510632, Peoples R China.
EM faith.awluo@gmail.com; 1983.sandip@gmail.com; yicongzhou@um.edu.mo;
   hjm@hiroshima-u.ac.jp
RI Zhou, Yicong/A-8017-2009
OI Zhou, Yicong/0000-0002-4487-6384; Bhattacharya,
   Sandip/0000-0002-3968-2681
FU TAOYAKA Program for Creating a Flexible, Enduring, Peaceful Society at
   Hiroshima University
FX No Statement Available
CR Ahmadi A, 2021, IEEE ROBOT AUTOM LET, V6, P1848, DOI 10.1109/LRA.2021.3060437
   [Anonymous], KHR-3HV Robot
   [Anonymous], Specification of Membrane Force Sensors Provided by Alpha
   Awad Z, 2020, IEEE ANN INT CONF CY, P61, DOI 10.1109/CYBER50695.2020.9279169
   Bhattacharya S, 2019, IEEE ACCESS, V7, P146443, DOI 10.1109/ACCESS.2019.2945983
   Guo XF, 2020, 2020 3RD IEEE INTERNATIONAL CONFERENCE ON SOFT ROBOTICS (ROBOSOFT), P550, DOI [10.1109/RoboSoft48309.2020.9115990, 10.1109/robosoft48309.2020.9115990]
   Kurobe A, 2021, IEEE ACCESS, V9, P29970, DOI 10.1109/ACCESS.2021.3059620
   Luo AW, 2021, IEEE SENS J, V21, P10061, DOI 10.1109/JSEN.2021.3059099
   Lv WJ, 2020, IEEE T CIRCUITS-II, V67, P3567, DOI 10.1109/TCSII.2020.2990661
   Matsumura R, 2015, ADV ROBOTICS, V29, P469, DOI 10.1080/01691864.2014.996601
   Milella A, 2015, J FIELD ROBOT, V32, P20, DOI 10.1002/rob.21512
   Otsu K, 2016, IEEE ROBOT AUTOM LET, V1, P814, DOI 10.1109/LRA.2016.2525040
   Phinyomark A., 2009, Journal of Computing, V1, P71, DOI DOI 10.3109/03091902.2016.1153739
   Ryu S, 2021, IEEE EMBED SYST LETT, V13, P49, DOI 10.1109/LES.2020.2996758
   Wu XA, 2020, IEEE T ROBOT, V36, P15, DOI 10.1109/TRO.2019.2935336
   Zurn J, 2021, IEEE T ROBOT, V37, P466, DOI 10.1109/TRO.2020.3031214
NR 16
TC 0
Z9 0
U1 3
U2 3
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 130
EP 133
DI 10.1109/LES.2023.3299114
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600040
DA 2024-08-05
ER

PT J
AU Mushtaq, B
   Rehman, MA
   Khalid, S
   Alhaisoni, M
AF Mushtaq, Bilal
   Rehman, Muhammad Abdul
   Khalid, Sohail
   Alhaisoni, Majed
TI Design of Tri-Band Bandpass Filter Using Modified X-Shaped Structure for
   IoT-Based Wireless Applications
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Band-pass filters; Resonator filters; Passband; Impedance; Resonant
   frequency; Bandwidth; Filtering theory; Bandpass filters; FCC;
   microstrip; microwave filters; step impedance resonator; wireless
   communication
ID DUAL-BAND; COMPACT
AB This letter introduces a straightforward method for designing a tri-band bandpass filter using a loaded symmetrical dual-step impedance resonator (D-SIR) structure, augmented by multiple open and short circuit stubs. The resulting filter operates at 2.2, 7.9, and 14.1 GHz, showcasing high-band selectivity. Experimental measurements confirm six transmission zeros and six transmission poles across the passbands, yielding fractional bandwidth (FBW) of 42.6%, 63.8%, and 27.9%. Particularly noteworthy is the broader upper stopband rejection, enhancing the filter's overall performance. The design achieves impressive performance metrics, with minimal insertion loss (IL) of 0.71, 0.87, and 0.76 dB, accompanied by substantial return loss (RL) of 23, 18, and 13.8 dB across the three passbands. Furthermore, the fabricated design have a compact size of ( 0.20 x 0.15 )lambda(g) on a Rogers Duroid RT/5880 substrate. Remarkable agreement between measured and simulated results underscores its viability for Internet of Things-based communication systems.
C1 [Mushtaq, Bilal; Rehman, Muhammad Abdul; Khalid, Sohail] Riphah Int Univ, Dept Elect Engn, Islamabad 46000, Pakistan.
   [Alhaisoni, Majed] Princess Nourah bint Abdulrahman Univ, Coll Comp & Informat Sci, Dept Informat Syst, Riyadh 11671, Saudi Arabia.
C3 Princess Nourah bint Abdulrahman University
RP Rehman, MA (corresponding author), Riphah Int Univ, Dept Elect Engn, Islamabad 46000, Pakistan.
EM mabdul.rehman@riphah.edu.pk
RI Mushtaq, Bilal/KOC-3427-2024; Abdul Rehman, Muhammad/JGD-4047-2023
OI Mushtaq, Bilal/0000-0003-4947-5018; Abdul Rehman,
   Muhammad/0000-0003-3540-0998; Abdul Rehman,
   Muhammad/0000-0003-1219-8432; Khalid, Sohail/0000-0003-3907-0236
CR Abdul Rehman M, 2022, PLOS ONE, V17, DOI 10.1371/journal.pone.0273514
   AbdulRehman M, 2018, ELECTRON LETT, V54, P1126, DOI 10.1049/el.2018.5240
   Alam J, 2018, J PHYS D APPL PHYS, V51, DOI 10.1088/1361-6463/aac569
   Cameron R.-J., 2007, Microwave Filters: Fundamentals, Designs, and Applications, VIst
   Chappell WJ, 2014, P IEEE, V102, P307, DOI 10.1109/JPROC.2014.2298491
   Chen CF, 2019, IET MICROW ANTENNA P, V13, P252, DOI 10.1049/iet-map.2018.5724
   Choudhary DK, 2018, AEU-INT J ELECTRON C, V89, P110, DOI 10.1016/j.aeue.2018.03.032
   Feng YN, 2014, ELECTRON LETT, V50, P1456, DOI 10.1049/el.2014.2352
   Gómez-García R, 2018, IEEE T CIRCUITS-II, V65, P271, DOI 10.1109/TCSII.2017.2688336
   Hong J.-S., 2011, Microstrip Filters for RF/Microwave Applications, V2
   Hunter I. C., 2001, THEORY DESIGN MICROW
   Jiang Y.-C., 2019, P INT C ENG SCI IND, P1
   Li D., 2019, P IEEE MTT S INT WIR, P1
   Liu H, 2019, ELECTROMAGNETICS, V39, P137, DOI 10.1080/02726343.2017.1279108
   Liu L, 2020, MICROW OPT TECHN LET, V62, P630, DOI 10.1002/mop.32070
   Mushtaq B., 2023, P 4 INT C COMP MATH, P1
   Mushtaq B, 2023, INT J MICROW WIREL T, V15, P375, DOI 10.1017/S1759078722001416
   Mushtaq B, 2022, IEEE ACCESS, V10, P109919, DOI 10.1109/ACCESS.2022.3214313
   Princy SS, 2019, PRAMANA-J PHYS, V92, DOI 10.1007/s12043-019-1757-8
   Ren BP, 2018, IEICE ELECTRON EXPR, V15, DOI 10.1587/elex.15.20180670
   Wang L, 2012, ELECTRON LETT, V48, P378, DOI 10.1049/el.2012.0118
   Weng MH, 2020, J ELECTROMAGNET WAVE, V34, P103, DOI 10.1080/09205071.2019.1689181
   Wu HW, 2016, IEEE MICROW WIREL CO, V26, P186, DOI 10.1109/LMWC.2016.2526023
   Yang S., 2015, Prog. Electromagn. Res. C, V58, P117, DOI [10.2528/PIERC15051802, DOI 10.2528/PIERC15051802]
   Zhou K, 2017, IEEE T MICROW THEORY, V65, P1511, DOI 10.1109/TMTT.2016.2645156
NR 25
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 194
EP 197
DI 10.1109/LES.2023.3325898
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600011
DA 2024-08-05
ER

PT J
AU Oleiwi, BK
   Sabry, AH
AF Oleiwi, Bashra Kadhim
   Sabry, Ahmad H.
TI Controlling a House's Air-Conditioning Using Nonlinear Model Predictive
   Control
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Temperature measurement; Atmospheric modeling; Costs; Predictive models;
   Training; Modeling; Heating systems; Air conditioner; model predictive
   control (MPC); neural state-space prediction; nonlinear
AB As per literature, there is a potential for energy savings of (5% to 20%) using building embedded control systems. This letter aims to control a house air-conditioning system using model predictive control (MPC) with a neural state space prediction (NSSP) Model to maintain interior temperature set-point and reduce energy consumption. Here, we present a high-fidelity model that is validated by an experimental prototype of a house air-conditioning system that is controlled using a nonlinear MPC. The house air-conditioning system models the air-conditioner and the thermal dynamics of the house. The outdoor temperature is modeled by simulated signals and real measurements. The controller problem is to maintain a house temperature within 20 degrees C to 22 degrees C and to minimize energy costs. Compared with the generic nonlinear MPC controller, multistage nonlinear MPC provides a more flexible and efficient way to implement MPC with staged costs and constraints.
C1 [Oleiwi, Bashra Kadhim] Univ Technol Iraq, Control & Syst Engn Dept, Baghdad 19006, Iraq.
   [Sabry, Ahmad H.] Al Nahrain Univ, Dept Comp Engn, Baghdad 10072, Iraq.
   [Sabry, Ahmad H.] Shatt Al Arab Univ Coll, Dept Med Equipment Technol Engn, Basra 61014, Iraq.
C3 University of Technology- Iraq; Al-Nahrain University
RP Sabry, AH (corresponding author), Al Nahrain Univ, Dept Comp Engn, Baghdad 10072, Iraq.
EM bushra.k.oleiwi@uotechnology.edu.iq; ahs4771384@gmail.com
RI Sabry, Ahmad H./ACN-4519-2022
OI Sabry, Ahmad H./0000-0002-2736-5582
CR Camacho E. F., 2007, Lecture Notes in Controland Information Sciences), DOI [10.1007/978-3-540-72699-91, DOI 10.1007/978-3-540-72699-91]
   Dong B, 2014, BUILD SIMUL-CHINA, V7, P89, DOI 10.1007/s12273-013-0142-7
   Ghezelbash R, 2019, EARTH SCI INFORM, V12, P277, DOI 10.1007/s12145-018-00377-6
   Jain A., 2020, Ph.D. dissertation
   Kathirgamanathan A, 2021, RENEW SUST ENERG REV, V135, DOI 10.1016/j.rser.2020.110120
   Liu JL, 2022, KNOWL-BASED SYST, V237, DOI 10.1016/j.knosys.2021.107704
   Liu X, 2023, IEEE T IND ELECTRON, V70, P7591, DOI 10.1109/TIE.2022.3208594
   Sun C, 2023, PROCESSES, V11, DOI 10.3390/pr11010214
   Velarde P, 2023, RENEW ENERG, V206, P1228, DOI 10.1016/j.renene.2023.02.114
   Wang QC, 2020, IFAC PAPERSONLINE, V53, P13345, DOI 10.1016/j.ifacol.2020.12.169
NR 10
TC 1
Z9 1
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 239
EP 242
DI 10.1109/LES.2023.3348705
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600014
DA 2024-08-05
ER

PT J
AU Lopresti, RE
   Moreira, JC
AF Lopresti, Raul Eduardo
   Moreira, Jorge Castineira
TI Hardware-Level Secure Coding
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Encryption; LSFR; security; turbo codes (TCs)
AB In this letter, a combined encryption and error-control coding scheme based on turbo codes (TCs) is proposed to enhance the security of the transmission. It relies on convolutional encoders that operate over Galois fields GF and include variable encryption polynomials, whose coefficients are randomly selected every L steps from a set of optimal polynomials. This type of encoder has been studied in previous papers, where a certain correspondence between the randomness of the encoded sequence and the performance of the TC was conjectured. In this work, a scheme with a varying length L is proposed to increase the output randomness and, therefore, the security of the sequence to be transmitted. That is to say, the number of steps L , over which one of the polynomials is iterated, is a random variable. The randomness of the output and the security of the TC are quantified using differential block entropy, showing that it is possible to improve the security of the transmitted data without compromising the corresponding bit error rate (BER).
C1 [Lopresti, Raul Eduardo; Moreira, Jorge Castineira] Univ Nacl Mar Del Plata, Fac Ingn, Inst Invest Cient & Tecnol Elect, B7600, Mar Del Plata, Argentina.
   [Lopresti, Raul Eduardo; Moreira, Jorge Castineira] Consejo Nacl Invest Cient & Tecn, B7600, Mar Del Plata, Argentina.
C3 National University of Mar del Plata; Consejo Nacional de
   Investigaciones Cientificas y Tecnicas (CONICET)
RP Lopresti, RE (corresponding author), Univ Nacl Mar Del Plata, Fac Ingn, Inst Invest Cient & Tecnol Elect, B7600, Mar Del Plata, Argentina.
EM raul.lopresti@fi.mdp.edu.ar; casti@fi.mdp.edu.ar
FU CONICET, Argentina
FX No Statement Available
CR Antonelli M, 2017, COMMUN NONLINEAR SCI, V43, P139, DOI 10.1016/j.cnsns.2016.05.002
   BERROU C, 1993, IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS 93 : TECHNICAL PROGRAM, CONFERENCE RECORD, VOLS 1-3, P1064, DOI 10.1109/ICC.1993.397441
   Moreira JC, 2006, IEE P-COMMUN, V153, P966, DOI 10.1049/ip-com:20050547
   Coppolillo M., 2009, RPIC 13, P644
   De Micco L, 2008, Arxiv, DOI arXiv:0812.2250
   De Micco L, 2021, ENTROPY-SWITZ, V23, DOI 10.3390/e23060671
   De Micco L, 2013, IET COMMUN, V7, P783, DOI 10.1049/iet-com.2011.0861
   Feldman C. S., 2008, arxiv.org:0866.4789, P1
   MacKay DJC, 1997, ELECTRON LETT, V33, P457, DOI 10.1049/el:19970362
NR 9
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 41
EP 44
DI 10.1109/LES.2023.3239754
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800014
DA 2024-08-05
ER

PT J
AU Morales, I
   Martínez-Hornak, L
   Solari, A
   Oreggioni, J
AF Morales, Isabel
   Martinez-Hornak, Leonardo
   Solari, Alfredo
   Oreggioni, Julian
TI Respiratory Rate Estimation on Embedded System
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Estimation; Microcontrollers; Signal processing algorithms; Embedded
   systems; Biomedical monitoring; Performance evaluation; Graphical user
   interfaces; Low-power embedded system; photoplethysmography (PPG);
   respiratory rate (RR) estimation; signal processing
AB We present the design, implementation, and results of an algorithm for respiratory rate (RR) estimation using respiratory-induced frequency, intensity, and amplitude variation calculated from the infrared (IR) channel of the SEN-15219 board for photoplethysmography (PPG) acquisition. First, the algorithm was developed in Python (on a PC) using synthetic signals and publicly available respiration and PPG data. We also include a graphical user interface to process data from sensors and display vital signs. Later, we ported the algorithm to an MSP432P401R microcontroller to complete our wearable prototype. Results are promissory and show that RR estimation can be performed on the selected platform with our proposed Fourier Product (FP) method, which results in a Mean Absolute Error of 4.1 using 16-s windows of IR-PPG signals.
C1 [Morales, Isabel; Martinez-Hornak, Leonardo; Solari, Alfredo; Oreggioni, Julian] Inst Ingn Elect, Fac Ingn Udelar, Montevideo 11300, Uruguay.
C3 Universidad de la Republica, Uruguay
RP Morales, I (corresponding author), Inst Ingn Elect, Fac Ingn Udelar, Montevideo 11300, Uruguay.
EM imorales@fing.edu.uy; leonardo.martinez.hornak@fing.edu.uy;
   asolari@fing.edu.uy; juliano@fing.edu.uy
OI Oreggioni, Julian/0000-0003-0164-6877; Morales, Isabel
   Angelica/0000-0003-1797-8542
FU CSIC, Universidad de la Repblica, Uruguay (Udelar)
FX No Statement Available
CR [Anonymous], 2022, ARMJun.
   [Anonymous], 1997, DESIGN PULSE OXIMETE
   Bian DY, 2020, IEEE ENG MED BIO, P5948, DOI 10.1109/EMBC44109.2020.9176231
   Charlton PH, 2016, PHYSIOL MEAS, V37, P610, DOI 10.1088/0967-3334/37/4/610
   Fan JJ, 2022, BIOSENSORS-BASEL, V12, DOI 10.3390/bios12080665
   Fine J, 2021, BIOSENSORS-BASEL, V11, DOI 10.3390/bios11040126
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Iqbal T, 2022, J MED BIOL ENG, V42, P242, DOI 10.1007/s40846-022-00700-z
   Karlen W, 2013, IEEE T BIO-MED ENG, V60, P1946, DOI 10.1109/TBME.2013.2246160
   Karulis, 2021, Pybluez: Python extension module allowing access to system Bluetooth resources
   Martinez-Hornak L., 2022, PROC 12 CONGRESO ARG, P70
   Meszaros G, 2007, xUnit test patterns: Refactoring test code
   Osathitporn P, 2023, Arxiv, DOI arXiv:2208.08672
   Pimentel MAF, 2017, IEEE T BIO-MED ENG, V64, P1914, DOI 10.1109/TBME.2016.2613124
   Ravichandran V, 2019, IEEE ENG MED BIO, P5556, DOI [10.1109/EMBC.2019.8856301, 10.1109/embc.2019.8856301]
   Ruixuan Dai, 2021, IoTDI '21: Proceedings of the International Conference on Internet-of-Things Design and Implementation, P208, DOI 10.1145/3450268.3453531
   Simon D. E., 1999, An Embedded Software Primer, P115
   Uguz D., 2017, PROC 21TH INT STUDEN, V21, P1
NR 18
TC 0
Z9 0
U1 3
U2 3
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 65
EP 68
DI 10.1109/LES.2023.3279362
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800003
DA 2024-08-05
ER

PT J
AU Gufran, D
   Tiku, S
   Pasricha, S
AF Gufran, Danish
   Tiku, Saideep
   Pasricha, Sudeep
TI SANGRIA: Stacked Autoencoder Neural Networks With Gradient Boosting for
   Indoor Localization
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Location awareness; Fingerprint recognition; Wireless fidelity;
   Training; Buildings; Boosting; Databases; Gradient-boosted trees (GBTs);
   indoor localization; neural networks; stacked autoencoders (SAEs); Wi-Fi
   fingerprinting
ID FINGERPRINTS
AB Indoor localization is a critical task in many embedded applications, such as asset tracking, emergency response, and real-time navigation. In this letter, we propose a novel fingerprinting-based framework for indoor localization called SANGRIA that uses stacked autoencoder neural networks with gradient-boosted trees. Our approach is designed to overcome the device heterogeneity challenge that can create uncertainty in wireless signal measurements across embedded devices used for localization. We compare SANGRIA to several state-of-the-art frameworks and demonstrate 42.96% lower average localization error across diverse indoor locales and heterogeneous devices.
C1 [Gufran, Danish; Tiku, Saideep; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80521 USA.
C3 Colorado State University
RP Pasricha, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80521 USA.
EM sudeep@colostate.edu
RI Gufran, Danish/HSI-4106-2023; Pasricha, Sudeep/AAJ-9463-2020
OI Gufran, Danish/0000-0002-1004-3798; Pasricha, Sudeep/0000-0002-0846-0066
FU Directorate for Computer and Information Science and Engineering
FX No Statement Available
CR Abbas M, 2019, INT CONF PERVAS COMP, DOI 10.1109/percom.2019.8767421
   [Anonymous], 2022, Target rolls out Bluetooth beacon technology in stores to power new indoor maps in its app
   EPIC-CSU, 2021, Heterogeneous RSSI indoor navigation
   Goharfar A., 2022, P VTC 2022, P1
   Mittal A, 2018, PR GR LAK SYMP VLSI, P117, DOI 10.1145/3194554.3194594
   Njima W, 2022, IEEE ACCESS, V10, P69896, DOI 10.1109/ACCESS.2022.3187837
   Qureshi UM, 2019, PROC IEEE INT SYMP, P2232, DOI 10.1109/ISIE.2019.8781189
   Rodriguez-Martinez C., 2021, P IPIN 2021, P1
   Salamah A. H., 2016, P IEEE IPIN 2016, P1
   Sen Zhang, 2012, 2012 International Conference on Computational Problem-Solving (ICCP), P96, DOI 10.1109/ICCPS.2012.6383847
   Singh N, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22176629
   Singh N, 2021, IEEE ACCESS, V9, P127150, DOI 10.1109/ACCESS.2021.3111083
   Tiku S, 2022, INT C INDOOR POSIT, DOI 10.1109/IPIN54987.2022.9918120
   Tiku S, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/ICESS.2019.8782496
   Dorogush AV, 2018, Arxiv, DOI [arXiv:1810.11363, DOI 10.48550/ARXIV.1810.11363]
   Wang WG, 2019, IEEE ACCESS, V7, P80519, DOI 10.1109/ACCESS.2019.2922995
NR 16
TC 1
Z9 1
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 142
EP 145
DI 10.1109/LES.2023.3279017
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600012
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Leiva, L
   Constanzo, B
   Vázquez, M
   Toloza, JM
AF Leiva, Lucas
   Constanzo, Bruno
   Vazquez, Martin
   Toloza, Juan Manuel
TI Automatic Fecal Eggs Counting in Ruminants Using Xilinx DPU
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Microscopy; Hardware; Animals; Field programmable gate arrays;
   Monitoring; Laboratories; Cows; Deep learning; deep learning processing
   unit (DPU); fecal egg counting; field-programmable gate array (FPGA)
ID DIAGNOSIS; IDENTIFICATION
AB Parasite control is vital in the cattle industry. Infection control is based on counting parasite eggs on samples obtained from animals, and processed later in laboratories by human technicians using optical microscopes. This traditional monitoring method affects the yield of production, delaying the start of treatment of infected animals. It also implies an additional cost of mobility of the veterinary expert who determines the treatment. Therefore, it is convenient to have a portable device for automatic fecal egg counting. This letter presents an embedded algorithm for this type of analysis, with the ability to implement a portable solution. The implementation is based on deep learning, running on a multiprocessor system-on-chip (MPSoC) using Xilinx DPU. Our proposal has resulted in significantly lower sample processing time compared to other existing solutions, greater flexibility, and a low-power consumption.
C1 [Leiva, Lucas; Vazquez, Martin; Toloza, Juan Manuel] Univ Nacl Ctr Prov Buenos Aires, LabSET INTIA, RA-7000 Tandil, Argentina.
   [Leiva, Lucas; Constanzo, Bruno; Vazquez, Martin] FASTA Univ, Engn Fac, RA-7600 Mar Del Plata, Argentina.
   [Constanzo, Bruno] FASTA Univ, InFo Lab, RA-7600 Mar Del Plata, Argentina.
   [Toloza, Juan Manuel] Consejo Nacl Invest Cient & Tecn, RA-4828 Caseros 38, Argentina.
C3 Comision Nacional de Energia Atomica (CNEA); Consejo Nacional de
   Investigaciones Cientificas y Tecnicas (CONICET)
RP Leiva, L (corresponding author), Univ Nacl Ctr Prov Buenos Aires, LabSET INTIA, RA-7000 Tandil, Argentina.; Leiva, L (corresponding author), FASTA Univ, Engn Fac, RA-7600 Mar Del Plata, Argentina.
EM lleiva@labset.exa.unicen.edu.ar; bconstanzo@ufasta.edu.ar;
   mvazquez@labset.exa.unicen.edu.ar; jmtoloza@labset.exa.unicen.edu.ar
RI Leiva, Lucas/AGH-5145-2022
OI Leiva, Lucas/0000-0002-4525-419X; Toloza, Juan
   Manuel/0000-0002-7609-9604; Constanzo, Bruno/0000-0002-5753-2409
FU Universidad FASTA
FX No Statement Available
CR Akintayo A, 2018, SCI REP-UK, V8, DOI 10.1038/s41598-018-27272-w
   [Anonymous], 2019, Vitis AI user guide(UG1414)
   [Anonymous], 2021, DPUCZDX8G for Zynq UltraScale+MPSoCs product guide (PG338)
   Avci D, 2009, EXPERT SYST APPL, V36, P43, DOI 10.1016/j.eswa.2007.09.012
   Cain JL, 2020, VET PARASITOL, V284, DOI 10.1016/j.vetpar.2020.109199
   Castañón CAB, 2007, PATTERN RECOGN, V40, P1899, DOI 10.1016/j.patcog.2006.12.006
   Chollet F., 2015, Keras
   Cringoli G, 2021, PARASITOLOGY, V148, P427, DOI 10.1017/S003118202000219X
   Elangovan P, 2021, SN Comput Sci, V2, P380
   Elghryani N, 2020, PARASITOLOGY, V147, P1249, DOI 10.1017/S0031182020001031
   Fiel D., 2011, Diagnostico de las parasitosis masfrecuentes en rumiantes: Tecnicas de diagnostico e interpretacion deresultados, V1st
   Ghazali K. H., 2013, Modern Applied Science, V7, P98
   Inacio SV, 2021, FRONT VET SCI, V8, DOI 10.3389/fvets.2021.715406
   Kaplan RM, 2020, VET CLIN N AM-FOOD A, V36, P17, DOI 10.1016/j.cvfa.2019.12.001
   Li QL, 2020, MED PHYS, V47, P4212, DOI 10.1002/mp.14352
   Li YN, 2019, J BIOPHOTONICS, V12, DOI 10.1002/jbio.201800410
   Rashid M. H., 2018, Parasites Vectors, V11, P1
   ROBERTS FHS, 1950, AUST J AGR RES, V1, P99, DOI 10.1071/AR9500099
   Rombola L., 2022, Elektron, V6, P36
   Saeed MA, 2018, J CLIN MICROBIOL, V56, DOI 10.1128/JCM.01469-17
   Sommer C, 1996, J HELMINTHOL, V70, P143, DOI 10.1017/S0022149X00015303
   Suwannaphong T., 2021, arXiv, DOI 10.48550/arxiv.2107.00968
   Vercruysse J, 2018, PARASITOLOGY, V145, P1655, DOI [10.1017/S003118201700227X, 10.1017/s003118201700227x]
   Yang YS, 2001, IEEE T BIO-MED ENG, V48, P718, DOI 10.1109/10.923789
NR 24
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 61
EP 64
DI 10.1109/LES.2023.3267903
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800020
DA 2024-08-05
ER

PT J
AU Sanca, GA
   Barella, M
   Marlasca, FG
   Alvarez, N
   Levy, P
   Golmar, F
AF Sanca, G. A.
   Barella, M.
   Gomez Marlasca, F.
   Alvarez, N.
   Levy, P.
   Golmar, F.
TI LabOSat-01: A Payload for In-Orbit Device Characterization
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Satellites; Costs; Instruments; Collaboration; Orbits; Payloads;
   Testing; Instrumentation; microelectronics; satellite payloads; small
   satellite
AB LabOSat is an applied research group whose main objective is to increase the technology readiness level of electronic devices and systems for their use in satellite missions. Since 2013 the Group has participated in nine low-Earth orbit missions in collaboration with Satellogic. Its flagship payload, LabOSat-01, is a Source-Measurement-Unit instrument dedicated to the electrical characterization of electronic devices. In this brief communication, results of in-orbit operation of LabOSat-01 are presented. A summary of the Group activities in the period 2013-2022 is also presented. These results represent almost ten years of experience in nine missions hosting different technologies in orbit.
C1 [Sanca, G. A.; Alvarez, N.; Levy, P.; Golmar, F.] Univ Nacl San Martin, Sch Sci & Technol, RA-1650 San Martin, Argentina.
   [Barella, M.] Univ Fribourg, Dept Phys, CH-1700 Fribourg, Switzerland.
   [Gomez Marlasca, F.; Levy, P.] CNEA, Dept Condensed Matter, GIA, GAIANN, Buenos Aires, Argentina.
   [Golmar, F.] Consejo Nacl Invest Cient & Tecn, Buenos Aires, Argentina.
C3 University of Fribourg; Comision Nacional de Energia Atomica (CNEA);
   Consejo Nacional de Investigaciones Cientificas y Tecnicas (CONICET)
RP Sanca, GA (corresponding author), Univ Nacl San Martin, Sch Sci & Technol, RA-1650 San Martin, Argentina.
EM gsanca@unsam.edu.ar
RI Gomez Marlasca, Fernando/M-8546-2018
OI Gomez Marlasca, Fernando/0000-0002-5023-8709; Sanca, Gabriel
   Andres/0000-0002-5571-5631
FU ANPCyT
FX No Statement Available
CR Acha C, 2020, J MATER SCI-MATER EL, V31, P16389, DOI 10.1007/s10854-020-04190-0
   [Anonymous], 2020, Satellogic vertically integrated geospatial analytics
   [Anonymous], 2022, LabOSat: A customized lab on a satellite
   Barella M, 2019, RADIAT PHYS CHEM, V154, P85, DOI 10.1016/j.radphyschem.2018.07.005
   Barella M., 2016, PROC 7 ARGENTINE C E, P1
   Barella M, 2020, NUCL INSTRUM METH A, V979, DOI 10.1016/j.nima.2020.164490
   Ghenzi N, 2018, APPL PHYS LETT, V113, DOI 10.1063/1.5040126
   Guertin S. M., 2015, PROC IEEE RADIAT EFF, P1
   Lanza M, 2022, SCIENCE, V376, P1066, DOI 10.1126/science.abj9979
   Lipovetzky J, 2020, Arxiv, DOI arXiv:2007.00143
   Mangan J, 2021, 8TH IEEE INTERNATIONAL CONFERENCE ON SPACE MISSION CHALLENGES FOR INFORMATION TECHNOLOGY (SMC-IT 2021), P14, DOI 10.1109/SMC-IT51442.2021.00009
   Özgür Ü, 2010, P IEEE, V98, P1255, DOI 10.1109/JPROC.2010.2044550
   Samwel S., 2008, PROC 1 MIDDLE E AFR, P55
   Sanca G., 2020, arXiv
   Sawa A, 2008, MATER TODAY, V11, P28, DOI 10.1016/S1369-7021(08)70119-6
   Schoolcraft J., 2017, MarCO: Interplanetary Mission Development on a CubeSat Scale, P221
   Swartwout M., 2013, 1 100 CUBESATS STAT, P213
   Villela T, 2019, INT J AEROSPACE ENG, V2019, DOI 10.1155/2019/5063145
NR 18
TC 2
Z9 2
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 45
EP 48
DI 10.1109/LES.2023.3249408
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800013
DA 2024-08-05
ER

PT J
AU Ayar, AG
   Sahruri, A
   Aygun, S
   Moghadam, MS
   Najafi, MH
   Margala, M
AF Ayar, Alaaddin Goktug
   Sahruri, Abdullah
   Aygun, Sercan
   Moghadam, Mehran Shoushtari
   Najafi, M. Hassan
   Margala, Martin
TI Detecting Vulnerability in Hardware Description Languages: Opcode
   Language Processing
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Codes; Hardware design languages; Trojan horses; Hardware; C++
   languages; Integrated circuits; Benchmark testing; Convolutional neural
   networks (CNNs); deep learning; hardware description language (HDL);
   hardware security; natural language processing (NLP); opcode
AB Detecting vulnerable code blocks has become a highly popular topic in computer-aided design, especially with the advancement of natural language processing (NLP). Analyzing hardware description languages (HDLs), such as Verilog, involves dealing with lengthy code. This letter introduces an innovative identification of attack-vulnerable hardware by the use of opcode processing. Leveraging the advantage of architecturally defined opcodes and expressing all operations at the beginning of each code line, the word processing problem is efficiently transformed into opcode processing. This research converts a benchmark dataset into an intermediary code stack, subsequently classifying secure and fragile codes using NLP techniques. The results reveal a framework that achieves up to 94% accuracy when employing sophisticated convolutional neural networks (CNNs) architecture with extra embedding layers. Thus, it provides a means for users to quickly verify the vulnerability of their HDL code by inspecting a supervised learning model trained on the predefined vulnerabilities. It also supports the superior efficacy of opcode-based processing in Trojan detection by analyzing the outcomes derived from a model trained using the HDL dataset.
C1 [Ayar, Alaaddin Goktug; Sahruri, Abdullah; Aygun, Sercan; Moghadam, Mehran Shoushtari; Najafi, M. Hassan; Margala, Martin] Univ Louisiana Lafayette, Sch Comp & Informat, Lafayette, LA 70503 USA.
C3 University of Louisiana Lafayette
RP Aygun, S (corresponding author), Univ Louisiana Lafayette, Sch Comp & Informat, Lafayette, LA 70503 USA.
EM alaaddin.ayar1@louisiana.edu; abdullah.sahruri1@louisiana.edu;
   sercan.aygun@louisiana.edu; m.moghadam@louisiana.edu;
   najafi@louisiana.edu; martin.margala@louisiana.edu
RI Aygün, Sercan/K-8684-2016; Shoushtari Moghadam, Mehran/HRC-4773-2023
OI Aygün, Sercan/0000-0002-4615-7914; Shoushtari Moghadam,
   Mehran/0000-0002-1325-1664; Ayar, Alaaddin Goktug/0009-0007-4519-2105;
   Margala, Martin/0000-0002-0034-0369; Najafi,
   M.Hassan/0000-0002-4655-6229
FU National Science Foundation
FX No Statement Available
CR Amir S., 2020, P ICCAD, P1
   Ayar A. G., 2023, early access,Nov. 21, DOI [10.1109/LES.2023.3334728, DOI 10.1109/LES.2023.3334728]
   Cruz J, 2023, IEEE T VLSI SYST, V31, P969, DOI 10.1109/TVLSI.2023.3270866
   Cruz J, 2018, DES AUT TEST EUROPE, P1598, DOI 10.23919/DATE.2018.8342270
   Dong C, 2023, SENSORS-BASEL, V23, DOI 10.3390/s23125503
   Gubbi KI, 2023, ACM T EMBED COMPUT S, V22, DOI 10.1145/3579823
   Hasegawa K., 2017, P IEEE ISCAS, P1
   Hasegawa K, 2017, IEEE INT ON LINE, P227, DOI 10.1109/IOLTS.2017.8046227
   Kurihara T, 2020, IEEE INT ON LINE, DOI 10.1109/iolts50870.2020.9159740
   Li BH, 2022, AI OPEN, V3, P71, DOI 10.1016/j.aiopen.2022.03.001
   Maas A., 2011, Proceedings of the 49th Annual Meeting of the Association for Computational Linguistics: Human Language Technologies, P142
   Narasimhan S, 2012, IEEE DES TEST COMPUT, V29, P70, DOI 10.1109/MDT.2012.2205997
   Salmani H., 2022, Trust-hub trojan benchmark for hardware tro-jan detection model creation using machine learning
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Shakya B., 2017, Journal of Hardware and Systems Security, V1, P85, DOI DOI 10.1007/S41635-017-0001-6
   Shen LX, 2021, COMPUT SECUR, V103, DOI 10.1016/j.cose.2020.102167
   Snyder W., 2004, P N AM SYSTEMC US GR, P1
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Trust-Hub, 2023, Trust-hub
   Wang Y., 2019, P IEEE ISCAS, P1
   Yang S, 2022, IEEE T VLSI SYST, V30, P325, DOI 10.1109/TVLSI.2022.3140250
   Yasaei R, 2022, IEEE T VLSI SYST, V30, P1401, DOI 10.1109/TVLSI.2022.3191683
   Yuandong Luan, 2019, 2019 IEEE International Conference on Artificial Intelligence and Computer Applications (ICAICA), P352, DOI 10.1109/ICAICA.2019.8873454
   Zhao PY, 2019, PROCEEDINGS OF THE 2019 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST)
NR 24
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 222
EP 226
DI 10.1109/LES.2023.3334728
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600009
DA 2024-08-05
ER

PT J
AU Marantos, C
   Tzenetopoulos, A
   Xydis, S
   Soudris, D
AF Marantos, Charalampos
   Tzenetopoulos, Achilleas
   Xydis, Sotirios
   Soudris, Dimitrios
TI Cometes: Cross-Device Mapping for Energy and Time-Aware Deployment on
   Edge Infrastructures
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Estimation; Mathematical models; Internet of Things; Interference;
   Optimization; Software; Energy consumption; Decision making; energy
   consumption; resource management; software design; sustainable computing
AB As the Internet of Things (IoT) application development falls more on libraries and tools, software developers design applications targeting power-constrained edge-computing devices. However, not only the quality-of-service (QoS) but also energy savings remain major challenges. This letter presents Cometes, a complete tool-flow that extends modern SDK tools, assisting developers in selecting resources toward the desired tradeoff between execution time and energy consumption, without exceeding the power limitations of the Edge clusters. Cometes runs at application design time, on top of Kubernetes, and exploits cross-device estimation methods as well as traditional multiobjective optimizers to enable efficient resource allocation. The presented solution achieves up to 66% energy savings, up to 50% speed-up, and an average improvement of 7%, compared to the placement policy of the lightweight Kubernetes (k3s).
C1 [Marantos, Charalampos; Tzenetopoulos, Achilleas; Xydis, Sotirios; Soudris, Dimitrios] Natl Tech Univ Athens, Sch ECE, Athens 15780, Greece.
C3 National Technical University of Athens
RP Marantos, C (corresponding author), Natl Tech Univ Athens, Sch ECE, Athens 15780, Greece.
EM hmarantos@microlab.ntua.gr; atzenetopoulos@microlab.ntua.gr;
   sxydis@microlab.ntua.gr; dsoudris@microlab.ntua.gr
OI Soudris, Dimitrios/0000-0002-6930-6847; Xydis,
   Sotirios/0000-0003-3151-2730
FU Hellenic Foundation for Research and Innovation (3rd Call Ph.D.
   Fellowships)
FX No Statement Available
CR [Anonymous], 2022, 2022 global hybrid cloud trends report
   Georgiou S, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3337773
   Hall A, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI '19), P225, DOI 10.1145/3302505.3310084
   Hong CH, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3326066
   Jonas E., 2019, arXiv, DOI DOI 10.48550/ARXIV.1902.03383
   Katsaragakis M, 2019, DES AUT TEST EUROPE, P1391, DOI [10.23919/DATE.2019.8714930, 10.23919/date.2019.8714930]
   Kaur K, 2020, IEEE INTERNET THINGS, V7, P4228, DOI 10.1109/JIOT.2019.2939534
   Marantos L., 2022, IEEE Trans. Sustain. Comput., DOI [10.1109/TSUSC.2022.3222409.7X, DOI 10.1109/TSUSC.2022.3222409.7X]
   Muñoz O, 2015, IEEE T VEH TECHNOL, V64, P4738, DOI 10.1109/TVT.2014.2372852
   Na W, 2019, IEEE INTERNET THINGS, V6, P4910, DOI 10.1109/JIOT.2018.2885348
   Pfandzelter T, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON FOG COMPUTING (ICFC 2020), P17, DOI 10.1109/ICFC49376.2020.00011
   Pouchet L.-N., 2012, Polybench: The polyhedral benchmark suite
   Tzenetopoulos A, 2021, LECT NOTES COMPUT SC, V12761, P428, DOI 10.1007/978-3-030-90539-2_29
   Xiang Y, 1997, PHYS LETT A, V233, P216, DOI 10.1016/S0375-9601(97)00474-X
   Zheng XN, 2016, DES AUT CON, DOI 10.1145/2897937.2897977
NR 15
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 98
EP 101
DI 10.1109/LES.2023.3266099
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600007
DA 2024-08-05
ER

PT J
AU Stuckey, H
   Escamilla, L
   Carrillo, LRG
   Tang, W
AF Stuckey, Hunter
   Escamilla, Leonardo
   Garcia Carrillo, Luis Rodolfo
   Tang, Wei
TI Real-Time Optical Localization and Tracking of UAV Using Ellipse
   Detection
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Location awareness; Cameras; Real-time systems; Optical sensors; Optical
   imaging; Autonomous aerial vehicles; Three-dimensional displays; Ellipse
   detection; optical localization; real-time image processing; unmanned
   aerial vehicle (UAV)
ID OBJECT; SYSTEM
AB A real-time 3-D spatial localization system to track an unmanned aerial vehicle (UAV) using a single off-board conventional camera and an onboard circle-shaped colored light-emitting diode (LED) marker is presented. The image from the camera is color-segmented and then morphologically closed before being sent to the ellipse detector. The location of the drone is then estimated with geometric/optical calculations using the pixel coordinates provided by the real-time ellipse detector. The location data generated by this system was validated by a motion-capture system (MCS) that was simultaneously tracking the system in real time. The average position error was of 6 cm, while the processing speed achieved 15 locations/s, which are comparable with recent research references. The usage of a low-cost camera makes this method promising for most mobile UAV tracking applications.
C1 [Stuckey, Hunter; Escamilla, Leonardo; Garcia Carrillo, Luis Rodolfo; Tang, Wei] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA.
C3 New Mexico State University
RP Tang, W (corresponding author), New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA.
EM wtang@nmsu.edu
RI Garcia Carrillo, Luis Rodolfo/AAB-5841-2021; TANG, WEI/A-9700-2014
OI Garcia Carrillo, Luis Rodolfo/0000-0003-0713-512X; TANG,
   WEI/0000-0003-1925-0782
FU United States National Science Foundation
FX No Statement Available
CR Campos C, 2021, IEEE T ROBOT, V37, P1874, DOI 10.1109/TRO.2021.3075644
   Dong HX, 2019, IEEE T ROBOT, V35, P95, DOI 10.1109/TRO.2018.2868804
   Dong WB, 2021, IEEE T IMAGE PROCESS, V30, P2193, DOI 10.1109/TIP.2021.3050673
   Erdelj M, 2017, IEEE PERVAS COMPUT, V16, P24, DOI 10.1109/MPRV.2017.11
   Fitzgibbon A, 1999, IEEE T PATTERN ANAL, V21, P476, DOI 10.1109/34.765658
   Güvenç I, 2018, IEEE COMMUN MAG, V56, P75, DOI 10.1109/MCOM.2018.1700455
   Kaleem Z, 2018, IEEE WIREL COMMUN, V25, P150, DOI 10.1109/MWC.2018.1700152
   Keipour A, 2021, Arxiv, DOI arXiv:2102.12670
   Meng C, 2020, IEEE T IMAGE PROCESS, V29, P4406, DOI 10.1109/TIP.2020.2967601
   Mohammed F, 2014, INT CONF UNMAN AIRCR, P267, DOI 10.1109/ICUAS.2014.6842265
   Shakhatreh H, 2019, IEEE ACCESS, V7, P48572, DOI 10.1109/ACCESS.2019.2909530
   Shamaei K, 2018, IEEE T WIREL COMMUN, V17, P2173, DOI 10.1109/TWC.2018.2789882
   Shao YH, 2019, CHIN AUTOM CONGR, P4772, DOI [10.1109/CAC48633.2019.8996417, 10.1109/cac48633.2019.8996417]
   Stuckey H, 2021, IEEE INT C INT ROBOT, P3093, DOI 10.1109/IROS51168.2021.9636665
   Teixeira L, 2018, IEEE ROBOT AUTOM LET, V3, P2770, DOI 10.1109/LRA.2018.2837687
   Walter V, 2019, IEEE ROBOT AUTOM LET, V4, P2637, DOI 10.1109/LRA.2019.2901683
   Wei WL, 2018, PROCEEDINGS OF 2018 IEEE 4TH INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC 2018), P1849, DOI 10.1109/ITOEC.2018.8740355
   White I, 2019, IEEE SENSOR LETT, V3, DOI 10.1109/LSENS.2019.2900074
   Yang SC, 2019, IEEE T ROBOT, V35, P925, DOI 10.1109/TRO.2019.2909168
NR 19
TC 2
Z9 2
U1 3
U2 3
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 1
EP 4
DI 10.1109/LES.2023.3234871
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800011
DA 2024-08-05
ER

PT J
AU Severiano, YR
   Alquicira, JA
   Aldaco, SD
   Santos, LC
AF Reyes Severiano, Yesenia
   Aguayo Alquicira, Jesus
   De Leon Aldaco, Susana
   Carrillo Santos, Luis
TI Implementation in FPGA of Alternative Modulation Strategy for Energy
   Balancing Purposes
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Modulation; Codes; Multilevel inverters; Switches; Field programmable
   gate arrays; Clocks; Voltage; Cascaded multilevel inverter;
   field-programmable gate array (FPGA); modulation technique; power
   balance; total harmonic distortion (THD)
AB Currently, the study of energy balancing in cascaded multilevel inverter cells is desirable due to the growing interest in implementing systems that minimize losses, ensure delivery of the maximum amount of power to the load, contribute to system reliability, and at the same time minimize the use of resources for its implementation. One of the ways to carry out energy balancing without resorting to additional topology is by modifying conventional modulation techniques. In this letter, the FPGA implementation of modulation strategies for energy balancing purposes is carried out. First, three conventional techniques are addressed: 1) phase-shifted carrier disposition; 2) level shift per carrier cycle; and 3) level shift per modulator cycle. Subsequently, the implementation of an alternative modulation strategy that performs energy balancing in the cascaded multilevel inverter, minimizing the use of digital resources, is presented.
C1 [Reyes Severiano, Yesenia; Aguayo Alquicira, Jesus; De Leon Aldaco, Susana; Carrillo Santos, Luis] TecNM Cenidet, Elect Engn Dept, Cuernavaca 62490, Mexico.
RP Aldaco, SD (corresponding author), TecNM Cenidet, Elect Engn Dept, Cuernavaca 62490, Mexico.
EM yeseniareyes16e@cenidet.edu.mx; jesus.aa@cenidet.tecnm.mx;
   susana.da@cenidet.tecnm.mx; luiscarrillo16e@cenidet.edu.mx
RI De León Aldaco, Susana Estefany/F-2302-2013; Aguayo, Jesus/AAT-5876-2020
OI De León Aldaco, Susana Estefany/0000-0002-1189-4228; Aguayo,
   Jesus/0000-0002-0567-0033
CR Angulo M, 2007, IEEE POWER ELECTRON, P2373, DOI 10.1109/PESC.2007.4342382
   Diab MS, 2017, IEEE ENER CONV, P2715, DOI 10.1109/ECCE.2017.8096509
   Fehr H., 2017, P 19 EUR C POW EL AP, P1
   Gadalla A. S., 2017, IET J ENG, V2017, P1713, DOI [10.1049/joe.2017.0624, DOI 10.1049/JOE.2017.0624]
   Jagilinki V., 2017, Int. J. Emerg. Electr. Power Syst., V18, P1
   Nimmi, 2018, 2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), P696, DOI 10.1109/PEEIC.2018.8665419
   Rao JV, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), P1578, DOI 10.1109/CCAA.2017.8230055
   Rao AM, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES)
   Wang L, 2017, ENERGIES, V10, DOI 10.3390/en10111805
   Xiao MX, 2017, ENERGIES, V10, DOI 10.3390/en10091327
NR 10
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 29
EP 32
DI 10.1109/LES.2022.3231465
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800005
DA 2024-08-05
ER

PT J
AU Datta, D
   Dutta, HS
AF Datta, Debarshi
   Dutta, Himadri Sekhar
TI Design and Implementation of Digital Down Converter for WiFi Network
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Cascaded integrator comb (CIC); digital down converter (DDC);
   field-programmable gate array (FPGA); finite impulse response (FIR);
   spurious-free dynamic range (SFDR)
AB This letter introduces a field-programmable gate array (FPGA)-based digital down converter (DDC) processing a sampling frequency of about 3.64 GHz to a down-converted frequency of 28.4375 MHz to match the IEEE 802.11ah WiFi HaLow standard. The proposed DDC uses a polyphase mixer (PM) and a resampling filter. The PM adopts parallel coordinate rotation digital computer (CORDIC) processors and lowpass filter arrays to reduce high-speed data rates with minimum resource utilization. Again, the resampling filter employs a cascaded integrator comb (CIC) filter associated with a parallel prefixed adder (PPA) and a multichannel systolic finite impulse response (FIR) filter implemented with canonical expression, attaining optimum hardware cost. Converting floating-point to fixed-point data types provides significant resource savings. Finally, the improved design is coded in the Xilinx Vivado synthesis tool and successfully tested on the FPGA Kintex-7 device. In contrast to other recent architectures, the proposed design substantially reduces area requirements and power utilization. The MATLAB tool verifies the design to achieve an acceptable spurious-free dynamic range (SFDR) of 115 dB.
C1 [Datta, Debarshi] Maulana Abul Kalam Azad Univ Technol, Elect & Commun Engn Dept, Kolkata 700064, India.
   [Dutta, Himadri Sekhar] Kalyani Govt Engn Coll, Elect & Commun Engn Dept, Kalyani 741235, India.
C3 Maulana Abul Kalam Azad University of Technology; Kalyani Government
   Engineering College
RP Datta, D (corresponding author), Maulana Abul Kalam Azad Univ Technol, Elect & Commun Engn Dept, Kolkata 700064, India.
EM debarshidatta7@gmail.com; himadri.dutta@gmail.com
OI Datta, Debarshi/0000-0001-8908-8608
CR Abinaya A, 2021, ARAB J SCI ENG, V46, P1257, DOI 10.1007/s13369-020-05016-1
   [Anonymous], 2016, IEEE 802.11ah Part
   [Anonymous], 2017, Application Note AN639
   Guo LP, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617501262
   HOGENAUER EB, 1981, IEEE T ACOUST SPEECH, V29, P155, DOI 10.1109/TASSP.1981.1163535
   Lakshmi B, 2010, VLSI DES, DOI 10.1155/2010/794891
   Liu X, 2017, IEEE T VLSI SYST, V25, P3548, DOI 10.1109/TVLSI.2017.2748603
   Lyakhov P, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10249052
   Mauer V., 2015, Designing Filters for High Performance, P1
   Motta LL, 2019, INTEGRATION, V68, P30, DOI 10.1016/j.vlsi.2019.05.006
   Obradovic V., 2016, Sci. Tech. Rev., V66, P40, DOI [10.1007/s00034-020-01601-9, DOI 10.1007/S00034-020-01601-9]
   Park S, 2015, IEEE GEOSCI REMOTE S, V12, P1195, DOI 10.1109/LGRS.2014.2387948
   Shahrouzi SN, 2019, IEEE PAC RIM CONF CO, DOI 10.1109/pacrim47961.2019.8985074
   Sikka P, 2021, CIRC SYST SIGNAL PR, V40, P2883, DOI 10.1007/s00034-020-01601-9
   Sklar B., 2017, Digital Communications: Fundamentals andApplications, VSecond
   Teymourzadeh R, 2018, Arxiv, DOI arXiv:1808.09369
   Volder J. E., 1959, IRE Transactions on Electronic Computers, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
NR 17
TC 0
Z9 0
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 122
EP 125
DI 10.1109/LES.2023.3286951
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600023
DA 2024-08-05
ER

PT J
AU Maciá-Pérez, F
   Lorenzo-Fonseca, I
   Berná-Martínez, JV
AF Macia-Perez, Francisco
   Lorenzo-Fonseca, Iren
   Berna-Martinez, Jose-Vicente
TI An AI-Based Ventilation KPI Using Embedded IoT Devices
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Ventilation; Wireless fidelity; Measurement; Key performance indicator;
   Internet of Things; Intelligent sensors; Estimation; AI; artificial
   neural network (ANN); embedded sensors; IoT; key performance indicator;
   smart university
AB The air ventilation of enclosed premises has a direct impact on the occupants' well-being. If not properly regulated, the air ventilation can originate a multitude of diseases and pathologies. The present study proposes a new KPI (ventilation KPI) adapted to Smart Cities. It is especially designed for academic environments (Smart Universities) in which community members spend a long time gathered in classrooms, seminars, laboratories, etc. The ventilation KPI (or KPIv) was designed to support decision making and is based on the estimation of the number of occupants of an enclosed space and the accumulation of existing CO2. Two AI techniques are proposed to perform these estimations, specifically, two regressive neural networks. The resulting models, together with the KPI, were implemented through the development of value-added services for the University of Alicante's Smart University platform. The network models were designed to be embedded within the built IoT device prototypes. These prototypes are small and inexpensive. They act as intelligent sensors and are connected via a low consumption and emission network (LoRa). The case study showed that it is possible to take advantage of the preexisting services and resources of these platforms and to validate the KPIv.
C1 [Macia-Perez, Francisco; Lorenzo-Fonseca, Iren; Berna-Martinez, Jose-Vicente] Univ Alicante, Dept Comp Sci & Technol, Alicante 03690, Spain.
C3 Universitat d'Alacant
RP Berná-Martínez, JV (corresponding author), Univ Alicante, Dept Comp Sci & Technol, Alicante 03690, Spain.
EM pmacia@ua.es; iren.fonseca@ua.es; jvberna@ua.es
RI Maciá Pérez, Francisco/L-5339-2014; Lorenzo Fonseca, Iren/KCK-1518-2024;
   Berna Martinez, Jose Vicente/L-7691-2014
OI Maciá Pérez, Francisco/0000-0002-2516-4728; Lorenzo Fonseca,
   Iren/0000-0003-3597-4836; Berna Martinez, Jose
   Vicente/0000-0002-9007-6054
CR Bidila T., 2021, P 23 INT C CONTR SYS, P356, DOI DOI 10.1109/CSCS52396.2021.00065
   Johnson DL, 2018, BUILD ENVIRON, V136, P185, DOI 10.1016/j.buildenv.2018.03.040
   Macia F., 2022, kpi_ventilation
   Mehmood U, 2019, 2019 IEEE 5TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P165, DOI 10.1109/wf-iot.2019.8767350
   Miranda MT, 2022, INT J HYG ENVIR HEAL, V240, DOI 10.1016/j.ijheh.2021.113910
   Petrova-Antonova D, 2018, EUROMICRO CONF PROC, P486, DOI 10.1109/SEAA.2018.00084
   Saidan MN, 2020, INT J INFECT DIS, V98, P321, DOI 10.1016/j.ijid.2020.06.105
   Vanus J, 2021, IEEE ACCESS, V9, P158760, DOI 10.1109/ACCESS.2021.3130216
   Yang S., 2021, Sens. Actuat. A Phys., V332
   Zivelonghi A, 2021, BUILD ENVIRON, V204, DOI 10.1016/j.buildenv.2021.108139
NR 10
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 9
EP 12
DI 10.1109/LES.2023.3238284
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800010
OA hybrid, Green Published
DA 2024-08-05
ER

PT J
AU Friedrich, GR
   Reggiani, GH
AF Friedrich, Guillermo R.
   Reggiani, Guillermo H.
TI Data Communication for Low Resources IoT Devices: RS485 Over Electrical
   Wires
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Internet of Things (IoT); power line communication; RS485
AB The Internet of Things (IoT) is a paradigm that has been widely deployed in various areas, connecting commonly used devices, from home to industry and health, among others. IoT devices generally have a small amount of memory, low processing resources, and it is often required that they have low energy consumption. Therefore, one objective of this research is to try to take advantage of a classic cable communications standard, RS485, so as to allow the connection of simple devices to the TCP/IP network through an intermediary node. Thus, the IoT device would only require an asynchronous serial port and an interface to the electrical network. To that end, data transmission tests have been carried out over interfaces based on the THVD8000 integrated circuit. The achieved results encourage to continue working on this issue.
C1 [Friedrich, Guillermo R.; Reggiani, Guillermo H.] Natl Technol Univ, Bahia Blanca Reg Fac, AR-B8000 Bahia Blanca, Argentina.
RP Friedrich, GR (corresponding author), Natl Technol Univ, Bahia Blanca Reg Fac, AR-B8000 Bahia Blanca, Argentina.
EM gfried@frbb.utn.edu.ar; ghreggiani@frbb.utn.edu.ar
CR Al-Ali AR, 2017, IEEE T CONSUM ELECTR, V63, P426, DOI 10.1109/TCE.2017.015014
   [Anonymous], 2014, MQTT Version 3.1.1, Oasis standard
   Eclipse Foundation, Eclipse mosquitto IM. An open source MQTT broker
   Espressif Systems, 2022, ESP8266EX datasheet
   Friedrich G., 2021, P 9 CLOUD COMP C BIG, DOI [10.35537/10915/121564, DOI 10.35537/10915/121564]
   Ochiai H, 2014, INT CONF SMART GRID, P410, DOI 10.1109/SmartGridComm.2014.7007681
   Späthe S, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND INTELLIGENCE SYSTEM (IOTAIS), P35, DOI 10.1109/IOTAIS.2018.8600895
   Taktak E, 2017, I C COMP SYST APPLIC, P1370, DOI 10.1109/AICCSA.2017.205
   Texas Instruments, 2022, Using THVD80x0 devices to communicate over an AC outlet
   Texas Instruments, 2021, THVD8000 RS-485 transceiver with OOK modulation for power line communication datasheet (Rev. A)
   Texas Instruments, 2021, THS6222. Differential broadband PLC and HPLC line driver with common-mode buffer, Datasheet
   Texas Instruments, 2020, THVD8010 RS-485 transceiver with OOK modulation for power line communication datasheet
NR 12
TC 0
Z9 0
U1 4
U2 4
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 53
EP 56
DI 10.1109/LES.2023.3250162
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800015
DA 2024-08-05
ER

PT J
AU Craighero, M
   Quarantiello, D
   Rossi, B
   Carrera, D
   Fragneto, P
   Boracchi, G
AF Craighero, Michele
   Quarantiello, Davide
   Rossi, Beatrice
   Carrera, Diego
   Fragneto, Pasqualina
   Boracchi, Giacomo
TI On-Device Personalization for Human Activity Recognition on STM32
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Training; Human activity recognition; Computational modeling; Data
   models; Backpropagation; Memory management; Performance evaluation;
   Human activity recognition (HAR); microcontrollers; model
   personalization; on-device learning (ODL); STM32
AB Human activity recognition (HAR) is one of the most interesting application for machine learning models running on low-cost and low-power devices, such as microcontrollers (MCUs). As a matter of fact, MCUs are often dedicated to performing inference on their own acquired data, and any form of model training and update is delegated to external resources. We consider this mainstream paradigm a severe limitation, especially when privacy concerns prevent data sharing, thus model personalization, which is universally recognized as beneficial in HAR. In this letter, we present our HAR solution where MCUs can directly fine-tune a deep learning model using locally acquired data. In particular, we enable training functionalities for 1-D convolutional neural networks (CNNs) on STM32 microcontrollers and provide a software tool to estimate the memory and computational resources required to accomplish model personalization.
C1 [Craighero, Michele; Boracchi, Giacomo] Politecn Milan, DEIB, I-20133 Milan, Italy.
   [Quarantiello, Davide; Rossi, Beatrice; Carrera, Diego; Fragneto, Pasqualina] STMicroelectronics SRL, Syst Res & Applicat, I-20864 Agrate Brianza, Italy.
C3 Polytechnic University of Milan; STMicroelectronics
RP Craighero, M (corresponding author), Politecn Milan, DEIB, I-20133 Milan, Italy.
EM michele.craighero@polimi.it
CR [Anonymous], 2023, STMicroelectronics
   [Anonymous], HUMAN ACTIVITY RECOG
   [Anonymous], TinyML
   Cai H., 2020, Advances in Neural Information Processing Systems, P11285
   David Robert, 2021, arXiv
   Kopparapu K, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS AND OTHER AFFILIATED EVENTS (PERCOM WORKSHOPS), DOI 10.1109/PerComWorkshops53856.2022.9767250
   Kwapisz G. M., 2011, SIGKDD Explor. Newsl, V12, P74, DOI 10.1145/1964897.1964918
   Lin J, 2024, Arxiv, DOI arXiv:2206.15472
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Sudharsan B, 2021, 2021 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, INTERNET OF PEOPLE, AND SMART CITY INNOVATIONS (SMARTWORLD/SCALCOM/UIC/ATC/IOP/SCI 2021), P97, DOI 10.1109/SWC50871.2021.00023
   Yi MK, 2022, 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), DOI 10.1109/ICEIC54506.2022.9748312
NR 11
TC 0
Z9 0
U1 4
U2 4
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 106
EP 109
DI 10.1109/LES.2023.3293458
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600002
OA hybrid
DA 2024-08-05
ER

PT J
AU Kim, HG
   Myoung, J
   Lee, S
   Park, KM
   Shin, D
AF Kim, Hyun-Geun
   Myoung, Jinhee
   Lee, Sunmyung
   Park, Kang-Moon
   Shin, Donghoon
TI Design of AI-Powered Hybrid Control Algorithm of Robot Vehicle for
   Enhanced Driving Performance
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Behavioral sciences; Cloning; Robots; PI control; PD control;
   Convolutional neural networks; Supervised learning; Autonomous vehicle;
   convolutional neural network (CNN); hybrid control
AB This letter presents a hybrid control of robot vehicle using the behavior cloning algorithm with PID control for enhanced driving performance. The behavior cloning algorithm based on the convolutional neural network (CNN) has been implemented to the autonomous driving algorithm of a robot vehicle by implementing a supervised learning approach. The algorithm mimics human driving behaviors for autonomous driving by obtaining and learning manual(human) control data. In order to implement the algorithm on the real system, a low-cost camera sensor and controllers with actuators are used so that it achieves robust driving performance. With a successfully developed and validated CNN-based behavior cloning model, a classic PID control algorithm has been combined as a lateral controller to propose an AI-powered hybrid control architecture which improves the performance of trajectory tracking in various environments using the proposed behavior cloning algorithm. The performance of the proposed algorithm has been evaluated via robot vehicle tests. It has been shown from the simulation studies and vehicle tests that the proposed algorithm enhances driving performance.
C1 [Kim, Hyun-Geun] New Feature, Shihung 15011, Gyeonggi, South Korea.
   [Myoung, Jinhee] Sookmyung Womens Univ, Dept Mech Syst Engn, Seoul 04310, South Korea.
   [Lee, Sunmyung] Korea Adv Inst Sci & Technol, CCS Grad Sch Mobil, Daejeon 34051, South Korea.
   [Park, Kang-Moon] Korea Natl Univ Transportat, Dept Elect Engn, Chungju 27469, Chungcheongbuk, South Korea.
   [Shin, Donghoon] Seoul Natl Univ, Future Mobil Technol Ctr, Seoul 15011, South Korea.
C3 Sookmyung Women's University; Korea Advanced Institute of Science &
   Technology (KAIST); Korea National University of Transportation; Seoul
   National University (SNU)
RP Park, KM (corresponding author), Korea Natl Univ Transportat, Dept Elect Engn, Chungju 27469, Chungcheongbuk, South Korea.; Shin, D (corresponding author), Seoul Natl Univ, Future Mobil Technol Ctr, Seoul 15011, South Korea.
EM kmpark@ut.ac.kr; fusioni@snu.ac.kr
FU Korea National University of Transportation Industry-Academy Cooperation
   Foundation in 2022
FX No Statement Available
CR Alitappeh RJ, 2020, 2020 6TH IRANIAN CONFERENCE ON SIGNAL PROCESSING AND INTELLIGENT SYSTEMS (ICSPIS), DOI 10.1109/ICSPIS51611.2020.9349547
   Caldas RD, 2020, I W S E ADAP SM SYS, P9, DOI 10.1145/3387939.3391595
   Everett M, 2021, IEEE ACCESS, V9, P10357, DOI 10.1109/ACCESS.2021.3050338
   Kastner Linh, 2022, 2022 International Conference on Robotics and Automation (ICRA), P833, DOI 10.1109/ICRA46639.2022.9812111
   Kim H.-S., 2019, P KOR INF PROC SOC C, P325
   Kim Hunmu, 2019, [Journal of the Korean Society of Mineral and Energy Resources Engineers, 한국자원공학회지], V56, P407
   Kumar A., 2021, P INT C LEARN REPR, P1
   Lai CJ, 2018, PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON SERVICE ROBOTICS TECHNOLOGIES (ICSRT 2018), P62, DOI 10.1145/3208833.3208837
   Lowman CA, 2021, IEEE INT C INT ROBOT, P8921, DOI 10.1109/IROS51168.2021.9636797
   Schoning J., 2022, arXiv
   Yang S, 2019, IEEE T SYST MAN CY-S, V49, P53, DOI 10.1109/TSMC.2018.2868372
NR 11
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 94
EP 97
DI 10.1109/LES.2023.3257774
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600033
DA 2024-08-05
ER

PT J
AU Seman, LO
   Rigo, CA
   Camponogara, E
   Morsch, E
AF Seman, Laio Oriel
   Rigo, Cezar Antonio
   Camponogara, Eduardo
   Filho, Edemar Morsch
TI Optimal Tasks and Heater Scheduling Applied to the Management of
   CubeSats Battery Lifespan
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Task analysis; Batteries; Orbits; Optimal scheduling; Mathematical
   models; CubeSat; Heating systems; embedded energy control; finite volume
   method (FVM); scheduling
AB Despite a growing interest in developing and launching CubeSats, areas related to their testing and simulation still need to improve systematization, especially within universities. Regarding the temperature of CubeSats, the battery is one of the most critical components, which is why it is common to use active control techniques, such as heaters, based on the Joule effect, which impacts the satellite's task scheduling. Despite previous works in the literature, no study simultaneously contemplates the scheduling of tasks and the thermal control of the battery, under varying energy, with the rigor and advantages of exact optimization algorithms. This letter proposes to address these two combined features: 1) the analysis and modeling of the nanosatellite scheduling problem to optimize the use of energy resources and 2) the maximize the mission value extraction while considering the battery temperature. In order to include the battery temperature control in the modeling, a proxy model will be used considering a finite volume method based on the heat transfer equations that govern the thermal models of a battery. Thus, a mathematical model of task scheduling capable of considering the thermal control of the battery will be introduced.
C1 [Seman, Laio Oriel] Univ Vale Itajai, Grad Program Appl Comp Sci, BR-88302901 Itajai, Brazil.
   [Seman, Laio Oriel] Pontificia Univ Catolica Parana, Ind & Syst Engn Grad Program, BR-80215901 Curitiba, Brazil.
   [Rigo, Cezar Antonio; Camponogara, Eduardo] Univ Fed Santa Catarina, Technol Ctr, BR-88040900 Florianopolis, Brazil.
   [Filho, Edemar Morsch] Univ Estadual Paulista, Dept Aeronaut, Sao Paulo, Brazil.
C3 Universidade do Vale do Itajai; Pontificia Universidade Catolica do
   Parana; Universidade Federal de Santa Catarina (UFSC); Universidade
   Estadual Paulista
RP Seman, LO (corresponding author), Univ Vale Itajai, Grad Program Appl Comp Sci, BR-88302901 Itajai, Brazil.
EM laioseman@gmail.com
RI Morsch Filho, Edemar/AAM-1455-2021
OI Morsch Filho, Edemar/0000-0003-2774-9866; Camponogara,
   Eduardo/0000-0002-0236-0689
FU CNPq (Conselho Nacional de Desenvolvimento Cientfico e Tecnolgico)
FX No Statement Available
CR Chen XY, 2019, EUR J OPER RES, V275, P694, DOI 10.1016/j.ejor.2018.11.058
   Codato G, 2006, OPER RES, V54, P756, DOI 10.1287/opre.1060.0286
   Critchley-Marrows J., 2019, Trans. Jpn. Soc. Aeronaut. Space Sci., V17, P57
   Fraire JA, 2021, INT J SATELL COMM N, V39, P193, DOI 10.1002/sat.1374
   Fröhlich AA, 2015, COMPUT ELECTR ENG, V45, P143, DOI 10.1016/j.compeleceng.2014.09.004
   He L, 2019, ADV SPACE RES, V63, P897, DOI 10.1016/j.asr.2018.10.007
   Johnstone A., 2022, Rep. CP-CDS-R13
   Korvell A., 2019, M.S. thesis
   Marcelino G, 2020, IEEE LAT AM T, V18, P249, DOI [10.1109/tla.2020.9085277, 10.1109/TLA.2019.9082235]
   Marcelino GM, 2021, ACTA ASTRONAUT, V188, P64, DOI 10.1016/j.actaastro.2021.07.001
   Martinez SV, 2023, INT J CIRC THEOR APP, V51, P3915, DOI 10.1002/cta.3595
   Morsch E, 2021, APPL THERM ENG, V193, DOI 10.1016/j.applthermaleng.2021.117039
   Morsch E, 2020, APPL THERM ENG, V168, DOI 10.1016/j.applthermaleng.2019.114859
   Rigo CA, 2021, EXPERT SYST APPL, V175, DOI 10.1016/j.eswa.2021.114784
   Slongo LK, 2018, ACTA ASTRONAUT, V147, P141, DOI 10.1016/j.actaastro.2018.03.052
   Totu M, 2013, APPL MECH MATER, V436, P40, DOI 10.4028/www.scientific.net/AMM.436.40
   Wang Y, 2018, IEEE J SEL AREA COMM, V36, P268, DOI 10.1109/JSAC.2018.2804045
   Zhao WH, 2019, PROCEEDINGS OF THE 2019 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCCO'19 COMPANION), P2008, DOI 10.1145/3319619.3326874
   Zhou D, 2019, IEEE T COMMUN, V67, P3443, DOI 10.1109/TCOMM.2019.2900316
NR 19
TC 1
Z9 1
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 114
EP 117
DI 10.1109/LES.2023.3270346
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600028
DA 2024-08-05
ER

PT J
AU Yin, XD
   Wu, ZP
   Li, DJ
   Shen, CF
   Liu, Y
AF Yin, Xiaodi
   Wu, Zhipeng
   Li, Dejian
   Shen, Chongfei
   Liu, Yu
TI An Efficient Hardware Accelerator for Block Sparse Convolutional Neural
   Networks on FPGA
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Convolution; Field programmable gate arrays; Sparse matrices; Kernel;
   Encoding; Convolutional neural networks; Neural networks; Block pruning;
   convolutional neural network (CNN) accelerator; CNNs; field-programmable
   gate array (FPGA); sparse CNN
AB Field-programmable gate array (FPGA) has become an excellent hardware accelerator solution for convolutional neural networks (CNNs). Meanwhile, optimizing methods, such as model compression, have been proposed. As most CNN accelerators focus on dense neural networks, to solve the problem of difficult hardware deployment due to irregular networks, we propose a method for sparse neural networks in our work. The storage and coding format of sparse data obtained by the block pruning method is designed to make it friendly to implement on FPGA. Besides, we also propose an efficient and simple data flow by the planarization of the whole convolution calculation process. The experimental result demonstrates that our implementation can achieve clock frequency of 190 MHz, power consumption of 13.32 W and inferencing speed of 16.37 ms. Compared with some typical Mobilenet implementation schemes, our method has been proven to achieve a better balance between frequency, accuracy, power consumption, and speed.
C1 [Yin, Xiaodi; Wu, Zhipeng; Liu, Yu] Tianjin Univ, Sch Microelect, Tianjin 300072, Peoples R China.
   [Li, Dejian; Shen, Chongfei] Beijing Smart Chip Microelect Technol Co Ltd, Beijing 100089, Peoples R China.
C3 Tianjin University
RP Liu, Y (corresponding author), Tianjin Univ, Sch Microelect, Tianjin 300072, Peoples R China.
EM yinxiaodi@tju.edu.cn; zhipeng_wu@tju.edu.cn; liuyu@tju.edu.cn
OI Liu, Yu/0000-0002-5949-6587
FU National Natural Science Foundation of China
FX No Statement Available
CR Ekambaram A, 2003, LECT NOTES COMPUT SC, V2869, P196
   Howard AG, 2017, Arxiv, DOI [arXiv:1704.04861, 10.48550/arXiv.1704.04861]
   He K., 2015, ICCV, DOI [10.1109/CVPR.2016.90, DOI 10.1109/CVPR.2016.90]
   Jiawen Liao, 2019, 2019 IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), P1392, DOI 10.1109/IAEAC47372.2019.8997842
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lin MB, 2023, IEEE T PATTERN ANAL, V45, P3999, DOI 10.1109/TPAMI.2022.3195774
   Liu Wei, 2021, Journal of Physics: Conference Series, V1883, DOI 10.1088/1742-6596/1883/1/012086
   Luján M, 2005, LECT NOTES COMPUT SC, V3514, P364
   Pérez I, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21082637
   Renda A, 2020, Arxiv, DOI arXiv:2003.02389
   Sada Y, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P267, DOI 10.1109/ICFPT47387.2019.00044
   Shahnaz A., Int
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   You WJ, 2021, IEEE ACCESS, V9, P949, DOI 10.1109/ACCESS.2020.3047144
NR 14
TC 2
Z9 2
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 158
EP 161
DI 10.1109/LES.2023.3296507
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600021
DA 2024-08-05
ER

PT J
AU Lu, CK
   Liew, WS
   Tang, TB
   Lin, CH
AF Lu, Cheng-Kai
   Liew, Win Sheng
   Tang, Tong Boon
   Lin, Cheng-Hung
TI Implementation of a Convolutional Neural Network Into an Embedded Device
   for Polyps Detection
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Convolutional neural networks; Field programmable gate arrays; Hardware;
   Training; Power demand; Cancer; Artificial intelligence; Artificial
   intelligence (AI); colorectal cancer (CRC); convolutional neural network
   (CNN); embedded devices; microprocessor; polyp detection
AB The increasing rates of colorectal cancer and associated mortality have attracted interest in the use of computer-aided diagnosis tools based on artificial intelligence (AI) for the detection of polyps at an early stage. Most AI models are implemented on software platforms; however, due to the demands of embedded devices, hardware implementations have to fulfill the demands of real-time applications with better accuracy and low-power consumption. In this letter, we propose an optimized four-layer network that can be implanted into an embedded device and determine the feasibility of implanting our convolutional neural network (CNN) into a microprocessor. The essential functions of the CNN (i.e., padding, convolution, ReLU, max-pooling, fully connected, and softmax layers) are implemented in the microprocessor. The proposed method achieves efficient classification with high performance and takes only 2.5488 mW at a working frequency of 8 MHz. We conclude this letter with a discussion of the results and future direction of research.
C1 [Lu, Cheng-Kai] Natl Taiwan Normal Univ, Dept Elect Engn, Taipei 106, Taiwan.
   [Liew, Win Sheng; Tang, Tong Boon] Univ Teknol PETRONAS, Dept Elect & Elect Engn, Seri Iskandar 32610, Malaysia.
   [Lin, Cheng-Hung] Yuan Ze Univ, Dept Elect Engn, Taoyuan 320, Taiwan.
C3 National Taiwan Normal University; Universiti Teknologi Petronas; Yuan
   Ze University
RP Lu, CK (corresponding author), Natl Taiwan Normal Univ, Dept Elect Engn, Taipei 106, Taiwan.
EM cklu@ntnu.edu.tw
OI Lu, ChengKai/0000-0002-5819-0754; Lin, Cheng-Hung/0000-0001-8373-2271;
   Tang, Tong Boon/0000-0002-5721-6828
FU Ministry of Higher Education Malaysia through the Fundamental Research
   Grant Scheme
FX No Statement Available
CR Chandan S, 2021, GASTROINTEST ENDOSC, V93, P68, DOI 10.1016/j.gie.2020.06.015
   Eu CY, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21165630
   Gowda M. N., 2017, PROC 14 IEEE INDIA C, P1, DOI [10.1109/INDICON.2017.8487787, DOI 10.1109/INDICON.2017.8487787]
   grand-challenge, Polyp-Grand challenge
   grand-challenge, PolypCVC-ClinicDB
   Heller S, 2018, IEEE ENG MED BIO, P2268, DOI 10.1109/EMBC.2018.8512735
   Hugle M., 2018, PROC INT JOINT C NEU, P1, DOI [DOI 10.1109/IJCNN.2018.8489493, 10.1109/IJCNN.2018.8489493]
   Jafari A., 2017, PROC IEEE INT S CIRC, P1
   Khatwani M, 2018, BIOMED CIRC SYST C, P499
   Kiral-Kornek I, 2018, EBIOMEDICINE, V27, P103, DOI 10.1016/j.ebiom.2017.11.032
   Lacey G, 2016, Arxiv, DOI arXiv:1602.04283
   Liew WS, 2021, COMPUT METH PROG BIO, V206, DOI 10.1016/j.cmpb.2021.106114
   Mapara SS, 2017, J CONTROL RELEASE, V261, P337, DOI 10.1016/j.jconrel.2017.07.005
   Odagawa M., 2019, IEEE INT SYMP CIRC S, P1, DOI DOI 10.1109/iscas.2019.8702379
   Patel K, 2020, PLOS ONE, V15, DOI 10.1371/journal.pone.0236452
   Patino-Barrientos S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10020501
   Pogorelov K, 2017, PROCEEDINGS OF THE 8TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'17), P164, DOI 10.1145/3083187.3083212
   Vu TH, 2018, INT CONF BIG DATA, P326, DOI 10.1109/BigComp.2018.00055
   Wang JC, 2018, IEEE T CIRCUITS-I, V65, P1941, DOI 10.1109/TCSI.2017.2767204
NR 19
TC 0
Z9 0
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 5
EP 8
DI 10.1109/LES.2023.3234973
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800007
DA 2024-08-05
ER

PT J
AU Jyothi, VBN
   Akash, SJ
   Ramadass, GA
   Vedachalam, N
   Venkataraman, H
AF Jyothi, V. Bala Naga
   Akash, S. Jai
   Ramadass, G. Ananda
   Vedachalam, N.
   Venkataraman, Hrishikesh
TI Design and Development of Deep Learning-Aided Vision Guidance System for
   AUV Homing Applications
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Cameras; Hardware; Computer architecture; Lighting; Real-time systems;
   Prototypes; Computational modeling; Autonomous underwater vehicles
   (AUVs); pose estimation; vision guidance; YOLO v5
AB In the current subsea industry scenario, autonomous underwater vehicles (AUVs) are widely used for expeditions and explorations. However, the mission duration is limited due to the limitations in the battery capacity. To increase the endurance, there is a need for a submerged docking station (DS) to charge the battery, also to update the next mission profile. In this letter, deep learning (DL) technique aided short-range vision guidance is envisaged for a reliable and precise AUV homing operation. Intelligent control algorithms with an efficient DL-based you only look once (YOLO) v5-image processing techniques are used for DS detection and tracking and deployed in an edge computer integrated into AUV prototype. The developed illuminated DS and AUV prototype with high-definition camera has been demonstrated in test tank at depth of 2 m. An analysis was conducted on the DS data set, which comprised 132 images of clear and turbid water, 13 were designated for testing, 40 for validation, and 79 for training purposes. The results were observed that the probability of detecting the DS is 95%, detection range is 5 m, the probability of homing toward the DS is CEP 90 with the position error of 5% in less-turbid waters and in high-turbid waters, 60% is the probability of DS detection with position error up to 25%, detectable range is 1 m. The proposed embedded hardware is extremely useful for underwater reliable homing applications.
C1 [Jyothi, V. Bala Naga; Venkataraman, Hrishikesh] Indian Inst Informat Technol Sri City, Smart Transportat Res Grp, Sri City 517646, India.
   [Jyothi, V. Bala Naga; Akash, S. Jai; Ramadass, G. Ananda; Vedachalam, N.] Minist Earth Sci, Natl Inst Ocean Technol, Chennai 600100, India.
C3 Ministry of Earth Sciences (MoES) - India; National Institute of Ocean
   Technology (NIOT)
RP Jyothi, VBN (corresponding author), Indian Inst Informat Technol Sri City, Smart Transportat Res Grp, Sri City 517646, India.
EM balanagajyothi.v@iiits.in
FU National Institute of Ocean Technology (NIOT), Chennai
FX No Statement Available
CR Keane JR, 2020, IEEE J OCEANIC ENG, V45, P395, DOI 10.1109/JOE.2018.2877535
   Lin MW, 2022, OCEAN ENG, V249, DOI 10.1016/j.oceaneng.2022.110766
   Nidamanuri J, 2022, IEEE SENS J, V22, P15353, DOI 10.1109/JSEN.2022.3184983
   Nidamanuri J, 2022, INT J INTELL TRANSP, V20, P64, DOI 10.1007/s13177-021-00272-3
   Pérez-Alcocer R, 2016, J SENSORS, V2016, DOI 10.1155/2016/8594096
   Shen SC, 2013, INT J ADV ROBOT SYST, V10, DOI 10.5772/56126
   Yoshida H, 2016, IEEE AUTO UNDER VEH, P408, DOI 10.1109/AUV.2016.7778704
NR 7
TC 0
Z9 0
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 198
EP 201
DI 10.1109/LES.2023.3339145
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600005
DA 2024-08-05
ER

PT J
AU Bilgili, E
   Yurdakul, A
AF Bilgili, Emre
   Yurdakul, Arda
TI Common Subexpression-Based Compression and Multiplication of Sparse
   Constant Matrices
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Common subexpression (CSE) elimination; compressed sparse row (CSR)
   format; CPU simulation
ID ELIMINATION
AB In deep learning inference, model parameters are pruned and quantized to reduce the model size. Compression methods and common subexpression (CSE) elimination algorithms are applied on sparse constant matrices to deploy the models on low-cost embedded devices. However, the state-of-the-art CSE elimination methods do not scale well for handling large matrices. They reach hours for extracting CSEs in a 200 x 200 matrix while their matrix multiplication algorithms execute longer than the conventional matrix multiplication methods. Besides, there exist no compression methods for matrices utilizing CSEs. As a remedy to this problem, a random search-based algorithm is proposed in this letter to extract CSEs in the column pairs of a constant matrix. It produces an adder tree for a 1000 x 1000 matrix in a minute. To compress the adder tree, this letter presents a compression format by extending the compressed sparse row (CSR) to include CSEs. While compression rates of more than 50% can be achieved compared to the original CSR format, simulations for a single-core embedded system show that the matrix multiplication execution time can be reduced by 20%.
C1 [Bilgili, Emre; Yurdakul, Arda] Bogazici Univ, Comp Engn Dept, TR-34342 Istanbul, Turkiye.
C3 Bogazici University
RP Bilgili, E (corresponding author), Bogazici Univ, Comp Engn Dept, TR-34342 Istanbul, Turkiye.
EM emre.bilgili@boun.edu.tr
CR Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Goharian N., 2003, J SYST CYBERN INFORM, V1, P38
   Hosangadi A, 2004, IEEE INT CONF ASAP, P202
   Hsiao SF, 2006, IEEE T CIRCUITS-I, V53, P615, DOI 10.1109/TCSI.2005.859052
   Kabir H., 2014, The Physical Society of Japan. N/A (N/A), P1
   Langr D, 2016, IEEE T PARALL DISTR, V27, P428, DOI 10.1109/TPDS.2015.2401575
   Lecun Y, 2019, ISSCC DIG TECH PAP I, V62, P12, DOI 10.1109/ISSCC.2019.8662396
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   Lin J., 2020, arXiv
   Liu ZJ, 2019, ADV NEUR IN, V32
   Liu Z, 2022, PROC CVPR IEEE, P11966, DOI 10.1109/CVPR52688.2022.01167
   Mazumder AN, 2021, IEEE J EM SEL TOP C, V11, P532, DOI 10.1109/JETCAS.2021.3129415
   Tridgell S, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3359983
   Tung F, 2020, IEEE T PATTERN ANAL, V42, P568, DOI 10.1109/TPAMI.2018.2886192
   Wang YA, 2022, IISE TRANS, V54, P481, DOI 10.1080/24725854.2021.1894514
   Willcock Jeremiah, 2006, P 20 ANN INT C SUP I, P307, DOI DOI 10.1145/1183401.1183444
   Wu N, 2013, LECT NOTES ENG COMP, VAo,, P677
   Xu F, 2007, IEEE T COMPUT AID D, V26, P1898, DOI 10.1109/TCAD.2007.895615
   Yurdakul A, 1999, J VLSI SIG PROCESS S, V22, P163, DOI 10.1023/A:1008125221674
NR 19
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 82
EP 85
DI 10.1109/LES.2023.3323635
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600006
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Eguzo, C
   Scherer, B
   Kebel, D
   Bekman, I
   Streun, M
   Schlosser, M
   van Waasen, S
AF Eguzo, Chimezie
   Scherer, Benedikt
   Kebel, Daniel
   Bekman, Ilja
   Streun, Matthias
   Schlosser, Mario
   van Waasen, Stefan
TI On Automating FPGA Design Build Flow Using GitLab CI
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Field programmable gate arrays; Hardware; Testing; Pipelines;
   Automation; Computer architecture; Positron emission tomography;
   continuous integration and continuous deployment (CI/CD);
   cross-compilation; embedded Linux; field programmable gate array (FPGA);
   PetaLinux; software development
AB Building and testing software for embedded systems can be challenging with an impact on delivery time, design reproducibility, and collaboration among project contributors. To accelerate project development, presented here is an automated build flow that utilizes Xilinx PetaLinux, and field programmable gate array (FPGA) hardware description and integrates with the GitLab continuous integration and continuous deployment (CI/CD) framework for embedded targets. This build flow automates the complete process of FPGA implementation, PetaLinux configuration, and cross-compilation of software essentials for the target system-on-chip (SoC). The system has been successfully deployed in cross-compiling the control and command toolset for the Positron Emission Tomography scanner (PhenoPET) and the implementation of the message queuing telemetry transport (MQTT) service on a Xilinx Zynq Ultrascale MPSoC. This approach can be easily adapted to other projects with specific requirements.
C1 [Eguzo, Chimezie; Scherer, Benedikt; Kebel, Daniel; Bekman, Ilja; Streun, Matthias; Schlosser, Mario; van Waasen, Stefan] Forschungszentrum Julich, Cent Inst Engn Elect & Analyt Elect Syst ZEA 2, D-52428 Julich, Germany.
C3 Helmholtz Association; Research Center Julich
RP Eguzo, C (corresponding author), Forschungszentrum Julich, Cent Inst Engn Elect & Analyt Elect Syst ZEA 2, D-52428 Julich, Germany.
EM c.eguzo@fz-juelich.de
CR Alonso S, 2020, CON DES CIRC INTEGR, DOI 10.1109/dcis51330.2020.9268648
   Arefeen M. S., 2019, Continuous integration using GitLab, V3, P1
   Bucknall AR, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P215, DOI 10.1109/ICFPT51103.2020.00037
   Díaz E, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10060759
   Glein R., Continuous integration of FPGA designs for CMS
   Haibin Yin, 2021, 2021 IEEE International Conference on Real-time Computing and Robotics (RCAR), P881, DOI 10.1109/RCAR52367.2021.9517666
   He R., 2018, Design of Image Transmission and Display System Based on ZYNQ, P2352
   Marquez-Viloria D., 2018, P IEEE 10 LAT AM C C, P1
   McEachern J, 2022, 2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), P397, DOI 10.1109/NEWCAS52662.2022.9842008
   Noldgen H., 2013, P IEEE NUCL SCI S ME, P1
   Palsodkar P., 2022, P IEEE DELH SEC C DE, P1
   Puder A, 2010, SECOND INTERNATIONAL CONFERENCE ON MOBILE, HYBRID, AND ON-LINE LEARNING (ELML 2010), P87, DOI 10.1109/eLmL.2010.13
   Stewart C, 2021, Arxiv, DOI arXiv:2104.00048
   Streun M, 2016, IEEE NUCL SCI CONF R
   Streun M., 2014, 2014 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), P1, DOI 10.1109/NSSMIC.2014.7430860
   Szewinski Jaroslaw, 2005, Proceedings of the SPIE - The International Society for Optical Engineering, V5948, p59480H, DOI 10.1117/12.622512
   Xilinx, 2020, Vivado Design Suite
NR 17
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 227
EP 230
DI 10.1109/LES.2023.3314148
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600016
DA 2024-08-05
ER

PT J
AU Marcelino, GM
   de Mattos, AMP
   Barcellos, JCE
   Ribeiro, BF
   Seman, LO
   Morsch, E
   Bezerra, EA
AF Marcelino, Gabriel Mariano
   de Mattos, Andre Martins Pio
   Barcellos, Joao Claudio Elsen
   Ribeiro, Brenda Fernandes
   Seman, Laio Oriel
   Filho, Edemar Morsch
   Bezerra, Eduardo Augusto
TI FloripaSat-2: An Open-Source Platform for CubeSats
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE CubeSat; nanosatellite; open-source; service platform
AB This letter presents the FloripaSat-2 platform, an open-source service platform already on its second version, including, but not limited to, onboard data handling (OBDH), telemetry, tracking and command (TTC), and electrical power system (EPS) modules. The platform is conceived to be general purpose, i.e., easily adaptable for missions with different payloads and requirements. In this context, an overview of the generic nanosatellite architecture, along with the ongoing missions in which it is being employed, is discussed, including the embedded systems, functionalities, and components. Also, the relevant source code is available in an online repository and can be used and expanded to different kinds of CubeSat missions. Finally, good practices regarding the development and a FlatSat proposal for faster testing of the subsystems are presented to aid engineers in testing and adapting the systems to their mission requirements.
C1 [Marcelino, Gabriel Mariano; de Mattos, Andre Martins Pio; Barcellos, Joao Claudio Elsen; Ribeiro, Brenda Fernandes; Seman, Laio Oriel; Bezerra, Eduardo Augusto] Univ Fed Santa Catarina, SpaceLab, BR-88040900 Florianopolis, SC, Brazil.
   [Seman, Laio Oriel] Univ Vale Itajai, Grad Program Appl Comp Sci, BR-88302901 Itajai, Brazil.
   [Filho, Edemar Morsch] Sao Paulo State Univ, Dept Aeronaut Engn, BR-13876750 Sao Paulo, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade do Vale do
   Itajai; Universidade Estadual Paulista
RP Seman, LO (corresponding author), Univ Fed Santa Catarina, SpaceLab, BR-88040900 Florianopolis, SC, Brazil.
EM gabriel.marcelino@spacelab.ufsc.br; andre.mattos@spacelab.ufsc.br;
   joao.claudio.barcellos@spacelab.ufsc.br; brenda.r@posgrad.ufsc.br;
   laio@univali.br; edemar.filho@unesp.br; eduardo.bezerra@spacelab.ufsc.br
RI Morsch Filho, Edemar/AAM-1455-2021; Camponogara, Eduardo/ABP-2743-2022
OI Morsch Filho, Edemar/0000-0003-2774-9866; Camponogara,
   Eduardo/0000-0002-0236-0689; Elsen Barcellos, Joao
   Claudio/0000-0002-2550-8674; Bezerra, Eduardo/0000-0002-2191-6064
FU Brazilian Space Agency (AEB)
FX No Statement Available
CR [Anonymous], ISIS on-board computer
   [Anonymous], Hercules
   [Anonymous], NanoDock DMC-3
   Botma PJ, 2013, AFRICON, P703
   Holliday M, 2022, IEEE T AERO ELEC SYS, V58, P2973, DOI 10.1109/TAES.2022.3142713
   Johnstone A., 2022, Rep. 14.1
   M. da Ciencia Tecnologia e Inovacoes/Agencia Espacial Brasileira, 2021, Criado o Programa Constelacao Catarina; Portarian 590
   Marcelino G, 2020, IEEE LAT AM T, V18, P249, DOI [10.1109/tla.2020.9085277, 10.1109/TLA.2019.9082235]
   Mattiello-Francisco F., 2018, P UN BRAZ S BAS SPAC, P1
   Praks J, 2021, ACTA ASTRONAUT, V187, P370, DOI 10.1016/j.actaastro.2020.11.042
   Queiroz K., 2018, HOLOS, V7, P132
   Rigo CA, 2019, 2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS)
   Viel F., 2022, IEEE Embedded Syst. Lett., DOI [10.1109/LES.20223191638, DOI 10.1109/LES.20223191638]
   Walsh S, 2021, AEROSPACE-BASEL, V8, DOI 10.3390/aerospace8090254
NR 14
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 77
EP 80
DI 10.1109/LES.2023.3260066
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800008
DA 2024-08-05
ER

PT J
AU Collini, L
   Ah-Kiow, J
   Pilato, C
   Karri, R
   Tan, BJM
AF Collini, Luca
   Ah-Kiow, Joey
   Pilato, Christian
   Karri, Ramesh
   Tan, Benjamin
TI Using Static Analysis for Enhancing HLS Security
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Security; Static analysis; Benchmark testing; Registers; Codes; Space
   exploration; Ciphers; Circuit synthesis; circuits; circuits and systems;
   computers and information processing; hardware; hardware security; high
   level synthesis
AB Due to the increasing complexity of modern integrated circuits, high-level synthesis (HLS) is becoming a key technology in hardware design. HLS uses optimizations to assist during design space exploration. However, some of them can introduce security weaknesses. We propose an approach that leverages static analysis to identify a class of weaknesses in HLS-generated code. We show that some of these weaknesses can be corrected through the automatic generation of HLS directives. We evaluate our approach by comparing the static analysis results with formal verification. Our results show that the static approach has the same accuracy as formal methods while being 3x to 200x faster.
C1 [Collini, Luca; Ah-Kiow, Joey; Karri, Ramesh] NYU, Ctr Cybersecur, New York, NY 11201 USA.
   [Ah-Kiow, Joey] Univ Calgary, Dept Elect & Software Engn, Calgary, AB T2N 1N4, Canada.
   [Pilato, Christian] Politecn Milan, Dipartimento Elett Informaz & Bioingn, Milan 20133, Italy.
C3 New York University; University of Calgary; Polytechnic University of
   Milan
RP Collini, L (corresponding author), NYU, Ctr Cybersecur, New York, NY 11201 USA.
EM lc4976@nyu.edu; joey.a@nyu.edu; christian.pilato@polimi.it;
   rkarri@nyu.edu; benjamin.tan1@ucalgary.ca
RI Collini, Luca/JXM-9660-2024
OI Collini, Luca/0000-0003-2367-6700; Tan, Benjamin/0000-0002-7642-3638
FU Intel Corporation
FX No Statement Available
CR Abderehman M, 2022, IEEE T COMPUT AID D, V41, P3661, DOI 10.1109/TCAD.2022.3200513
   Ahmad B, 2022, Arxiv, DOI arXiv:2209.01291
   Bartock M, 2022, Rep. NISTIR 8320
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Dessouky G, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P213
   github, Xilinx.com
   MITRE Corp. Bedford MA USA., 2022, CWE-CWE-1194: HardwareDesign (4.1)
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Pilato C, 2019, IEEE T VLSI SYST, V27, P913, DOI 10.1109/TVLSI.2018.2884742
   Pundir N, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3492345
   resources, Siemens.com
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Socha P, 2021, MICROPROCESS MICROSY, V85, DOI 10.1016/j.micpro.2021.104311
   Takamaeda-Yamazaki S., 2015, Applied Reconfigurable Computing, V9040, P451
NR 14
TC 0
Z9 0
U1 2
U2 2
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 166
EP 169
DI 10.1109/LES.2023.3329417
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600024
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Valente, G
   Muttillo, V
   Federici, F
   Pomante, L
   Di Mascio, T
AF Valente, Giacomo
   Muttillo, Vittoriano
   Federici, Fabio
   Pomante, Luigi
   Di Mascio, Tania
TI Analysis of Reconfiguration Delay in Heterogeneous Systems-on-Chip via
   Traffic Injection
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Delays; Field programmable gate arrays; Real-time systems; Random access
   memory; Interference channels; Quality of service; Memory management;
   Dynamic reconfiguration; field-programmable gate array (FPGA);
   system-on-chip (SoC)
AB Modern real-time systems started leveraging runtime reconfigurable architectures to reduce size, weight, and power while ensuring predictability. However, the time to reconfigure a platform (referred to as reconfiguration delay) is non-negligible and subject to fluctuations caused by conflicts in accessing shared components during the reconfiguration process. Different from existing solutions that impact either system resources or system performance, in this letter, we propose an approach, together with its supporting tools, allowing to characterize the reconfiguration delay and to be able to capture and produce evidence of the actual impact of the resource contention. In addition, we report the experiments of the proposed approach in a representative configuration on a Xilinx Zynq Ultrascale+ MPSoC; results show that conflicts can impact the reconfiguration delay at most by 230%.
C1 [Valente, Giacomo; Pomante, Luigi; Di Mascio, Tania] Univ Aquila, Dept Informat Engn Comp Sci & Math, I-67100 Laquila, Italy.
   [Muttillo, Vittoriano] Univ Teramo, Dept Polit Sci, I-64100 Teramo, Italy.
   [Federici, Fabio] Collins Aerosp, Appl Res & Technol, I-00185 Rome, Italy.
C3 University of L'Aquila; University of Teramo
RP Valente, G (corresponding author), Univ Aquila, Dept Informat Engn Comp Sci & Math, I-67100 Laquila, Italy.
EM giacomo.valente@univaq.it
RI ; Di Mascio, Tania/M-9725-2016
OI Federici, Fabio/0000-0003-4179-3986; Di Mascio,
   Tania/0000-0002-8069-1168; Valente, Giacomo/0000-0002-0155-3788
CR Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P1, DOI [10.1109/RTSS.2016.37, 10.1109/RTSS.2016.010]
   Chellappa R, 2022, Johns Hopkins Wavele, P1, DOI 10.1353/book.100180
   Damschen M, 2017, IEEE EMBED SYST LETT, V9, P77, DOI 10.1109/LES.2017.2714844
   Damschen M, 2017, IEEE T VLSI SYST, V25, P294, DOI 10.1109/TVLSI.2016.2572304
   Dandrea G., 2019, P 8 MED C EMB COMP, P1
   De La Cruz R., 2022, P 11 EUR C EMB REAL, P1
   Dorr Tobias, 2019, Applied Reconfigurable Computing. 15th International Symposium, ARC 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11444), P96, DOI 10.1007/978-3-030-17227-5_8
   EASA, 2022, General acceptable means of compliance for airworthiness ofproducts, parts and appliances
   Gantel L, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10172148
   Manev K, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P179, DOI 10.1109/ICFPT47387.2019.00029
   Papadimitriou K., 2011, ACMTrans. Reconfigurable Technol. Syst., V4, P1
   Pezzarossa L, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P92, DOI 10.1109/ISORC.2017.3
   Valente G, 2021, IEEE EMBED SYST LETT, V13, P102, DOI 10.1109/LES.2020.3004302
   Xilinx, 2022, Zynq ultrascale+ technical reference manual
NR 14
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 162
EP 165
DI 10.1109/LES.2023.3305401
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600019
DA 2024-08-05
ER

PT J
AU Yu, XL
   He, J
   Li, QH
   Zhang, B
   Wang, XL
   Wang, Q
   Huo, ZL
AF Yu, Xiaolei
   He, Jing
   Li, Qianhui
   Zhang, Bo
   Wang, Xianliang
   Wang, Qi
   Huo, Zongliang
TI DMMC: A Polar Code Construction Method for Improving Performance in TLC
   NAND Flash
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Polar codes; Ash; Three-dimensional displays; Monte Carlo methods;
   Decoding; Flash memories; Encoding; 3-D TLC NAND flash memory; error
   correction; Monte Carlo; Polar Code
AB The 3-D TLC NAND flash memory significantly increases the storage capacity but makes data more prone to errors. To address the reliability problem, Polar Code is one coding method that can reach the channel capacity (Arikan 2009). However, the 3-D NAND flash memory channel is uncertain due to the variation of retention time and program/erase(P/E) cycle. So it is difficult to construct a Polar Code in the NAND flash memory. This letter proposes a new Polar Code construction method called dynamic merge Monte Carlo (DMMC). DMMC uses the Monte Carlo method to obtain the optimal Polar Code construction and then reduces the space overhead by combining similar construction so that it can be used in flash memory systems. Compared with the conventional method, the uncorrectable bit error rate (UBER) of the proposed method can reduce by up to 90.5%, and the read latency can reduce by more than 50%.
C1 [Yu, Xiaolei; He, Jing; Li, Qianhui; Zhang, Bo; Wang, Xianliang] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China.
   [Yu, Xiaolei; He, Jing; Li, Qianhui; Zhang, Bo; Wang, Xianliang] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China.
   [Wang, Qi; Huo, Zongliang] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China.
   [Huo, Zongliang] Yangtze Memory Technol Co Ltd, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Microelectronics, CAS; Chinese
   Academy of Sciences; University of Chinese Academy of Sciences, CAS;
   Chinese Academy of Sciences; Institute of Microelectronics, CAS
RP Huo, ZL (corresponding author), Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China.
EM yuxiaolei@ime.ac.cn; hejing@ime.ac.cn; liqianhui@ime.ac.cn;
   zhangbo@ime.ac.cn; wangxianliang@ime.ac.cn; wangqi1@ime.ac.cn;
   huozongliang@ime.ac.cn
CR [Anonymous], 2013, UMass trace repository
   Arikan E, 2009, IEEE T INFORM THEORY, V55, P3051, DOI 10.1109/TIT.2009.2021379
   Baglee D. A, 2007, P 22 INT REL PHYS S, P152
   Bian J., 2019, P IEEE 4 INT C COMP, P11
   Cai Y, 2012, DES AUT TEST EUROPE, P521
   Compagnoni CM, 2010, INT RELIAB PHY SYM, P604, DOI 10.1109/IRPS.2010.5488762
   Nguyen DP, 2019, ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), P621, DOI 10.1109/ISCIT.2019.8905168
   Jiang YY, 2020, IEEE COMMUN LETT, V24, P244, DOI 10.1109/LCOMM.2019.2953034
   Li Y, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTING, NETWORKING AND COMMUNICATIONS (ICNC), P608, DOI 10.1109/ICCNC.2015.7069414
   Ma CL, 2022, IEEE T COMPUT AID D, V41, P3276, DOI 10.1109/TCAD.2021.3123177
   Wu DL, 2014, IEEE COMMUN LETT, V18, P1099, DOI 10.1109/LCOMM.2014.2325811
NR 11
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 146
EP 149
DI 10.1109/LES.2023.3270727
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600029
DA 2024-08-05
ER

PT J
AU Aizaz, Z
   Khare, K
   Tirmizi, A
AF Aizaz, Zainab
   Khare, Kavita
   Tirmizi, Aizaz
TI Approximate Row-Merging-Based Multipliers for Neural Network
   Acceleration on FPGAs
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Field programmable gate arrays; Application specific integrated
   circuits; Hardware; Table lookup; Fabrics; Energy efficiency;
   Convolutional neural networks; Field programmable gate array (FPGA);
   machine learning; softcore multiplier
ID AREA
AB Multipliers are one of the most power-hungry arithmetic circuits on hardware neural network accelerators on field programmable gate array (FPGA). In this letter, design of hardware-efficient softcore multipliers using adaptive logic modules (ALM) is presented. Two partial products (PP) are added using a Karnaugh map (Kmap) to fit on one Intel FPGA ALM in such a way that two consecutive rows of Booth PP matrix are merged. 29.26% energy savings are observed by AR-44 compared to the exact multiplier with a drop of 0.63% accuracy on VGG16 convolutional neural network.
C1 [Aizaz, Zainab; Khare, Kavita] Maulana Azad Natl Inst Technol, Dept Elect & Commun Engn, Bhopal 462003, India.
   [Tirmizi, Aizaz] IES Coll Technol, Dept Elect & Commun Engn, Bhopal 462044, India.
C3 National Institute of Technology (NIT System); Maulana Azad National
   Institute of Technology Bhopal
RP Aizaz, Z (corresponding author), Maulana Azad Natl Inst Technol, Dept Elect & Commun Engn, Bhopal 462003, India.
EM aizazzainab@gmail.com; kavita_khare1@yahoo.co.in
CR Aizaz Z, 2022, IEEE T CIRCUITS-II, V69, P579, DOI 10.1109/TCSII.2021.3094910
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   Lentaris G, 2020, IEEE I C ELECT CIRC, DOI 10.1109/icecs49266.2020.9294869
   Liu WQ, 2017, IEEE T COMPUT, V66, P1435, DOI 10.1109/TC.2017.2672976
   Ullah S, 2021, IEEE T COMPUT, V70, P384, DOI 10.1109/TC.2020.2988404
   Venieris SI, 2017, I C FIELD PROG LOGIC
NR 6
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 126
EP 129
DI 10.1109/LES.2023.3304678
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600041
DA 2024-08-05
ER

PT J
AU Castro, L
   Silveira, J
   Zeli, R
   Araújo, V
   Guedes, M
   Lazari, D
   Azevedo, R
   Wanner, L
AF Castro, Lucas
   Silveira, Jonathas
   Zeli, Rodrigo
   Araujo, Victor
   Guedes, Marcelo
   Lazari, Daniel
   Azevedo, Rodolfo
   Wanner, Lucas
TI Exploring Dynamic Duty Cycling for Energy Efficiency in Coherent DSP
   ASIC
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Heuristic algorithms; Power dissipation; Transceivers; Logic gates;
   Frequency estimation; Signal processing algorithms; Optical fibers;
   Carrier frequency offset (CFO); coherent optics; digital coherent optic
   (DCO) transceivers; digital signal processing; duty cycle control;
   dynamic duty cycle; energy efficiency
AB In coherent optics transmission systems, the digital signal processor (DSP) application-specific integrated circuit (ASIC) is the most power-hungry part of the optical transceiver. Already in the edge of transistor technology, to achieve the power budget, we must look for opportunities to further optimize the designs. This letter explores a dynamic duty cycle for reducing the consumption in the pipeline of such DSP ASICs. We exploit the characteristics of estimator algorithms to introduce a dynamic duty cycle, reducing the mean consumption of designs originally constrained only for worst-case scenarios. We present the methodology to implement duty cycle control using the carrier frequency offset estimator (CFE) algorithm as case study, achieving in simulation level from 22% to 74% power consumption reduction in this algorithm, varying on-chip operation conditions.
C1 [Castro, Lucas; Silveira, Jonathas] Univ Estadual Campinas, Inst Comp, Lab Comp Syst, BR-13083970 Campinas, Brazil.
   [Castro, Lucas; Silveira, Jonathas; Zeli, Rodrigo; Lazari, Daniel] Lumentum Operat LLC, Integrated Circuit Engn DSP Dept, BR-13097160 Campinas, Brazil.
   [Araujo, Victor; Guedes, Marcelo; Azevedo, Rodolfo; Wanner, Lucas] Univ Estadual Campinas, Inst Comp, Lab Comp Syst, BR-13083970 Campinas, Brazil.
C3 Universidade Estadual de Campinas; Universidade Estadual de Campinas
RP Castro, L (corresponding author), Univ Estadual Campinas, Inst Comp, Lab Comp Syst, BR-13083970 Campinas, Brazil.; Castro, L (corresponding author), Lumentum Operat LLC, Integrated Circuit Engn DSP Dept, BR-13097160 Campinas, Brazil.
EM lucas.castro@lumentum.com; rodolfo.azevedo@unicamp.br; wanner@unicamp.br
RI Wanner, Lucas/G-7496-2015
OI Wanner, Lucas/0000-0002-5564-698X
FU Lumentum Operations LLC
FX No Statement Available
CR [Anonymous], 2020, OIF400ZR010
   [Anonymous], 2013, White Paper
   Bhanushali K., 2015, P 2015 S INT S PHYS, P165, DOI DOI 10.1145/2717764.2717782
   Ciblat P, 2006, IEEE T COMMUN, V54, P1725, DOI 10.1109/TCOMM.2006.881341
   Kikuchi K, 2016, J LIGHTWAVE TECHNOL, V34, P157, DOI 10.1109/JLT.2015.2463719
   Liu YX, 2019, J NETW COMPUT APPL, V131, P16, DOI 10.1016/j.jnca.2019.01.022
   Merlin CJ, 2010, IEEE T MOBILE COMPUT, V9, P1508, DOI 10.1109/TMC.2010.116
   Ribeiro V. B., 2012, Ph.D. dissertation
   Savory SJ, 2010, IEEE J SEL TOP QUANT, V16, P1164, DOI 10.1109/JSTQE.2010.2044751
   Sergienko A. B., 2010, Proceedings of the IEEE East-West Design & Test Symposium (EWDTS 2010), P278, DOI 10.1109/EWDTS.2010.5742136
   Srivastava A., 2020, OpenZR+ Specifications, Version 1.0
   Tauber D, 2023, J LIGHTWAVE TECHNOL, V41, P1139, DOI 10.1109/JLT.2023.3235820
   Xiang XM, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719841870
NR 13
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 202
EP 205
DI 10.1109/LES.2023.3322301
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600020
DA 2024-08-05
ER

PT J
AU Dawji, Y
   Wu, ZP
   Beyene, A
   Hammad, K
   Ghafar-Zadeh, E
   Magierowski, S
AF Dawji, Yunus
   Wu, Zhongpan
   Beyene, Abel
   Hammad, Karim
   Ghafar-Zadeh, Ebrahim
   Magierowski, Sebastian
TI An SoC Design for Future Mobile DNA Detection
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE DNA; Bioinformatics; Sequential analysis; Hardware; Random access
   memory; Codes; System-on-chip; DNA sequencing; embedded computing;
   hardware acceleration; system-on-chip (SoC)
ID TIME
AB Existing miniature DNA sequencing devices hold significant promise to serve as mobile/personal genomic analysis systems in the future. But a key challenge to this vision is the absence of adequate low-power bioinformatic computing ability within the sequencing device itself. In this letter, we discuss the design and demonstrate a system-on-chip (SoC) based on an accelerated RISC-V core for such a task. The chip was fabricated in 22-nm CMOS and executes almost 10x faster than a commercial mobile processor on a DNA sequence detection task while achieving 200x better energy efficiency.
C1 [Dawji, Yunus; Wu, Zhongpan; Beyene, Abel; Hammad, Karim; Ghafar-Zadeh, Ebrahim; Magierowski, Sebastian] York Univ, Dept Elect Engn & Comp Sci, Toronto, ON M3J 1P3, Canada.
   [Hammad, Karim] Arab Acad Sci Technol & Maritime Transport, Dept Elect & Commun Engn, Cairo 4471344, Egypt.
C3 York University - Canada; Egyptian Knowledge Bank (EKB); Arab Academy
   for Science, Technology & Maritime Transport
RP Hammad, K (corresponding author), Arab Acad Sci Technol & Maritime Transport, Dept Elect & Commun Engn, Cairo 4471344, Egypt.
EM khammad@aast.edu; magiero@eecs.yorku.ca
OI Hammad, Karim/0000-0002-2311-3230
FU SSHRC-NSERC
FX No Statement Available
CR [Anonymous], 2022, Data Sheet DS891 (V1.7)
   Asanovic K., 2016, Rep. UCB/EECS-2016-17
   Auer G, 2011, IEEE WIREL COMMUN, V18, P40, DOI 10.1109/MWC.2011.6056691
   Clarke J., 2019, Nanopore Sequencing: An Introduction, P75
   Dawji Y, 2021, IEEE ACCESS, V9, P155543, DOI 10.1109/ACCESS.2021.3129171
   Durbin R, 1998, BIOL SEQUENCE ANAL P
   Erlich Y, 2015, GENOME RES, V25, P1411, DOI 10.1101/gr.191692.115
   Oxford Nanopore Tech. Oxford U.K., 2023, MinION MKIB IT Requirements
   Quick J, 2016, NATURE, V530, P228, DOI 10.1038/nature16996
   Taylor MB, 2018, DES AUT CON, DOI 10.1145/3195970.3199848
   Vega M. B., 2017, P WORKSH COMP ARCH R, P1
   Waterman A., 2019, The risc-v instruction set manual, volume i: User-level isa, document version 20191213, VI
   Wu C.-H., 2017, IEEE Trans.Biomed. Circuits Syst., V11, P6
   Wu ZP, 2020, IEEE T BIOMED CIRC S, V14, P65, DOI 10.1109/TBCAS.2019.2958049
NR 14
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 86
EP 89
DI 10.1109/LES.2023.3321587
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600035
DA 2024-08-05
ER

PT J
AU Mishra, R
   Okade, M
   Mahapatraruby, K
AF Mishra, Ruby
   Okade, Manish
   Mahapatraruby, Kamalakanta
TI Novel Substitution Box Architectural Synthesis for Lightweight Block
   Ciphers
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Ciphers; Logic gates; Boolean functions; Delays; Microprocessors;
   Libraries; Standards; Binary decision diagram; lightweight cipher;
   positive Davio expansion; Reed-Muller structure; Shannon decomposition;
   substitution box
ID COMPOSITE FIELD; INVERSION
AB This letter proposes three novel substitution box (S-box) architectures for lightweight block ciphers. The proposed S-box architectures are based on the Boolean decomposition to achieve the design tradeoffs. Absorption of the Terminal Nodes property, positive Davio expansion, and Shannon decomposition are explored for the three S-box architectures. The proposed S-box variants are included in the SPN layer of the Midori-64 block cipher to validate their utility for a lightweight cipher. Also, to demonstrate the generality of the proposed logic decomposition approaches, the proposed work is expanded to the composite field architectures for the S-box of AES-128. Compared with state-of-the-art designs, the proposed designs exhibit a reduction of 66%, 36%, and 21% for energy, delay, and power metrics.
C1 [Mishra, Ruby; Okade, Manish; Mahapatraruby, Kamalakanta] Natl Inst Technol Rourkela, Dept Elect & Commun Engn, Rourkela 769008, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Rourkela
RP Mishra, R (corresponding author), Natl Inst Technol Rourkela, Dept Elect & Commun Engn, Rourkela 769008, India.
EM rubymishrabgr1@gmail.com
RI ; Mahapatra, Kamalakanta/M-8864-2018
OI Mishra, Ruby/0000-0002-7331-281X; Mahapatra,
   Kamalakanta/0000-0003-4917-7088
CR Aghaie A, 2017, IEEE T VLSI SYST, V25, P1528, DOI 10.1109/TVLSI.2016.2633412
   AKERS SB, 1978, IEEE T COMPUT, V27, P509, DOI 10.1109/TC.1978.1675141
   Banik S, 2015, LECT NOTES COMPUT SC, V9453, P411, DOI 10.1007/978-3-662-48800-3_17
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Canright D, 2005, LECT NOTES COMPUT SC, V3659, P441
   Chu ZF, 2020, IEEE T COMPUT AID D, V39, P1621, DOI 10.1109/TCAD.2019.2925392
   Fey G, 2006, IEEE T COMPUT AID D, V25, P4, DOI 10.1109/TCAD.2005.852662
   Kermani MM, 2018, IEEE T COMPUT AID D, V37, P696, DOI 10.1109/TCAD.2017.2717791
   Lara-Nino Carlos Andres, 2018, Information and Communications Security. 20th International Conference, ICICS 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11149), P745, DOI 10.1007/978-3-030-01950-1_45
   Machado L, 2020, IEEE T COMPUT AID D, V39, P213, DOI 10.1109/TCAD.2018.2878187
   Matos JM, 2019, IEEE T COMPUT AID D, V38, P692, DOI 10.1109/TCAD.2018.2818709
   Mozaffari-Kermani Mehran, 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P80, DOI 10.1109/FDTC.2011.11
   Mozaffari-Kermani M, 2011, INT SYM DEFEC FAU TO, P325, DOI 10.1109/DFT.2011.60
   Nogami Y, 2010, LECT NOTES COMPUT SC, V6225, P234, DOI 10.1007/978-3-642-15031-9_16
   Pradeep A, 2019, IEEE EMBED SYST LETT, V11, P85, DOI 10.1109/LES.2019.2899113
   Sasao T., 1993, Logic Synthesis and Optimization, chapter Logic Synthesis with EXOR Gates, P259
   Subramanian S, 2017, IEEE T COMPUT AID D, V36, P1750, DOI 10.1109/TCAD.2017.2661811
   Zhang XM, 2006, IEEE T CIRCUITS-II, V53, P1153, DOI 10.1109/TCSII.2006.882217
NR 18
TC 1
Z9 1
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 90
EP 93
DI 10.1109/LES.2023.3249291
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600004
DA 2024-08-05
ER

PT J
AU Salinas, G
   Pichardo, E
   Vázquez, AA
   Avalos, JG
   Sánchez, G
AF Salinas, Guillermo
   Pichardo, Eduardo
   Vazquez, Angel A.
   Avalos, Juan G.
   Sanchez, Giovanny
TI Grey Wolf Optimization Algorithm for Embedded Adaptive Filtering
   Applications
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Statistics; Sociology; Acoustics; Echo cancellers; Metaheuristics;
   Optimization; Adaptive systems; Acoustic echo cancelation; adaptive
   filtering; grey wolf optimization (GWO) algorithm; particle swarm
   optimization (PSO) algorithm; system identification
ID SYSTEMS
AB Nowadays, metaheuristic algorithms have been emerged as a potential solution in adaptive filtering applications since they offer good convergence properties. Nonetheless, most of them fall into a local minimum since their optimization is based on a single-solution technique. As a consequence, these algorithms present a high misadjustment level and require a large population to find the optimal solution. Recently, the grey wolf optimization (GWO) algorithm has emerged as a potential solution since it requires a smaller population and possesses a stronger global optimization ability with lesser control parameters. From an engineering perspective, its compactness is an attractive feature. Therefore, this opens new horizons in the implementation of this algorithm in resource-constrained devices. In this letter, we present for the first time the use of the GWO algorithm for system identification and acoustic echo canceller (AEC) and its implementation in a field programmable gate array (FPGA) device to validate its effectiveness. Our results show that the use of the GWO algorithm achieves lower steady-state mean square error (MSE) and requires less computational resources when compared with one of the most used metaheuristic algorithm.
C1 [Salinas, Guillermo; Pichardo, Eduardo; Vazquez, Angel A.; Avalos, Juan G.; Sanchez, Giovanny] Inst Politecn Nacl, ESIME Culhuacan, Mexico City 04440, DF, Mexico.
C3 Instituto Politecnico Nacional - Mexico
RP Avalos, JG; Sánchez, G (corresponding author), Inst Politecn Nacl, ESIME Culhuacan, Mexico City 04440, DF, Mexico.
EM gsalinasr1500@alumno.ipn.mx; edua_95pim@hotmail.es;
   avazquezp1301@alumno.ipn.mx; javaloso@ipn.mx; gsanchezriv@ipn.mx
RI Avalos-Ochoa, J. G./R-5609-2018
OI Avalos-Ochoa, J. G./0000-0001-8516-2524; Pichardo,
   Eduardo/0000-0003-4377-9846; Vazquez Pina, Angel
   Alfonso/0000-0002-7856-2842
FU Instituto Politcnico Nacional, Mexico city
FX No Statement Available
CR Acharya UK, 2019, PROCEEDINGS OF THE 2019 6TH INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), P94
   [Anonymous], 2016, DE0-CVUserManual
   Choi JH, 2013, ELECTRON LETT, V49, P1149, DOI 10.1049/el.2013.1790
   Diniz P. S, 2020, Adaptive Filtering
   Faris H, 2018, NEURAL COMPUT APPL, V30, P413, DOI 10.1007/s00521-017-3272-5
   Martins WA, 2017, SIGNAL PROCESS, V134, P285, DOI 10.1016/j.sigpro.2016.11.025
   Meena SR, 2020, J STAT MANAG SYST, V23, P157, DOI 10.1080/09720510.2020.1721634
   Mirjalili S, 2014, ADV ENG SOFTW, V69, P46, DOI 10.1016/j.advengsoft.2013.12.007
   Ortiz A, 2021, APPL SOFT COMPUT, V113, DOI 10.1016/j.asoc.2021.107908
   Paleologu C, 2008, IEEE SIGNAL PROC LET, V15, P5, DOI 10.1109/LSP.2007.910276
   Precup RE, 2017, IEEE T IND ELECTRON, V64, P527, DOI 10.1109/TIE.2016.2607698
   Rout NK, 2012, IEEE T INSTRUM MEAS, V61, P554, DOI 10.1109/TIM.2011.2169180
   Sanchez G, 2020, APPL SOFT COMPUT, V91, DOI 10.1016/j.asoc.2020.106233
   Senel FA, 2019, ENG COMPUT-GERMANY, V35, P1359, DOI 10.1007/s00366-018-0668-5
   Verma B., 2020, SNAppl. Sci., V2, P1
   Yu N, 2021, J LOW FREQ NOISE V A, V40, P524, DOI 10.1177/1461348419901084
NR 16
TC 4
Z9 4
U1 3
U2 3
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 33
EP 36
DI 10.1109/LES.2022.3230364
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800019
DA 2024-08-05
ER

PT J
AU Idrees, M
   Khalid, S
   Abdulrehman, M
   Mushtaq, B
   Najam, AI
   Alhaisoni, M
AF Idrees, Muhammad
   Khalid, Sohail
   Abdulrehman, Muhammad
   Mushtaq, Bilal
   Najam, Ali Imran
   Alhaisoni, Majed
TI Design of a Stub-Loaded Coupled Line Diplexer for IoT-Based Applications
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Band-pass filters; Resonators; Passband; Resonator filters; Microstrip;
   Impedance; Resonant frequency; Bandpass response; multiplexer; resonant
   filter; wireless communication
ID MICROSTRIP DIPLEXER
AB This letter presents the design of a microstrip-based diplexer for the applications of the Internet of Things (IoT). By incorporating stub-loaded coupled line resonators, the diplexer achieves significant enhancements in its passband performance. Specifically engineered to operate at precise frequencies of 2.55 and 3.94 GHz, the diplexer demonstrates improved isolation and selectivity through the integration of five transmission poles (TPs). A comprehensive analysis is conducted, evaluating crucial parameters, such as size, insertion loss, return loss, and isolation. The diplexer is fabricated on a compact Rogers Duroid 5880 substrate, and experimental measurements validate its effectiveness, exhibiting a low insertion loss of 0.3 dB at 2.55 GHz and 0.4 dB at 3.94 GHz, in close agreement with simulated predictions. The proposed design, featuring stub-loaded coupled line resonators, showcases highly promising passband characteristics, making it a compelling solution for efficient multiplexing of diverse frequency bands in wireless communication applications within the IoT and network-on-chip (NoC) domains.
C1 [Idrees, Muhammad; Khalid, Sohail; Abdulrehman, Muhammad; Mushtaq, Bilal] Riphah Int Univ, Elect Engn Dept, Islamabad 46000, Pakistan.
   [Najam, Ali Imran] Natl Elect Complex Pakistan, Islamabad, Pakistan.
   [Alhaisoni, Majed] Princess Nourah bint Abdulrahman Univ, Dept Informat Syst, Coll Comp & Informat Sci, Riyadh 11564, Saudi Arabia.
C3 Princess Nourah bint Abdulrahman University
RP Abdulrehman, M (corresponding author), Riphah Int Univ, Elect Engn Dept, Islamabad 46000, Pakistan.
EM scorpioscor45@gmail.com; s.khalid@riphah.edu.pk;
   mabdul.rehman@riphah.edu.pk; bilalmushtaq88@outlook.com;
   alimranajam@gmail.com; MAlhaisoni@pnu.edu.sa
RI Mushtaq, Bilal/KOC-3427-2024
OI Mushtaq, Bilal/0000-0003-4947-5018; Khalid, Sohail/0000-0003-3907-0236;
   Abdul Rehman, Muhammad/0000-0003-1219-8432
CR AbdulRehman M, 2018, ELECTRON LETT, V54, P1126, DOI 10.1049/el.2018.5240
   [Anonymous], 2015, Int. J. Electron. Commun. Eng., V9, P41, DOI [10.5281/zenodo.1338062.9A, DOI 10.5281/ZENODO.1338062.9A]
   Chen CF, 2021, IEEE ACCESS, V9, P53232, DOI 10.1109/ACCESS.2021.3070319
   Chen CF, 2014, IEEE MICROW WIREL CO, V24, P851, DOI 10.1109/LMWC.2014.2361684
   Chinig A., 2017, J. Microw. Optoelectron. Electromagn. Appl., V16, P966, DOI 10.1590/2179-10742017v16i4968
   Chinig A., 2016, J. Microw. Optoelectron. Electromagn. Appl., V15, P65, DOI 10.1590/2179-10742016v15i2602
   Chuang ML, 2011, IEEE MICROW WIREL CO, V21, P583, DOI 10.1109/LMWC.2011.2168949
   Dhwaj K, 2018, IEEE ANTENN WIREL PR, V17, P1783, DOI 10.1109/LAWP.2018.2866786
   Guan XH, 2019, IEEE ACCESS, V7, P119681, DOI 10.1109/ACCESS.2019.2936553
   Hussein HA, 2021, ELEKTRON ELEKTROTECH, V27, P34, DOI 10.5755/j02.eie.28942
   Liu HW, 2013, IEEE MICROW WIREL CO, V23, P75, DOI 10.1109/LMWC.2013.2238912
   Mushtaq M. A., 2023, P 4 INT C COMP MATH, P1
   Mushtaq S., 2022, IEEE Access, V10
   Rehman S., 2022, PLoS ONE, V17
   Rezaei A, 2019, ANALOG INTEGR CIRC S, V98, P409, DOI 10.1007/s10470-018-1365-4
   Shirkhar MM, 2022, WIRELESS PERS COMMUN, V122, P2463, DOI 10.1007/s11277-021-09002-0
   Zhang P, 2021, ELECTROMAGNETICS, V41, P167, DOI 10.1080/02726343.2021.1903204
   Zou JY, 2012, IEEE MICROW WIREL CO, V22, P354, DOI 10.1109/LMWC.2012.2199974
NR 18
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 186
EP 189
DI 10.1109/LES.2023.3325578
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600001
DA 2024-08-05
ER

PT J
AU Kwon, J
   Lee, J
   Kim, H
AF Kwon, Jinse
   Lee, Jemin
   Kim, Hyungshin
TI Pipelining of a Mobile SoC and an External NPU for Accelerating CNN
   Inference
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Performance evaluation; Software algorithms; Throughput; Libraries;
   Hardware; Software; System-on-chip; Convolutional neural network (CNN);
   inference pipelining; model slicing; neural processing unit (NPU)
   pipelining
AB Convolutional neural networks (CNNs) algorithms are increasingly being deployed on edge devices with the co-growth of hardware and software. Deploying CNNs on resource-constrained devices often requires optimization of CPUs and GPUs. While a dedicated hardware, such as a neural processing unit (NPU), has been successfully introduced, cooperative methods between CPU, GPU, and NPU are still immature. In this letter, we propose two approaches to optimize the integration of a mobile system-on-chip (SoC) with an external NPU (eNPU) to achieve harmonious pipelining and enhance inference speed and throughput. The first approach involves a basic linear algebra subprogram library search scheme to allocate optimal libraries per layer on the host side, while the second approach optimizes performance by searching for model slice points. We utilize CPU-based NNPACK, OpenBLAS, and GPU-based CLBlast as computing libraries that are automatically allocated. The entire neural network (NN) is optimally split into two segments based on the characteristics of the NN layers and hardware performance. We evaluated our algorithm on various mobile devices, including the Hikey-970, Hikey-960, and Firefly-rk3399. Through experiments, we show that the proposed pipeline inference method reduces latency by 10% and increases throughput by more than 17% compared to parallel execution on an eNPU and SoC.
C1 [Kwon, Jinse; Kim, Hyungshin] Chungnam Natl Univ, Dept Comp Sci & Engn, Daejeon 34134, South Korea.
   [Lee, Jemin] Univ Sci & Technol, Dept Artificial Intelligence, Daejeon 34113, South Korea.
   [Lee, Jemin] Elect & Telecommun Res Inst, Artificial Intelligence Comp Res Lab, Daejeon 34129, South Korea.
C3 Chungnam National University; University of Science & Technology (UST);
   Electronics & Telecommunications Research Institute - Korea (ETRI)
RP Kim, H (corresponding author), Chungnam Natl Univ, Dept Comp Sci & Engn, Daejeon 34134, South Korea.
EM kwonse@cnu.ac.kr; leejaymin@etri.re.kr; hyungshin@cnu.ac.kr
FU Korea Research Institute for Defense Technology Planning and Advancement
   (KRIT)
FX No Statement Available
CR BELLMAN R, 1966, SCIENCE, V153, P34, DOI 10.1126/science.153.3731.34
   coral.ai, The coral USB accelerator
   github, NNPACK: An acceleration package for neural network
   github, Accelerate deep learning development at the edge
   github, OpenBLAS: An optimized BLAS library
   Gonçalves LR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358174
   Han M, 2019, INT CONFER PARA, P165, DOI 10.1109/PACT.2019.00021
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde G, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3105925
   Hochstetler J, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P341, DOI 10.1109/SEC.2018.00038
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Modasshir M, 2018, 2018 15TH CONFERENCE ON COMPUTER AND ROBOT VISION (CRV), P383, DOI 10.1109/CRV.2018.00060
   Motamedi M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126555
   Nugteren C, 2018, IWOCL'18: PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON OPENCL, P22, DOI 10.1145/3204919.3204924
   Winograd S., 1980, ARITHMETIC COMPLEXIT, V33
NR 16
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 150
EP 153
DI 10.1109/LES.2023.3305016
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600039
DA 2024-08-05
ER

PT J
AU Gagliardi, L
   Di Nardo, F
   Sanca, GA
   Izraelevitch, F
   Cveczilberg, M
   Golmar, F
AF Gagliardi, L.
   Di Nardo, F.
   Sanca, G. A.
   Izraelevitch, F.
   Cveczilberg, M.
   Golmar, F.
TI LabOSat-02: Hardware and Firmware Development of an On-Board Computer
   for Small Satellites
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Payloads; Temperature sensors; Temperature measurement;
   Microprogramming; Telemetry; Sensors; Random access memory; Firmware;
   hardware; on-board computer (OBC); operation modes; small satellites;
   space mission
AB Laboratory-on-a-satellite (LabOSat) is an applied research group whose main goal is to increase the technology readiness level of electronic devices and systems for their use in space. To achieve this objective, the group designs and fabricates satellite payloads. Between 2014 and 2020 LabOSat has participated in nine missions in orbit. In recent years, LabOSat started the development of LabOSat-02, a payload controller designed for small satellites. In this brief communication, LabOSat-02 hardware and firmware design is described and presented.
C1 [Gagliardi, L.; Izraelevitch, F.; Cveczilberg, M.; Golmar, F.] UNSAM, ICIFI, CONICET, RA-1650 Buenos Aires, DF, Argentina.
   [Di Nardo, F.; Sanca, G. A.] UNSAM, ECyT, RA-1650 San Martin, Argentina.
C3 Consejo Nacional de Investigaciones Cientificas y Tecnicas (CONICET)
RP Gagliardi, L (corresponding author), UNSAM, ICIFI, CONICET, RA-1650 Buenos Aires, DF, Argentina.
EM lgagliardi@unsam.edu.ar; fededinardo2@gmail.com; gsanca@unsam.edu.ar;
   fhi@unsam.edu.ar; mcvec@unsam.edu.ar; fgolmar@unsam.edu.ar
OI Gagliardi, Leandro/0000-0002-1057-6156; Sanca, Gabriel
   Andres/0000-0002-5571-5631
FU National Agency for the Promotion of Research, Technological Development
   and Innovation, MinCyT
FX No Statement Available
CR Barella M., 2016, P 7 ARG C EMB SYST C, P1
   Gebelein J, 2016, 2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS)
   Leppinen H., 2014, P SMALL SAT SYST SER, P1
   Lipovetzky J., 2017, P 1 IAA LAT AM S SMA
   Prasad A, 2020, AEROSP CONF PROC, DOI 10.1109/aero47225.2020.9172773
   Sanca G. A., 2017, P 1 LAT AM S INT AC, V1, P1
   Sünter I, 2016, IEEE AERO EL SYS MAG, V31, P36, DOI 10.1109/MAES.2016.150162
   Wang ZQ, 2020, PROCEEDINGS OF 2020 IEEE 4TH INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2020), P43, DOI 10.1109/ITNEC48623.2020.9084675
NR 8
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 37
EP 40
DI 10.1109/LES.2023.3238187
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800006
DA 2024-08-05
ER

PT J
AU Mogahed, HS
   Ibrahim, MM
AF Mogahed, Hussein Sh
   Ibrahim, Mona M.
TI Development of a Motion Controller for the Electric Wheelchair of
   Quadriplegic Patients Using Head Movements Recognition
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Wheelchairs; Runtime; Mobile robots; Training; Standards; Motion
   measurement; Magnetic heads; Head gestures; inertial measurement unit
   (IMU); pattern recognition; quadriplegia; threshold; wheelchair
ID PEOPLE; SYSTEM
AB The robotic wheelchair is designed to allow independent movement for patients with severe musculoskeletal and neuromuscular disorders that interfere with normal wheelchair propulsion by hands. Control of the movement of the wheelchair necessities residual motion of the upper extremity which was not applicable for patients with upper extremity disability as in Quadriplegic patients. Several research efforts have been proposed to help quadriplegic patients independently use the robotic wheelchair. However, the proposed solutions had many problems with accuracy, simplicity, and cost. The current work aims to build an accurate, simple, and low-cost control system for robotic wheelchairs using head movement. The proposed system was based on the use of the MEMs inertial measurement unit (IMU) to sense the head movement gestures and transfer the gestures into signals to control the wheelchair movements. A new lightweight algorithm for the detection of head gestures was proposed to improve the system's accuracy. The proposed system has been applied and tested on volunteers. The results revealed that the accuracy of the proposed method in recognizing head movement was 97% on average.
C1 [Mogahed, Hussein Sh] Minia Univ, Fac Engn, Dept Comp & Syst Engn, Al Minya 61111, Egypt.
   [Ibrahim, Mona M.] Cairo Univ, Fac Phys Therapy, Dept Phys Therapy Musculoskeletal Disorders & Thei, Giza 12568, Egypt.
C3 Egyptian Knowledge Bank (EKB); Minia University; Egyptian Knowledge Bank
   (EKB); Cairo University
RP Mogahed, HS (corresponding author), Minia Univ, Fac Engn, Dept Comp & Syst Engn, Al Minya 61111, Egypt.
EM mogahedhs@mu.edu.eg; mona.ibrahiem@cu.edu.eg
RI Mogahed, Hussein Sh/AAB-1351-2021; Ibrahim, Mona M/AAM-2573-2021
OI Mogahed, Hussein Sh/0000-0001-8151-4617; Ibrahim, Mona
   M/0000-0003-1721-9108
CR Bharathi R. J., Int. J. Sci. Res. Innov.
   Blázquez-García A, 2022, ACM COMPUT SURV, V54, DOI 10.1145/3444690
   Bourhis G, 2001, IEEE ROBOT AUTOM MAG, V8, P20, DOI 10.1109/100.924353
   Ghorbel A, 2019, PROCEDIA COMPUT SCI, V159, P398, DOI 10.1016/j.procs.2019.09.194
   Gomes D, 2019, 2019 6TH IEEE PORTUGUESE MEETING IN BIOENGINEERING (ENBENG), DOI 10.1109/enbeng.2019.8692475
   Gonzalez-Cely AX, 2022, HARDWAREX, V11, DOI 10.1016/j.ohx.2022.e00306
   Haque F, 2021, 2021 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), DOI 10.1109/ESTS49166.2021.9512338
   Hartman A, 2019, J ROBOT, V2019, DOI 10.1155/2019/4837058
   Huh S., 2021, Handbook of Spinal Cord Injuries and Related Disorders, DOI [10.1007/978-981-16-3679-0, DOI 10.1007/978-981-16-3679-0]
   Hussein H. M., 2015, Polzunovsky Vestnik, P97
   Jiang HR, 2018, IEEE T CYBERNETICS, V48, P346, DOI 10.1109/TCYB.2016.2635481
   Karpov VE, 2019, SOVREM TEHNOL MED, V11, P90, DOI 10.17691/stm2019.11.1.11
   Katevas NL, 1997, IEEE ROBOT AUTOM MAG, V4, P60, DOI 10.1109/100.637806
   Letaief M, 2021, ASSIST TECHNOL, V33, P26, DOI 10.1080/10400435.2019.1586011
   LUCAS JM, 1990, TECHNOMETRICS, V32, P1, DOI 10.2307/1269835
   Maule L, 2023, ASSIST TECHNOL, V35, P180, DOI 10.1080/10400435.2021.2009593
   Pangestu G., 2019, Int. J. Intell. Eng. Syst., V12, P232, DOI [10.22266/IJIES2019.0228.23, DOI 10.22266/IJIES2019.0228.23]
   Prasad S, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), P1636, DOI 10.1109/RTEICT.2017.8256876
   Rabhi Y, 2018, COMPUT METH PROG BIO, V165, P89, DOI 10.1016/j.cmpb.2018.08.013
   Roberts S.W., 1959, Technometrics, V1, P239, DOI [DOI 10.1080/00401706.1959.10489860, 10.1080/00401706.1959.10489860]
   Rohit S., 2021, Int. J. Sci. Res. Sci. Technol., V8, P572, DOI [10.32628/IJSRST2183125, DOI 10.32628/IJSRST2183125]
   Ruzaij MF, 2016, 2016 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS 2016) PROCEEDINGS, P433
   Satyavir S., 2022, i-Manager's J. Digit. Signal Process., V10, P1
   Shilpi R., 2020, Int. J. Sci. Res. Eng. Trends, V6, P1821
   Smith S., 2003, Digital Signal Processing: A Practical Guide for Engineers and Scientists
   Tomari R, 2014, PROCEDIA COMPUT SCI, V42, P198, DOI 10.1016/j.procs.2014.11.052
NR 26
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 154
EP 157
DI 10.1109/LES.2023.3287886
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600038
DA 2024-08-05
ER

PT J
AU Alencar, M
   Barreto, R
   Oliveira, H
   Souto, E
AF Alencar, Marcio
   Barreto, Raimundo
   Oliveira, Horacio
   Souto, Eduardo
TI Embedded Restricted Boltzmann Machine Approach for Adjustments of
   Repetitive Physical Activities Using IMU Data
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Measurement; Training; Wearable computers; Performance evaluation;
   Monitoring; Data models; Analytical models; Embedded software; inertial
   sensors; machine learning; motion analysis; pattern recognition;
   restricted Bolzmann machine (RBM); wearable computers
AB Machine learning models play a crucial role in sports monitoring by effectively identifying various activities and tracking the number of repetitions during repetitive movements. However, creating models that accurately detect different types of exercises and provide feedback on movement adjustments for wearable devices remains a challenge. In this letter, we propose an alternative approach that addresses this issue by using the restricted Boltzmann machine (RBM) algorithm to learn, evaluate, and provide adjustment feedback based on inertial sensor data in real-time. Our experimental results show that by evaluating body segments individually, highly specialized models can be generated from a small set of movement repetitions. Moreover, these models have the capability to offer users precise recommendations on how to fine-tune the intensity, acceleration, and amplitude of the monitored segment. By using our proposed method, there is a great potential to enhance the accuracy and effectiveness of wearable devices used for sports monitoring.
C1 [Alencar, Marcio; Barreto, Raimundo; Oliveira, Horacio; Souto, Eduardo] Univ Fed Amazonas, Inst Comp, BR-69077000 Manaus, Brazil.
C3 Universidade Federal de Amazonas
RP Alencar, M (corresponding author), Univ Fed Amazonas, Inst Comp, BR-69077000 Manaus, Brazil.
EM macalencar@icomp.ufam.edu.br
OI Barreto, Raimundo/0000-0001-8494-4225
FU Coordenao de Aperfeioamento de Pessoal de Nvel Superior-Brazil
   (CAPES)-Finance Code 001
FX No Statement Available
CR Alencar M, 2023, IEEE-ESL
   [Anonymous], 1986, Tech. Rep, DTIC Document
   Chen KY, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22155700
   Chu YQ, 2018, FRONT NEUROSCI-SWITZ, V12, DOI 10.3389/fnins.2018.00680
   de Villa S. G, 2021, P MEMEA JUN, P9
   Dua N, 2023, MULTIMED TOOLS APPL, V82, P5369, DOI 10.1007/s11042-021-11885-x
   Rey VF, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11073094
   Fuller D, 2022, BMJ OPEN SPORT EXERC, V8, DOI 10.1136/bmjsem-2021-001259
   Garcia-de-Villa S, 2022, Sci. Data, V9, P19
   Guinea AS, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS AND OTHER AFFILIATED EVENTS (PERCOM WORKSHOPS), P14, DOI [10.1109/PERCOMWORKSHOPS51409.2021.9430990, 10.1109/PerComWorkshops51409.2021.9430990]
   Liao YL, 2020, IEEE T NEUR SYS REH, V28, P468, DOI 10.1109/TNSRE.2020.2966249
   Lima WS, 2021, EXPERT SYST APPL, V166, DOI 10.1016/j.eswa.2020.114093
   Maskeliunas R, 2023, ELECTRONICS-SWITZ, V12, DOI 10.3390/electronics12020339
   Montull L, 2022, SPORTS MED-OPEN, V8, DOI 10.1186/s40798-022-00432-z
   Patil AK, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21072340
   Semwal VB, 2021, J SUPERCOMPUT, V77, P12256, DOI 10.1007/s11227-021-03768-7
   Shoaib M, 2014, SENSORS-BASEL, V14, P10146, DOI 10.3390/s140610146
   Verma Astha, 2021, Machine Vision and Augmented Intelligence-Theory and Applications: Select Proceedings of MAI 2021. Lecture Notes in Electrical Engineering (796), P45, DOI 10.1007/978-981-16-5078-9_5
NR 18
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 102
EP 105
DI 10.1109/LES.2023.3289810
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600003
DA 2024-08-05
ER

PT J
AU Krishna, LH
   Sk, A
   Rao, JB
   Veeramachaneni, S
   Sk, NM
AF Krishna, L. Hemanth
   Sk, Ayesha
   Rao, J. Bhaskara
   Veeramachaneni, Sreehari
   Sk, Noor Mahammad
TI Energy-Efficient Approximate Multiplier Design With Lesser Error Rate
   Using the Probability-Based Approximate 4:2 Compressor
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Approximate 4:2 compressor; approximate multiplier; probability;
   probability-based compressor
ID POWER
AB This letter proposes novel approximate 4:2 compressors developed using input reordering circuits and input combination probabilities. The input reordering circuit is used to reduce the hardware complexity of the proposed designs. This letter proposes two designs of approximate 4:2 compressors. This compressor is used in designing an approximate multiplier. The proposed multiplier designs utilize less energy than the already published ones due to acceptable inaccurate output/precision, which are best suitable for image processing applications. The proposed multiplier designs MUL1, MUL2, MUL3, and MUL4 saves 22.75%, 21.95%, 11.57%, and 8.95% energy than the best of the existing design (Kong and Li, 2021).
C1 [Krishna, L. Hemanth; Rao, J. Bhaskara] Gayatri Coll Engn, Dept Elect & Commun Engn, Vishakapatnam 530048, India.
   [Sk, Ayesha] Vellore Inst Technol, SCOPE, Chennai 632014, India.
   [Veeramachaneni, Sreehari] Gokaraju Rangaraju Inst Engn & Technol, Dept Elect & Commun Engn, Hyderabad 500090, India.
   [Sk, Noor Mahammad] Indian Inst Informat Technol Design & Mfg Kancheep, Dept Comp Sci & Engn, Chennai 600127, India.
C3 Vellore Institute of Technology (VIT); VIT Chennai; Gokaraju Rangaraju
   Institute of Engineering & Technology; Indian Institute of Information
   Technology, Design & Manufacturing, Kancheepuram
RP Sk, NM (corresponding author), Indian Inst Informat Technol Design & Mfg Kancheep, Dept Comp Sci & Engn, Chennai 600127, India.
EM noor@iiitdm.ac.in
RI Veeramachaneni, Sree Hari/AAT-7782-2021; Mahammad Sk, Noor/C-8197-2017
OI Veeramachaneni, Sree Hari/0000-0001-7744-4580; Krishna,
   Hemanth/0000-0002-7737-6685; Mahammad Sk, Noor/0000-0003-4708-4769
CR Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   Esposito D, 2018, IEEE T CIRCUITS-I, V65, P4169, DOI 10.1109/TCSI.2018.2839266
   Guo WB, 2021, IEEE T VLSI SYST, V29, P1220, DOI 10.1109/TVLSI.2021.3067010
   Jiang H., 2015, P 25 GREAT LAK S VLS, P343, DOI [10.1145/2742060.2743760, DOI 10.1145/2742060.2743760]
   Kong TQ, 2021, IEEE T VLSI SYST, V29, P1771, DOI 10.1109/TVLSI.2021.3104145
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Strollo AGM, 2020, IEEE T CIRCUITS-I, V67, P3021, DOI 10.1109/TCSI.2020.2988353
   Venkatachalam S, 2017, IEEE T VLSI SYST, V25, P1782, DOI 10.1109/TVLSI.2016.2643639
   Yang ZX, 2015, INT SYM DEFEC FAU TO, P183, DOI 10.1109/DFT.2015.7315159
   Yi X., 2019, IEEE INT SYMP CIRC S, P1
NR 11
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 134
EP 137
DI 10.1109/LES.2023.3280199
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600037
DA 2024-08-05
ER

PT J
AU Rathor, M
   Sengupta, A
AF Rathor, Mahendra
   Sengupta, Anirban
TI Revisiting Black-Hat HLS: A Lightweight Countermeasure to HLS-Aided
   Trojan Attack
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Trojan horses; Hardware; Batteries; Threat modeling; Optimization;
   Resource management; IP networks; Computer-aided design (CAD) tool;
   hardware Trojan detection; high-level synthesis (HLS)
AB One of the dark side of horizontal semiconductor business model could be the supply of compromised computer-aided design (CAD) tools by an adversary to the designers. A compromised or black-hat high-level synthesis (HLS) tool may secretly insert Trojan into the design being synthesized to affect its functional or nonfunctional aspects. Recently, a black-hat HLS was presented which inserts fake operations during the scheduling process to enable battery exhaustion attack. In this letter, we present a framework to detect the fake operations inserted by a compromised HLS with the help of scheduling information provided by the tool. We implemented our detection framework on a number of benchmarks and analyzed the detection time and accuracy. We also analyzed the cost of fake operation insertion in terms of design area and delay overhead.
C1 [Rathor, Mahendra] Indian Inst Technol Varanasi, Jay Chaudhry Software Innovat Ctr, Varanasi 221005, India.
   [Sengupta, Anirban] Indian Inst Technol Indore, Dept Comp Sci & Engn, Indore 453552, India.
   [Sengupta, Anirban] Indian Stat Inst Kolkata, ACMU, Kolkata 700108, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology BHU Varanasi (IIT BHU Varanasi); Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Indore; Indian Statistical Institute; Indian Statistical Institute
   Kolkata
RP Rathor, M (corresponding author), Indian Inst Technol Varanasi, Jay Chaudhry Software Innovat Ctr, Varanasi 221005, India.
EM mahendra.chr@itbhu.ac.in; asengupt@iiti.ac.in
OI Rathor, Dr. Mahendra/0000-0001-8633-7322
FU Jay Chaudhry Software Innovation Centre, IIT-BHU Varanasi, India
FX No Statement Available
CR Abderehman M, 2022, IEEE T COMPUT AID D, V41, P3661, DOI 10.1109/TCAD.2022.3200513
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Hurtarte J. S., 2007, Understanding Fabless IC Technology
   Islam SA, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3410337
   nangate, NanGate 15nm open cell library
   Pilato C, 2013, I C FIELD PROG LOGIC
   Pilato C, 2019, IEEE T VLSI SYST, V27, P913, DOI 10.1109/TVLSI.2018.2884742
   Pilato C, 2018, IEEE EMBED SYST LETT, V10, P77, DOI 10.1109/LES.2017.2774800
   Polian I., 2016, P C TRUSTWORTHY MANU, P55
   Sengupta A., 2017, IET Electron. Lett., V53, P849
   Sengupta A, 2018, IEEE T CONSUM ELECTR, V64, P356, DOI 10.1109/TCE.2018.2852264
   Sengupta A, 2017, IEEE T CONSUM ELECTR, V63, P467, DOI 10.1109/TCE.2017.015072
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 170
EP 173
DI 10.1109/LES.2023.3327793
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600015
DA 2024-08-05
ER

PT J
AU Zaidi, A
   Keshta, I
   Gupta, Z
   Pundhir, P
   Pandey, T
   Rai, PK
   Shabaz, M
   Soni, M
AF Zaidi, Abdelhamid
   Keshta, Ismail
   Gupta, Zatin
   Pundhir, Prachi
   Pandey, Tripti
   Rai, Praveen Kumar
   Shabaz, Mohammad
   Soni, Mukesh
TI Smart Implementation of Industrial Internet of Things Using Embedded
   Mechatronic System
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Optimization; Task analysis; Industrial Internet of Things; Games;
   Resource management; Digital twins; Dynamic scheduling; Digital twin
   (DT); edge intelligence; embedded system; Industrial Internet of Things
   (IIoT); smart manufacturing
AB In Industry 4.0, integrating Industrial Internet of Things (IIoT) and smart manufacturing is crucial for high-quality, efficient, and cost-effective production. However, the performance of IIoT systems can be hindered by unevenly distributed edge service providers (ESPs). To tackle this challenge, we propose an optimized embedded system for edge intelligence and smart manufacturing, leveraging digital twin (DT) technology. Our approach employs a DT-assisted alliance game resource optimization strategy to jointly optimize multidimensional resource allocation, including bandwidth, computing, and caching resources, while considering constraints like maximum delay. The optimization problem maximizes edge terminal utility and ESP utility, transformed into a convex optimization problem with linear constraints. An approximate optimal solution is obtained through an alternating iterative method. Simulation results demonstrate significant enhancements in resource utilization efficiency compared to baseline schemes like Nash equilibrium and large coalition. The proposed scheme is ideal for large-scale edge intelligence and smart manufacturing systems, with benefits increasing alongside the number of ESPs.
C1 [Zaidi, Abdelhamid] Qassim Univ, Coll Sci, Dept Math, Buraydah 51452, Saudi Arabia.
   [Keshta, Ismail] AlMaarefa Univ, Coll Appl Sci, Comp Sci & Informat Syst Dept, Riyadh 11597, Saudi Arabia.
   [Gupta, Zatin] Galgotias Univ, Sch Comp Sci & Engn, Greater Noida 203201, India.
   [Pundhir, Prachi; Pandey, Tripti] ABES Engn Coll, Dept Informat Technol, Ghaziabad 201009, India.
   [Rai, Praveen Kumar] GL Bajaj Inst Technol & Management, Dept Comp Sci Engn, Greater Noida 201306, India.
   [Shabaz, Mohammad] Model Inst Engn & Technol, Dept Comp Sci & Engn, Jammu 181122, India.
   [Soni, Mukesh] Chandigarh Univ, Univ Ctr Res & Dev, Dept CSE, Mohali 140413, India.
C3 Qassim University; Almaarefa University; Galgotias University; Model
   Institute of Engineering & Technology; Chandigarh University
RP Shabaz, M (corresponding author), Model Inst Engn & Technol, Dept Comp Sci & Engn, Jammu 181122, India.
EM a.zaidi@qu.edu.sa; imohamed@mcst.edu.sa; zatin.gupta2000@gmail.com;
   prachipundhir1@gmail.com; tripti.pandey10@gmail.com;
   praveen19jul@gmail.com; bhatsab4@gmail.com; mukesh.research24@gmail.com
RI Shabaz, Mohammad/AAB-3168-2020; Zaidi, Abdelhamid Taieb/GQB-4905-2022;
   ZAIDI, Abdelhamid/AAD-4630-2019; Gupta, Zatin/AHE-0615-2022; Rai,
   Praveen Kumar/HPH-9428-2023
OI Shabaz, Mohammad/0000-0001-5106-7609; Zaidi, Abdelhamid
   Taieb/0000-0003-1305-4959; ZAIDI, Abdelhamid/0000-0003-1305-4959; Gupta,
   Zatin/0000-0003-1824-6677; Rai, Praveen Kumar/0000-0002-2090-3499
CR Al Ja'afreh M, 2022, CLUSTER COMPUT, V25, P1619, DOI 10.1007/s10586-021-03402-4
   Askr H, 2023, ARTIF INTELL REV, V56, P5975, DOI 10.1007/s10462-022-10306-1
   Bécue A, 2021, ARTIF INTELL REV, V54, P3849, DOI 10.1007/s10462-020-09942-2
   Chen SG, 2022, IEEE T SIGNAL INF PR, V8, P364, DOI 10.1109/TSIPN.2022.3171336
   Dai YY, 2021, IEEE T IND INFORM, V17, P4968, DOI 10.1109/TII.2020.3016320
   Huynh DV, 2022, IEEE WIREL COMMUN LE, V11, P1733, DOI 10.1109/LWC.2022.3179207
   Dhamija P, 2022, SCIENTOMETRICS, V127, P5083, DOI 10.1007/s11192-022-04461-z
   Liao HJ, 2023, IEEE T IND INFORM, V19, P1715, DOI 10.1109/TII.2022.3194840
   Lu YL, 2021, IEEE T IND INFORM, V17, P5098, DOI 10.1109/TII.2020.3017668
   Lu YL, 2021, IEEE INTERNET THINGS, V8, P2276, DOI 10.1109/JIOT.2020.3015772
NR 10
TC 0
Z9 0
U1 3
U2 3
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 190
EP 193
DI 10.1109/LES.2023.3309985
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600025
DA 2024-08-05
ER

PT J
AU Manivannan, S
   Chakraborty, RS
   Chakrabarti, I
   Rangasamy, J
AF Manivannan, Sivappriya
   Chakraborty, Rajat Subhra
   Chakrabarti, Indrajit
   Rangasamy, Jothi
TI Practical and Efficient PUF-Based Protocol for Authentication and Key
   Agreement in IoT
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Formal verification; fuzzy extractor (FE); Internet of Things (IoT);
   physically unclonable function (PUF)
AB The immense potential of the Internet of Things (IoT) is challenged by grave security vulnerabilities that are easily exploitable in resource-constrained environments. We propose a lightweight Authentication and Key Agreement (AKA) protocol to derive a shared session key for each communicating node in a mutually communicating cluster of IoT nodes. Each IoT device is embedded with a Physically Unclonable Function (PUF), and a Fuzzy Extractor (FE) is deployed to correct and reproduce the private key and public helper data pair from the possibly erroneous PUF response. This secret raw PUF response is not stored explicitly in the server. A forward-secure authenticated key agreement is achieved by incorporating Elliptic Curve Diffie-Hellman (ECDH) key exchange protocol. The security of the proposed scheme has been formally verified while considering both active and passive attackers using the Verifpal tool. A prototype implementation with the arbiter PUF circuit, FE, and associated software has successfully demonstrated the efficacy of our scheme.
C1 [Manivannan, Sivappriya; Chakrabarti, Indrajit] Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, India.
   [Chakraborty, Rajat Subhra] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, India.
   [Rangasamy, Jothi] Natl Inst Technol Karnataka, Dept Math & Computat Sci, Mangaluru 575025, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur; National
   Institute of Technology (NIT System); National Institute of Technology
   Karnataka
RP Manivannan, S (corresponding author), Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, India.
EM msivappriya@kgpian.iitkgp.ac.in; rschakraborty@cse.iitkgp.ac.in;
   indrajit@ece.iitkgp.ac.in; jothiram@nitk.edu.in
RI M, Sivappriya/JFA-6070-2023
OI Chakraborty, Rajat Subhra/0000-0003-3588-163X; Chakrabarti,
   Indrajit/0000-0003-4744-2132
CR Barbosa Manuel, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P777, DOI 10.1109/SP40001.2021.00008
   Bösch C, 2008, LECT NOTES COMPUT SC, V5154, P181, DOI 10.1007/978-3-540-85053-3_12
   Braeken A, 2018, SYMMETRY-BASEL, V10, DOI 10.3390/sym10080352
   Buchanan W., ECDH with secp256k1 using Python
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   intel, SoC security
   Kobeissi N, 2020, LECT NOTES COMPUT SC, V12578, P151, DOI [10.1145/3411495.3421365, 10.1007/978-3-030-65277-7_8]
   Li SN, 2021, IEEE SENS J, V21, P5487, DOI 10.1109/JSEN.2020.3028872
   Pappu R., 2001, Ph.D. thesis
   Yagemann C., Fuzzy extractor
   Zerrouki F., 2022, J. Ambient Intell. Humaniz. Comput., V14, P12575
NR 12
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 118
EP 121
DI 10.1109/LES.2023.3299200
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600031
DA 2024-08-05
ER

PT J
AU Sankar, S
   Gupta, R
   Jose, J
   Nandi, S
AF Sankar, Syam
   Gupta, Ruchika
   Jose, John
   Nandi, Sukumar
TI Sec-NoC: A Lightweight Secure Communication System for On-Chip
   Interconnects
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Encryption; Elliptic curve cryptography; Public key; Ciphers;
   Encapsulation; Generators; Network interfaces; Fault injection; key
   encapsulation; network-on-chip (NoC) security; packet leakage; PRINCE
   cipher
AB Modern multicore processors use network-on-chip (NoC) as the communication backbone. With aggressive product release deadlines due to competition from peers, the usage of third-party intellectual property (IP) blocks for NoCs is a common practice. Hardware Trojans in NoC can lead to performance degradation and the exposure of sensitive information through data leakage. We address this problem by devising a secure, lightweight cryptosystem called secure NoC (Sec-NoC) to be used for on-chip communications, ensuring confidentiality and integrity. The Sec-NoC implements authenticated packet encryption as well as an integrity check at network interfaces. The recovery from faults is facilitated by injecting NACKs and retransmissions into the network. Unlike the existing works, a key-encapsulation method is also discussed for sharing the symmetric key between two nodes. Experimental results show that the Sec-NoC experiences a latency overhead of 1.3% only with minimal area and power overhead.
C1 [Sankar, Syam; Jose, John; Nandi, Sukumar] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
   [Gupta, Ruchika] Chandigarh Univ, Dept Comp Sci & Engn, Mohali 140413, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Chandigarh University
RP Sankar, S (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
EM syam_sankar@iitg.ac.in
FU SERB Project, Department of Science and Technology, Government of India
FX No Statement Available
CR Ancajas DM, 2014, DES AUT CON, DOI 10.1145/2593069.2593144
   Aumasson J., 2012, LNCS, V7668, P489, DOI DOI 10.1007/978-3-642-34931-7
   Boraten T, 2016, DES AUT TEST EUROPE, P1136
   Borghoff J, 2012, LECT NOTES COMPUT SC, V7658, P208, DOI 10.1007/978-3-642-34961-4_14
   Charles S, 2020, IEEE COMP SOC ANN, P160, DOI 10.1109/ISVLSI49217.2020.00038
   Gebotys CH, 2003, IEEE COMP SOC ANN, P113, DOI 10.1109/ISVLSI.2003.1183361
   Haase J, 2022, IEEE INT CONF ASAP, P156, DOI 10.1109/ASAP54787.2022.00033
   Porquet J, 2011, DES AUT TEST EUROPE, P591
   Rao FY, 2019, IEEE T DEPEND SECURE, V16, P725, DOI 10.1109/TDSC.2017.2707085
   Sajeesh K., 2011, Proceedings of the 2011 International Symposium on Electronic System Design (ISED 2011), P134, DOI 10.1109/ISED.2011.17
NR 10
TC 2
Z9 2
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 214
EP 217
DI 10.1109/LES.2023.3333561
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600034
DA 2024-08-05
ER

PT J
AU Vakili, S
   Zarei, A
AF Vakili, Shervin
   Zarei, Amirhossein
TI DSCAM: Latency-Guaranteed and High-Capacity Content-Addressable Memory
   on FPGAs
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Hardware; Field programmable gate arrays; Multiplexing; Throughput;
   Random access memory; Optimization; Table lookup; Content-addressable
   memory (CAM); field programmable gate array (FPGA); IP address lookup
ID TCAM
AB This letter introduces an original and highly efficient method to implement high-capacity content-addressable memories on field programmable gate arrays (FPGAs). The method includes a new hardware architecture and an optimization technique to determine crucial design parameters. The memory contents are partially synthesized and implemented on FPGA logic fabrics. The proposed architecture offers high throughput and fixed-latency searches. Experimental results show that the proposed method enables the implementation of an IPv4 forwarding table with over 520 K prefixes on a cost-effective AMD-Xilinx UltraScale + FPGA, providing a lookup latency of less than 28 ns and a minimum throughput of 215 million lookups per second. The source code of this work is available on GitHub.
C1 [Vakili, Shervin; Zarei, Amirhossein] INRS Univ, Energie Mat Telecommun Res Ctr, Montreal, PQ H5A 1K6, Canada.
C3 University of Quebec; Institut national de la recherche scientifique
   (INRS)
RP Vakili, S (corresponding author), INRS Univ, Energie Mat Telecommun Res Ctr, Montreal, PQ H5A 1K6, Canada.
EM shervin.vakili@inrs.ca
OI Zarei, Amirhossein/0009-0007-9845-9627
CR Bando M., 2010, P IEEE INFOCOM, P1
   Hanna M, 2011, LECT NOTES COMPUT SC, V6640, P406, DOI 10.1007/978-3-642-20757-0_32
   Irfan M, 2022, IEEE EMBED SYST LETT, V14, P63, DOI 10.1109/LES.2021.3124747
   Rios V., 2022, arXiv, DOI [10.48550/arXiv.2204.09813, DOI 10.48550/ARXIV.2204.09813]
   RIPE Network Coordinate Centre, about us
   Sadeh Y, 2022, IEEE ACM T NETWORK, V30, P985, DOI 10.1109/TNET.2021.3140124
   Sarbishei I., 2017, P IEEE S CIRC SYST I, P1
   Shi ZL, 2020, 2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), P38, DOI 10.1109/ICHCI51889.2020.00016
   Ullah I, 2019, IEEE T VLSI SYST, V27, P1298, DOI 10.1109/TVLSI.2019.2904105
   Ullah M. K., 2015, P IEEE REG 10 C MAC, P1
   Zahir A, 2020, IEEE T VLSI SYST, V28, P2726, DOI 10.1109/TVLSI.2020.3026840
NR 11
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 182
EP 185
DI 10.1109/LES.2023.3334288
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600008
DA 2024-08-05
ER

PT J
AU Jeong, I
   Jeong, E
   Kim, NS
   Yoon, MK
AF Jeong, Ipoom
   Jeong, Eunbi
   Kim, Nam Sung
   Yoon, Myung Kuk
TI Triple-A: Early Operand Collector Allocation for Maximizing GPU Register
   Bank Utilization
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Registers; Radio frequency; Resource management; Computer architecture;
   Energy consumption; Bandwidth; Jacobian matrices; Data forwarding;
   graphics processing units (GPUs); operand collector (OC); register files
   (RFs)
AB Recent GPUs provisioned with large register files (RFs) cannot fully utilize the bandwidth between the RFs and execution pipelines, as the current policy for allocating operand (OP) collectors defers the RF accesses until all the source OPs become ready. To tackle this issue, this letter introduces a new OP collector allocation mechanism called Triple-A. Triple-A comprises four key operations. First, Triple-A proactively allocates an OP collector (OC) to a warp instruction even if one of its source OPs is not yet ready, taking advantage of GPUs' in-order execution. Second, a computation result can be directly forwarded to an early allocated OC along with a data dependence, reducing OP loading time from the RFs. Third, Triple-A bypasses RF write operations if the forwarded data is not consumed by any other instruction. Finally, the early allocation is further enhanced with latency-aware optimization, alleviating the potential performance degradation caused by allocating OCs aggressively. Together, these techniques synergistically improve the register bank utilization, demonstrating a 14.1% improvement in performance and an 11.8% reduction in RF energy consumption compared to the state-of-the-art GPUs.
C1 [Jeong, Ipoom; Kim, Nam Sung] Univ Illinois, Champaign, IL 61820 USA.
   [Jeong, Eunbi; Yoon, Myung Kuk] Ewha Womans Univ, Dept Comp Sci & Engn, Seoul 03760, South Korea.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Ewha Womans University
RP Yoon, MK (corresponding author), Ewha Womans Univ, Dept Comp Sci & Engn, Seoul 03760, South Korea.
EM myungkuk.yoon@ewha.ac.kr
OI Jeong, Ipoom/0000-0001-7513-2858
FU Institute of Information and Communications Technology Planning and
   Evaluation (IITP) Grant
FX No Statement Available
CR Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Esfeden HA, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P996, DOI 10.1109/MICRO50266.2020.00084
   GrauerGray S., 2012, 2012 Innovative Parallel Computing (InPar)
   Jia Z, 2019, Arxiv, DOI arXiv:1903.07486
   Kandiah V, 2021, INT SYMP MICROARCH, P738, DOI 10.1145/3466752.3480063
   Khairy M, 2020, ANN I S COM, P473, DOI 10.1109/ISCA45697.2020.00047
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   nvidia, NVIDIA ampere GA102 GPU architecture
   Oh Y, 2022, IEEE EMBED SYST LETT, V14, P187, DOI 10.1109/LES.2022.3163749
NR 10
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 206
EP 209
DI 10.1109/LES.2023.3307622
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600017
DA 2024-08-05
ER

PT J
AU Ferikoglou, A
   Kakolyris, A
   Kypriotis, V
   Masouros, D
   Soudris, D
   Xydis, S
AF Ferikoglou, Aggelos
   Kakolyris, Andreas
   Kypriotis, Vasilis
   Masouros, Dimosthenis
   Soudris, Dimitrios
   Xydis, Sotirios
TI CollectiveHLS: Ultrafast Knowledge-Based HLS Design Optimization
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Source coding; Optimization; Knowledge based systems; Field programmable
   gate arrays; Measurement; Sociology; Pareto optimization; Collective;
   data-driven; design space exploration (DSE); field programmable gate
   array (FPGA); high-level synthesis (HLS)
AB High-level synthesis (HLS) has democratized field programmable gate arrays (FPGAs) by enabling high-level device programmability and rapid microarchitecture customization through the use of directives. Nevertheless, the manual selection of the appropriate directives, i.e., the annotations included in the high-level source code to instruct the synthesis process, is a difficult task for programmers without a hardware background. In this letter, we present CollectiveHLS, an ultrafast knowledge-based HLS design optimization method that automatically extracts the most promising directive configurations and applies them to the original source code. The proposed optimization scheme is a fully data-driven approach for generalized HLS tuning, as it is not based on quality of result models or meta-heuristics. We design, implement, and evaluate our method with more than 100 applications of Machsuite, Rodinia, and GitHub on a ZCU104 FPGA. We achieve an average geometric mean speedup of x14.1 and x10.5 compared to the unoptimized, i.e., without HLS directives and optimized designs, a high design feasibility score, and an average inference latency of 38 ms.
C1 [Ferikoglou, Aggelos; Kakolyris, Andreas; Kypriotis, Vasilis; Masouros, Dimosthenis; Soudris, Dimitrios; Xydis, Sotirios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografos 15780, Greece.
C3 National Technical University of Athens
RP Ferikoglou, A (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Zografos 15780, Greece.
EM aferikoglou@microlab.ntua.gr; akakolyris@microlab.ntua.gr;
   vkypriotis@microlab.ntua.gr; demo.masouros@microlab.ntua.gr;
   dsoudris@microlab.ntua.gr; sxydis@microlab.ntua.gr
OI Soudris, Dimitrios/0000-0002-6930-6847; Ferikoglou,
   Aggelos/0009-0004-9188-2930; Kakolyris, Andreas
   Kosmas/0009-0000-4915-8309; Xydis, Sotirios/0000-0003-3151-2730
CR [Anonymous], 2024, easytechjunkie.com
   [Anonymous], 2021, Amazon.com
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Ferretti L, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3570925
   Ferretti L, 2020, IEEE T COMPUT AID D, V39, P3736, DOI 10.1109/TCAD.2020.3012750
   Marutho Dhendra, 2018, 2018 3rd International Seminar on Application for Technology of Information and Communication. Proceedings, P533, DOI 10.1109/ISEMANTIC.2018.8549751
   Numan MW, 2020, IEEE ACCESS, V8, P174692, DOI 10.1109/ACCESS.2020.3024098
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Sohrabizadeh A, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3494534
   Vanderbauwhede W., 2018, arXiv
NR 11
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 235
EP 238
DI 10.1109/LES.2023.3330610
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600013
DA 2024-08-05
ER

PT J
AU Goswami, B
   Das, T
   Suri, M
AF Goswami, Bhanprakash
   Das, Tamoghno
   Suri, Manan
TI Experimental Investigation of Side-Channel Attacks on Neuromorphic
   Spiking Neural Networks
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Neurons; Power distribution; Field programmable gate arrays; Firing;
   Threshold voltage; Power demand; Convolution; Neuromorphic hardware;
   side-channel attack
AB This study investigates the reliability of commonly utilized digital spiking neurons and the potential side-channel vulnerabilities in neuromorphic systems that employ them. Through our experiments, we have successfully decoded the parametric information of Izhikevich and leaky integrate-and-fire (LIF) neuron-based spiking neural networks (SNNs) using differential power analysis. Furthermore, we have demonstrated the practical application of extracted information from the 92% accurate pretrained standard spiking convolution neural network classifier on the FashionMNIST dataset. These findings highlight the potential dangers of utilizing internal information for side-channel and denial-of-service attacks, even when using the usual input as the attack vector.
C1 [Goswami, Bhanprakash; Das, Tamoghno; Suri, Manan] Indian Inst Technol Delhi, Dept Elect Engn, New Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Goswami, B (corresponding author), Indian Inst Technol Delhi, Dept Elect Engn, New Delhi 110016, India.
EM bhanprakash328@gmail.com; manansuri@ee.iitd.ac.in
OI Suri, Manan/0000-0003-1417-3570
CR Eshraghian JK, 2023, Arxiv, DOI [arXiv:2109.12894, DOI 10.48550/ARXIV.2109.12894]
   Garaffa LC, 2021, 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), P514, DOI 10.1109/DSD53832.2021.00083
   Iakymchuk T, 2015, EURASIP J IMAGE VIDE, DOI 10.1186/s13640-015-0059-4
   Izhikevich EM, 2003, IEEE T NEURAL NETWOR, V14, P1569, DOI 10.1109/TNN.2003.820440
   Kang T, 2022, IEEE T INSTRUM MEAS, V71, DOI 10.1109/TIM.2022.3187719
   Lee JH, 2016, FRONT NEUROSCI-SWITZ, V10, DOI 10.3389/fnins.2016.00508
   Nagarajan K, 2023, CRYPTOGRAPHY-BASEL, V7, DOI 10.3390/cryptography7020017
   Nagarajan K, 2022, DES AUT TEST EUROPE, P861, DOI 10.23919/DATE54114.2022.9774577
   Tavanaei A, 2019, NEURAL NETWORKS, V111, P47, DOI 10.1016/j.neunet.2018.12.002
   Udeji UL, 2022, IEEE INT SOC CONF, P101, DOI 10.1109/SOCC56010.2022.9908081
NR 10
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 231
EP 234
DI 10.1109/LES.2023.3328223
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600022
DA 2024-08-05
ER

PT J
AU Baungarten-Leon, EI
   Ortega-Cisneros, S
   Jaramillo-Toral, U
   Rodriguez-Navarrete, FJ
   Pizano-Escalante, L
   Panduro, JJR
AF Baungarten-Leon, Emilio Isaac
   Ortega-Cisneros, Susana
   Jaramillo-Toral, Uriel
   Rodriguez-Navarrete, Francisco J.
   Pizano-Escalante, L.
   Panduro, J. J. Raygoza
TI Vector Accelerator Unit for Caravel
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Caravel project; hardware accelerator; OpenLANE; RISC-V; RVV ISA;
   system-on-chips (SoCs); vector instructions
AB Caravel is an open-source project developed by Efabless for creating custom system-on-chips (SoCs). It includes the design of a configurable chip, development tools, and documentation. The Caravel SoC includes a RISC-V with the Instruction Set Architecture RV32I. One of the key features of Caravel is its open-source nature. In this letter, the vector accelerator unit for the Caravel SoC template is presented to increase the RISC-V capabilities, allowing parallel data processing through 14 vector operations. The accelerator is based on 4 Arithmetic Logic Units connected directly to the RISC-V through the logic analyzer port and the general-purpose input/output (GPIO) port. The total area of this accelerator is less than 20% of the User Project Wrapper area allowing the user to implement their custom designs in 8.4256 mm2.
C1 [Baungarten-Leon, Emilio Isaac; Ortega-Cisneros, Susana; Jaramillo-Toral, Uriel; Rodriguez-Navarrete, Francisco J.] Inst Politecn Nacl, Ctr Invest & Estudios Avanzados, Dept Ingn Elect, Zapopan 45019, Mexico.
   [Pizano-Escalante, L.] Inst Tecnol & Estudios Super Occidente, Dept Elect Sistemas & Informat, Tlaquepaque 45604, Mexico.
   [Panduro, J. J. Raygoza] Univ Guadalajara, Ctr Univ Ciencias Exactas & Ingn, Dept Electrophoton, Guadalajara 44430, Mexico.
C3 Instituto Politecnico Nacional - Mexico; Universidad de Guadalajara
RP Ortega-Cisneros, S (corresponding author), Inst Politecn Nacl, Ctr Invest & Estudios Avanzados, Dept Ingn Elect, Zapopan 45019, Mexico.
EM Baungarten@cinvestav.mx; susana.ortega@cinvestav.mx;
   uriel.jaramillo@cinvestav.mx; luispizano@iteso.mx;
   juan.rpanduro@academicos.udg.mx
RI Baungarten, Emilio/KHC-3530-2024
OI Baungarten, Emilio/0000-0001-6243-219X; Rodriguez Navarrete, Francisco
   Javier/0000-0001-6871-3611; Ortega, Susana/0000-0001-6646-1529
CR [Anonymous], 2021, IEEE Solid-State Circuits Magazine, V13, P123, DOI 10.1109/MSSC.2021.3111376
   Ghazy M., 2020, WORKSHOP OPEN SOURCE, P1
   Kermarrec S., 2019, The OpenLane documentation, P1
NR 3
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 73
EP 76
DI 10.1109/LES.2023.3267341
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800004
DA 2024-08-05
ER

PT J
AU Bernardo, VP
   Seman, LO
   Bezerra, EA
   Ribeiro, BF
AF Bernardo, Vinicius Pimenta
   Seman, Laio Oriel
   Bezerra, Eduardo Augusto
   Ribeiro, Brenda Fernandes
TI Hardware-in-the-Loop Simulation of an On-Board Energy-Driven Scheduling
   Algorithm for CubeSats
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE CubeSat; hardware-in-the-loop (HIL); task scheduling
AB Optimizing energy consumption and management in small satellites includes evaluating the most efficient electrical power system architecture. The primary goal is to improve energy harvesting using solar panels and techniques, such as maximum power point tracking (MPPT). In this sense, in this letter, an integrated thermal-electrical nanosatellite framework is employed to test different strategies of heater activation profiles in order to improve a state-of-the-art scheduling algorithm. Results show that a direct allocation of resources to heaters after the task selection phase leads to an increase in correlation between ideal and achieved power generation from solar panels and a more consistent battery temperature. The task scheduling strategy is then implemented in a hardware-in-the-loop simulation to verify its ability to meet real-time constraints and evaluate the impact on computation time.
C1 [Bernardo, Vinicius Pimenta; Seman, Laio Oriel; Bezerra, Eduardo Augusto; Ribeiro, Brenda Fernandes] Univ Fed Santa Catarina, Technol Ctr, BR-88040900 Florianopolis, Brazil.
   [Seman, Laio Oriel] Univ Vale Itajai, Grad Program Appl Comp Sci, BR-88302901 Itajai, Brazil.
   [Seman, Laio Oriel] Pontif Catholic Univ Parana, Ind & Syst Engn Grad Program, BR-80215901 Curitiba, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade do Vale do
   Itajai; Pontificia Universidade Catolica do Parana
RP Seman, LO (corresponding author), Univ Fed Santa Catarina, Technol Ctr, BR-88040900 Florianopolis, Brazil.
EM vinicius.bernardo@posgrad.ufsc.br; laio@spacelab.ufsc.br;
   eduardo.bezerra@spacelab.ufsc.br; brenda.r@posgrad.ufsc.br
RI Camponogara, Eduardo/ABP-2743-2022
OI Camponogara, Eduardo/0000-0002-0236-0689; Bezerra,
   Eduardo/0000-0002-2191-6064
FU Conselho Nacional de Desenvolvimento Cientfico e Tecnolgico (CNPq)
FX No Statement Available
CR Camponogara E, 2022, COMPUT OPER RES, V147, DOI 10.1016/j.cor.2022.105945
   Corpino S, 2014, IEEE T AERO ELEC SYS, V50, P2807, DOI 10.1109/TAES.2014.130370
   Dobias P., 2020, PROC 11 WORKSHOP PAR, P1
   Fréville A, 2005, ANN OPER RES, V139, P195, DOI 10.1007/s10479-005-3448-8
   Fröhlich AA, 2015, COMPUT ELECTR ENG, V45, P143, DOI 10.1016/j.compeleceng.2014.09.004
   Galatis G, 2017, ACTA ASTRONAUT, V139, P407, DOI 10.1016/j.actaastro.2017.07.009
   Slongo LK, 2020, INT J CIRC THEOR APP, V48, P2153, DOI 10.1002/cta.2872
   Ma S, 2018, PROG NAT SCI-MATER, V28, P653, DOI 10.1016/j.pnsc.2018.11.002
   Marcelino G, 2020, IEEE LAT AM T, V18, P249, DOI [10.1109/tla.2020.9085277, 10.1109/TLA.2019.9082235]
   Martiner S. V., 2022, Ph.D. dissertation
   Martinez SV, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11041554
   Poghosyan A, 2017, PROG AEROSP SCI, V88, P59, DOI 10.1016/j.paerosci.2016.11.002
   Rigo CA, 2022, EUR J OPER RES, V303, P168, DOI 10.1016/j.ejor.2022.02.040
   Viel F., 2022, IEEE Embedded Syst. Lett., early access, DOI [10.1109/L.ES.2022-3191638, DOI 10.1109/L.ES.2022-3191638]
   Yost B., 2021, State-of-the-art small spacecraft technology
   Zhang W., 2021, PROC 38 INT COMMUN S, P184
NR 16
TC 0
Z9 0
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 69
EP 72
DI 10.1109/LES.2023.3268575
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800018
DA 2024-08-05
ER

PT J
AU Shen, TY
   Mishra, CS
   Sampson, J
   Kandemir, MT
   Narayanan, V
AF Shen, Tianyi
   Mishra, Cyan Subhra
   Sampson, Jack
   Kandemir, Mahmut Taylan
   Narayanan, Vijaykrishnan
TI An Efficient Edge-Cloud Partitioning of Random Forests for Distributed
   Sensor Networks
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Cloud computing; Data models; Peer-to-peer computing; Computational
   modeling; Data privacy; Random forests; Clouds; Edge computing;
   edge-cloud partitioning; random forest; sensor network
AB Intelligent edge sensors that augment legacy "unintelligent" manufacturing systems provides cost-effective functional upgrades. However, the limited computing at these edge devices requires tradeoffs in efficient edge-cloud partitioning and raises data privacy issues. This work explores policies for partitioning random forest approaches, which are widely used for inference tasks in smart manufacturing, among sets of devices with different resources and data visibility. We demonstrate, using both publicly available datasets and a real-world grinding machine deployment, that our privacy-preserving approach to partitioning and training offers superior latency-accuracy tradeoffs to purely on-edge computation while still achieving much of the benefits from data-sharing cloud offload strategies.
C1 [Shen, Tianyi; Mishra, Cyan Subhra; Sampson, Jack; Kandemir, Mahmut Taylan; Narayanan, Vijaykrishnan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16803 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Mishra, CS (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16803 USA.
EM tqs5537@psu.edu; cyan@psu.edu; jms1257@psu.edu; mtk2@psu.edu;
   vxn9@psu.edu
FU NSF
FX No Statement Available
CR Bonawitz K., 2019, P MACH LEARN SYST, V1, P374
   Lasi H, 2014, BUS INFORM SYST ENG+, V6, P239, DOI 10.1007/s12599-014-0334-4
   Liu Y, 2022, IEEE T BIG DATA, V8, P843, DOI 10.1109/TBDATA.2020.2992755
   Mishra CS, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1414, DOI 10.23919/DATE51398.2021.9474017
   Wu DZ, 2017, J MANUF SCI E-T ASME, V139, DOI 10.1115/1.4036350
NR 5
TC 1
Z9 1
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 21
EP 24
DI 10.1109/LES.2022.3207968
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800012
DA 2024-08-05
ER

PT J
AU Cappelle, J
   Goossens, S
   De Strycker, L
   Van der Perre, L
AF Cappelle, Jona
   Goossens, Sarah
   De Strycker, Lieven
   Van der Perre, Liesbet
TI Low-Power Synchronization for Multi-IMU WSNs
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Synchronization; Clocks; Wireless sensor networks; Wireless
   communication; Hardware; Frequency synchronization; Body area networks;
   Bluetooth; inertial sensors; smart healthcare; wireless sensor networks;
   wireless synchronization
ID TIME SYNCHRONIZATION
AB Wireless time synchronization is one of the most important services in a wireless sensor network (WSN). Inertial measurement units (IMUs) are often used in these WSNs in healthcare-related treatments. We present a low-power, wirelessly synchronized multi-IMU platform. The proposed approach synchronously captures packets from different IMUs and transmits the data over Bluetooth low energy (BLE) to a central data capturing unit (DCU). The contribution of this letter is, rather than focussing on the highest possible accuracy, to provide a low-power accurate enough solution for use in a multi-IMU WSN. We examine key factors affecting synchronization accuracy and elaborate on the implementation challenges. An accuracy of sub 1 mu s can be achieved with the approach using 74.8 Jh(-1 )of energy, while a power-optimized implementation is presented with an accuracy of 200 mu s and an energy consumption of only 198 mJ(-1 ) . This approach suits the required accuracy and low-power requirements for a multi-IMU system.
C1 [Cappelle, Jona; Goossens, Sarah; De Strycker, Lieven; Van der Perre, Liesbet] Katholieke Univ Leuven, ESAT WaveCore, Ghent Technol Campus, B-9000 Ghent, Belgium.
C3 KU Leuven
RP Cappelle, J (corresponding author), Katholieke Univ Leuven, ESAT WaveCore, Ghent Technol Campus, B-9000 Ghent, Belgium.
EM jona.cappelle@kuleuven.be
OI Goossens, Sarah/0000-0001-7525-1179; Van der Perre,
   Liesbet/0000-0002-9158-9628; De Strycker, Lieven/0000-0001-8172-9650
FU EU [4.7.360]
FX This work is supported by the 10.13039/100013276NOMADe Project of the EU
   Interreg Program France-Wallonie-Vlaanderenunder Grant 4.7.360.
CR [Anonymous], 2021, ICM-20948 datasheet
   [Anonymous], 2017, nRF52832 product specification, V1.4, Rev. 1.4
   Asgarian F, 2022, IEEE INTERNET THINGS, V9, P8633, DOI 10.1109/JIOT.2021.3116921
   Coviello G, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9071118
   Dian FJ, 2018, 2018 IEEE 8TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P906, DOI 10.1109/CCWC.2018.8301666
   Dian FJ, 2017, 2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), P595, DOI 10.1109/IEMCON.2017.8117156
   Elson J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P147, DOI 10.1145/1060289.1060304
   Ganeriwal S., 2003, Proceedings of the 1st International Conference on Embedded Networked Sensor Systems, P138, DOI DOI 10.1145/958491.958508
   github, 2022, GitHub-nRF52 clock synchronization
   github, GitHub-Interreg-nomade
   Karantonis DM, 2006, IEEE T INF TECHNOL B, V10, P156, DOI 10.1109/TITB.2005.856864
   Marti M., 2004, SenSys'04-Proceedings of the Second International Conference on Embedded Networked Sensor Systems, P39, DOI DOI 10.1145/1031495.1031501
   MILLS DL, 1991, IEEE T COMMUN, V39, P1482, DOI 10.1109/26.103043
   Sridhar S, 2016, IEEE COMMUN MAG, V54, P136, DOI 10.1109/MCOM.2016.7378439
NR 14
TC 1
Z9 1
U1 1
U2 1
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 210
EP 213
DI 10.1109/LES.2023.3313194
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600030
OA Green Submitted, Green Accepted
DA 2024-08-05
ER

PT J
AU Hsu, WT
   Lo, PY
   Chen, CW
   Tien, CW
   Kuo, SY
AF Hsu, Wei-Ting
   Lo, Pei-Yu
   Chen, Chi-Wei
   Tien, Chin-Wei
   Kuo, Sy-Yen
TI Hardware Trojan Detection Method Against Balanced Controllability
   Trigger Design
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Trojan horses; Controllability; Benchmark testing; Logic gates;
   Detectors; Correlation; Time complexity; hardware security; hardware
   Trojans (HTs); IoT; outliers; unsupervised clustering
AB HT has become a serious threat to the Internet of Things due to the globalization of the integrated circuit industry. To evade functional verification, HTs tend to have at least one trigger signal at the gate-level netlist with a very low transition probability. Based on this nature, previous studies use imbalanced controllability as a feature to detect HTs, assuming that signals with imbalanced controllability are always accompanied by low transition probability. However, this study has found out a way to create a new type of HT that has low transition probability but balanced controllability, against previous methods. Hence, current imbalanced controllability detectors are inadequate in this scenario. To address this limitation, we propose a probability-based detection method that uses unsupervised anomaly analysis to detect HTs. Our proposed method detects not only the proposed HT but also the 580 Trojan benchmarks on Trusthub. Experimental results show that our proposed detector outperforms other detectors, achieving an overall 100% true positive rate and 0.37% false positive rate on the 580 benchmarks.
C1 [Hsu, Wei-Ting; Lo, Pei-Yu; Chen, Chi-Wei; Tien, Chin-Wei; Kuo, Sy-Yen] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan.
   [Hsu, Wei-Ting; Lo, Pei-Yu; Chen, Chi-Wei; Tien, Chin-Wei; Kuo, Sy-Yen] Natl Taiwan Univ, Grad Inst Commun Engn, Taipei 10617, Taiwan.
C3 National Taiwan University; National Taiwan University
RP Hsu, WT (corresponding author), Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan.; Hsu, WT (corresponding author), Natl Taiwan Univ, Grad Inst Commun Engn, Taipei 10617, Taiwan.
EM r09921a30@ntu.edu.tw
OI Kuo, Sy-Yen/0000-0002-3021-8321
CR [Anonymous], 2023, Supplementary-information
   Brglez F., 1984, 1984 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 84CH1993-5), P221
   Cruz J, 2018, DES AUT TEST EUROPE, P1598, DOI 10.23919/DATE.2018.8342270
   Goldstein L. H., 1980, Proceedings of the 17th Design Automation Conference, P190, DOI 10.1145/800139.804528
   He ZY, 2003, PATTERN RECOGN LETT, V24, P1641, DOI 10.1016/S0167-8655(03)00003-5
   Huang K, 2020, IEEE T INF FOREN SEC, V15, P3387, DOI 10.1109/TIFS.2019.2946044
   Lo PY, 2022, IEEE INT SYMP CIRC S, P2423, DOI 10.1109/ISCAS48785.2022.9937236
   Mukherjee R, 2022, IEEE EMBED SYST LETT, V14, P131, DOI 10.1109/LES.2022.3159541
   Salmani H, 2017, IEEE T INF FOREN SEC, V12, P338, DOI 10.1109/TIFS.2016.2613842
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Shakya B., 2017, Journal of Hardware and Systems Security, V1, P85, DOI DOI 10.1007/S41635-017-0001-6
   Su Y., 2021, P WEEK BAT S CIRC SY, P16
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD JUN
PY 2024
VL 16
IS 2
BP 178
EP 181
DI 10.1109/LES.2023.3318591
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA ST6G9
UT WOS:001236731600036
DA 2024-08-05
ER

PT J
AU do Nascimento, DVC
   Georgiou, K
   Eder, KI
   Xavier-de-Souza, S
AF do Nascimento, Diego V. Cirilo
   Georgiou, Kyriakos
   Eder, Kerstin I.
   Xavier-de-Souza, Samuel
TI Evaluating the Effects of Reducing Voltage Margins for Energy-Efficient
   Operation of MPSoCs
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Voltage; Hardware; Computer architecture; Timing; Clocks; Voltage
   measurement; System-on-chip; Energy; guardband; overclocking;
   undervolting
ID POWER
AB Voltage margins, or guardbands, are imposed on DVFS systems to account for process, voltage, and temperature variability effects. While necessary to assure correctness, guardbands reduce energy efficiency, a crucial requirement for embedded systems. The literature shows that error detection techniques can be used to maintain the system's reliability while reducing or eliminating the guardbands. This letter assesses the practically available margins of a commercial RISC-V MPSoC while violating its guardband limits. The primary motivation of this work is to support the development of an efficient system leveraging the redundancy of multicore architectures for an error detection and correction scheme capable of mitigating the errors caused by aggressive voltage margin reduction. For an equivalent performance, we achieved up to 27% energy reduction while violating the manufacturer's defined guardband, leaving reasonable energy margins for further development.
C1 [do Nascimento, Diego V. Cirilo] Inst Fed Rio Grande Do Norte, BR-59015000 Natal, Brazil.
   [Georgiou, Kyriakos; Eder, Kerstin I.] Univ Bristol, Dept Comp Sci, Bristol BS8 1TL, Gloucs, England.
   [Xavier-de-Souza, Samuel] Univ Fed Rio Grande Do Norte, Dept Comp Engn & Automat, BR-59078970 Natal, Brazil.
C3 Instituto Federal do Rio Grande do Norte; University of Bristol;
   Universidade Federal do Rio Grande do Norte
RP do Nascimento, DVC (corresponding author), Inst Fed Rio Grande Do Norte, BR-59015000 Natal, Brazil.
EM diego.cirilo@ifrn.edu.br
RI Xavier-de-Souza, Samuel/H-9699-2012
OI Xavier-de-Souza, Samuel/0000-0001-8747-4580; Eder,
   Kerstin/0000-0001-9746-1409
FU Coordenao de Aperfeioamento de Pessoal de Nvel Superior-Brasil (CAPES)
   under Finance Code 001
FX No Statement Available
CR [Anonymous], 2016, Power Sensing Shield for ST Discovery STM32F407VG-BasedBoard: MAGEEC/Powersense-Shield, Machine Guided Energy EfficientCompilation
   Bacha A, 2014, INT SYMP MICROARCH, P306, DOI 10.1109/MICRO.2014.54
   Bacha R., 2013, 40 ANNUINT S COMPUT, V41, P297
   Blaauw David, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P400, DOI 10.1109/ISSCC.2008.4523226
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Das S, 2009, DES AUT CON, P11
   de Lima RSCG, 2021, 2021 XI BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), DOI 10.1109/SBESC53686.2021.9628300
   Georgiou K, 2018, IEEE EMBED SYST LETT, V10, P53, DOI 10.1109/LES.2017.2741419
   Leng JW, 2021, IEEE T COMPUT AID D, V40, P171, DOI 10.1109/TCAD.2020.2992684
   Papadimitriou G, 2020, IEEE T DEVICE MAT RE, V20, P341, DOI 10.1109/TDMR.2020.2989813
   Papadimitriou G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P503, DOI 10.1145/3123939.3124537
   Papadimitriou G, 2017, IEEE INT ON LINE, P51, DOI 10.1109/IOLTS.2017.8046198
   Pullini A, 2018, PROC EUR SOLID-STATE, P274, DOI 10.1109/ESSCIRC.2018.8494247
   Rogenmoser M., 2018, PROC IEEE COMPUT SOC, P398
   Silva O. D. E., 2020, COMPANION 10 BRAZIL, P121
   Simevski A, 2020, IEEE INT ON LINE, DOI 10.1109/iolts50870.2020.9159716
   Xia F, 2017, COMPUTER, V50, P34, DOI 10.1109/MC.2017.3001246
NR 18
TC 1
Z9 1
U1 0
U2 0
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 25
EP 28
DI 10.1109/LES.2023.3240625
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800001
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Song, QZ
   Cui, WZ
   Sun, LK
   Jin, GH
AF Song, Qingzeng
   Cui, Weizhi
   Sun, Liankun
   Jin, Guanghao
TI Design and Implementation of a Universal Shift Convolutional Neural
   Network Accelerator
SO IEEE EMBEDDED SYSTEMS LETTERS
LA English
DT Article
DE Accelerator; convolutional neural network (CNN); FPGA; shift
AB Currently, many applications implement convolutional neural networks (CNNs) on CPUs or GPUs while the performances are limited by the computational complexity of these networks. Compared with the implementation on CPUs or GPUs, deploying convolutional neural accelerators on FPGAs can achieve superior performance. On the other side, the multiplication operations of CNNs have been a constraint for FPGAs to achieve the better performance. In this letter, we proposed a shift CNN accelerator, which converts the multiplication operations into shift operations. Based on the shift operation, our accelerator can break the computational bottleneck of FPGAs. On Virtex UltraScale+ VU9P, our accelerator can save DSP resources and reduce memory consumption while achieving a performance of 1.18 Tera Operations Per Second (TOPS), which is an essential improvement over the other convolutional neural accelerators.
C1 [Song, Qingzeng; Cui, Weizhi; Sun, Liankun] Tiangong Univ, Sch Comp Sci & Technol, Tianjin 300387, Peoples R China.
   [Jin, Guanghao] Beijing Polytech, Sch Telecommun Engn, Beijing 100176, Peoples R China.
C3 Tiangong University; Beijing Polytechnic
RP Jin, GH (corresponding author), Beijing Polytech, Sch Telecommun Engn, Beijing 100176, Peoples R China.
EM jingh_research@163.com
OI liankun, sun/0000-0002-6809-5136
FU Natural Science Foundation of Tianjin City
FX No Statement Available
CR Ahmad Afzal, 2020, IEEE INT SYMP CIRC S, DOI DOI 10.1109/iscas45731.2020.9180843
   Courbariaux Y., 2015, Advances in neural information processing systems, V2, P3123
   Nguyen DT, 2019, IEEE T VLSI SYST, V27, P1861, DOI 10.1109/TVLSI.2019.2905242
   Eid Omar, 2021, 2021 International Conference on Microelectronics (ICM), P270, DOI 10.1109/ICM52667.2021.9664943
   Elhoushi M, 2021, IEEE COMPUT SOC CONF, P2359, DOI 10.1109/CVPRW53098.2021.00268
   Gudovskiy D.A, 2017, arXiv
   Lin XF, 2017, ADV NEUR IN, V30
   Liu ZC, 2018, LECT NOTES COMPUT SC, V11219, P747, DOI 10.1007/978-3-030-01267-0_44
   Sharma M., 2021, P IEEE 18 IND COUNC, P1
   Shiguang Zhang, 2020, 2020 IEEE 3rd International Conference on Electronics Technology (ICET), P74, DOI 10.1109/ICET49382.2020.9119500
   Zhou Aojun, 2017, INT C LEARN REPR
NR 11
TC 0
Z9 0
U1 7
U2 7
PU IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
PI PISCATAWAY
PA 445 HOES LANE, PISCATAWAY, NJ 08855-4141 USA
SN 1943-0663
EI 1943-0671
J9 IEEE EMBED SYST LETT
JI IEEE Embed. Syst. Lett.
PD MAR
PY 2024
VL 16
IS 1
BP 17
EP 20
DI 10.1109/LES.2022.3233796
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering; Engineering, Electrical & Electronic
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science; Engineering
GA KJ6I7
UT WOS:001179627800009
DA 2024-08-05
ER

EF