Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Liu, G., Zhang, Z.","A parallelized iterative improvement approach to area optimization for LUT-based technology mapping",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"147","156",,,10.1145/3020078.3021735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016054453&doi=10.1145%2f3020078.3021735&partnerID=40&md5=167666256d9a1380a1c5c968b5b6d8cc",Conference Paper,Scopus,2-s2.0-85016054453
"Srivastava, N., Dai, S., Manohar, R., Zhang, Z.","Accelerating face detection on programmable SoC using C-based synthesis",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"195","200",,,10.1145/3020078.3021753,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015983380&doi=10.1145%2f3020078.3021753&partnerID=40&md5=00cb56f8fd9b775b85bdef17e9fdc82d",Conference Paper,Scopus,2-s2.0-85015983380
"Zhou, Y., Al-Hawaj, K., Zhang, Z.","A new approach to automatic memory banking using trace-based address mining",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"179","188",,,10.1145/3020078.3021734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015984154&doi=10.1145%2f3020078.3021734&partnerID=40&md5=bd6e7c4e76fd9068c4a3b35f0f81597d",Conference Paper,Scopus,2-s2.0-85015984154
"Xu, C., Liu, G., Zhao, R., Yang, S., Luo, G., Zhang, Z.","A parallel bandit-based approach for autotuning FPGA compilation",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"157","166",,,10.1145/3020078.3021747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016047893&doi=10.1145%2f3020078.3021747&partnerID=40&md5=fe0ad58ba328621a0993d77b37ea129a",Conference Paper,Scopus,2-s2.0-85016047893
"Dai, S., Zhao, R., Liu, G., Srinath, S., Gupta, U., Batten, C., Zhang, Z.","Dynamic hazard resolution for pipelining irregular loops in high-level synthesis",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"189","194",,,10.1145/3020078.3021754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016057389&doi=10.1145%2f3020078.3021754&partnerID=40&md5=c13722b944bea51f5acf690571133f91",Conference Paper,Scopus,2-s2.0-85016057389
"Zhao, R., Song, W., Zhang, W., Xing, T., Lin, J.-H., Srivastava, M., Gupta, R., Zhang, Z.","Accelerating binarized convolutional neural networks with software-programmable FPGAs",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"15","24",,,10.1145/3020078.3021741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016032836&doi=10.1145%2f3020078.3021741&partnerID=40&md5=47e1b6133bf5ce57d8f244bc9df8775f",Conference Paper,Scopus,2-s2.0-85016032836
"Zhao, R., Liu, G., Srinath, S., Batten, C., Zhang, Z.","Improving high-level synthesis with decoupled data structure optimization",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a137,"","",,1,10.1145/2897937.2898030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977136914&doi=10.1145%2f2897937.2898030&partnerID=40&md5=403f8e892766ea14719d031aad44daf6",Conference Paper,Scopus,2-s2.0-84977136914
"Majumdar, A., Zhang, Z., Albonesi, D.H.","Characterizing the Benefits and Limitations of Smart Building Meeting Room Scheduling",2016,"2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems, ICCPS 2016 - Proceedings",,, 7479070,"","",,4,10.1109/ICCPS.2016.7479070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978946808&doi=10.1109%2fICCPS.2016.7479070&partnerID=40&md5=0f9b8b82b9e5f439f77b5fc380e0ba66",Conference Paper,Scopus,2-s2.0-84978946808
"Koushanfar, F., Mirhoseini, A., Qu, G., Zhang, Z.","DA systemization of knowledge: A catalog of prior forward-looking initiatives",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372578,"255","262",,2,10.1109/ICCAD.2015.7372578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964515366&doi=10.1109%2fICCAD.2015.7372578&partnerID=40&md5=602b7cd7dd5b87db9dfd22009bf6daa9",Conference Paper,Scopus,2-s2.0-84964515366
"Tan, M., Liu, G., Zhao, R., Dai, S., Zhang, Z.","ElasticFlow: A complexity-effective approach for pipelining irregular loop nests",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372553,"78","85",,7,10.1109/ICCAD.2015.7372553,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964414124&doi=10.1109%2fICCAD.2015.7372553&partnerID=40&md5=70ed0005d57a9786e6ee998934bf7a3f",Conference Paper,Scopus,2-s2.0-84964414124
"Liu, G., Tao, Y., Tan, M., Zhang, Z.","CASA: Correlation-aware speculative adders",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298247,"189","194",,1,10.1145/2627369.2627635,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953385949&doi=10.1145%2f2627369.2627635&partnerID=40&md5=eabde477e1a1b5f2dc1a87e6f22a1a32",Conference Paper,Scopus,2-s2.0-84953385949
"Tan, M., Dai, S., Gupta, U., Zhang, Z.","Mapping-aware constrained scheduling for LUT-based FPGAs",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"190","199",,3,10.1145/2684746.2689063,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962877320&doi=10.1145%2f2684746.2689063&partnerID=40&md5=116e1b77062db87510eb11a7687f41df",Conference Paper,Scopus,2-s2.0-84962877320
"Liu, G., Zhang, Z.","A reconfigurable analog substrate for highly efficient maximum flow computation",2015,"Proceedings - Design Automation Conference","2015-July",, 7167200,"","",,2,10.1145/2744769.2744781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944104278&doi=10.1145%2f2744769.2744781&partnerID=40&md5=49d56df77c1102608f78479ef9f53020",Conference Paper,Scopus,2-s2.0-84944104278
"Zhao, R., Tan, M., Dai, S., Zhang, Z.","Area-efficient pIPelining for FPGA-targeted high-level synthesis",2015,"Proceedings - Design Automation Conference","2015-July",, 7167343,"","",,1,10.1145/2744769.2744801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080711&doi=10.1145%2f2744769.2744801&partnerID=40&md5=20496d2ea2debcbafd115270f73e33e6",Conference Paper,Scopus,2-s2.0-84944080711
"Tan, M., Liu, B., Dai, S., Zhang, Z.","Multithreaded pipeline synthesis for data-parallel kernels",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001431,"718","725",,8,10.1109/ICCAD.2014.7001431,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936851945&doi=10.1109%2fICCAD.2014.7001431&partnerID=40&md5=84395712af544c57c95be99364717991",Conference Paper,Scopus,2-s2.0-84936851945
"Zhang, Z., Chen, D., Dai, S., Campbell, K.","High-level synthesis for low-power design",2015,"IPSJ Transactions on System LSI Design Methodology","8",,,"12","25",,7,10.2197/ipsjtsldm.8.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923695942&doi=10.2197%2fipsjtsldm.8.12&partnerID=40&md5=11e58d59d95197ce8abd0ba25e1d8bbc",Article,Scopus,2-s2.0-84923695942
"Srinath, S., Ilbeyi, B., Tan, M., Liu, G., Zhang, Z., Batten, C.","Architectural Specialization for Inter-Iteration Loop Dependence Patterns",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011419,"583","595",,3,10.1109/MICRO.2014.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937687140&doi=10.1109%2fMICRO.2014.31&partnerID=40&md5=e4c53bfc8f8d4cbcae31d187808a9287",Conference Paper,Scopus,2-s2.0-84937687140
"Dai, S., Tan, M., Hao, K., Zhang, Z.","Flushing-enabled loop pipelining for high-level synthesis",2014,"Proceedings - Design Automation Conference",,, 2593143,"","",,9,10.1145/2593069.2593143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903216277&doi=10.1145%2f2593069.2593143&partnerID=40&md5=03925c9222bb0701107b7ed7ade4c95b",Conference Paper,Scopus,2-s2.0-84903216277
"Liu, G., Tao, Y., Tan, M., Zhang, Z.","CASA: Correlation-aware speculative adders",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"189","194",,3,10.1145/2627369.2627635,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906811051&doi=10.1145%2f2627369.2627635&partnerID=40&md5=73cf9583ecb0e3a9100b52901b5b8224",Conference Paper,Scopus,2-s2.0-84906811051
"Zhang, Z., Liu, B.","SDC-based modulo scheduling for pipeline synthesis",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691121,"211","218",,15,10.1109/ICCAD.2013.6691121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893385099&doi=10.1109%2fICCAD.2013.6691121&partnerID=40&md5=f6b8bf288415f27316cb49740542b904",Conference Paper,Scopus,2-s2.0-84893385099
"Zhang, Z., Chen, D.","Challenges and opportunities of ESL design automation",2012,"ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 6467670,"","",,2,10.1109/ICSICT.2012.6467670,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874844070&doi=10.1109%2fICSICT.2012.6467670&partnerID=40&md5=e4b6da7a50664706fc6c1a3945472497",Conference Paper,Scopus,2-s2.0-84874844070
"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.","High-level synthesis for FPGAs: From prototyping to deployment",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","4", 5737854,"473","491",,250,10.1109/TCAD.2011.2110592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953076698&doi=10.1109%2fTCAD.2011.2110592&partnerID=40&md5=1de449983936b816465fb691d6131fa3",Conference Paper,Scopus,2-s2.0-79953076698
"Cong, J., Liu, B., Majumdar, R., Zhang, Z.","Behavior-level observability analysis for operation gating in low-power behavioral synthesis",2010,"ACM Transactions on Design Automation of Electronic Systems","16","1", 4,"","",,7,10.1145/1870109.1870113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650268767&doi=10.1145%2f1870109.1870113&partnerID=40&md5=a0cb3b90db8fa1e17dbcc95d5d7e9472",Article,Scopus,2-s2.0-78650268767
"Zhang, J., Zhang, Z., Zhou, S., Tan, M., Liu, X., Cheng, X., Cong, J.","Bit-level optimization for high-level synthesis and FPGA-based acceleration",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"59","68",,15,10.1145/1723112.1723124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951593778&doi=10.1145%2f1723112.1723124&partnerID=40&md5=3185bfad31f5c9ae6c783a6769588b51",Conference Paper,Scopus,2-s2.0-77951593778
"Cong, J., Liu, B., Zhang, Z.","Scheduling with soft constraints",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361315,"47","54",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349089156&partnerID=40&md5=a687c4bf15926b4cf6b33afba314d679",Conference Paper,Scopus,2-s2.0-76349089156
"Cong, J., Gururaj, K., Liu, B., Liu, C., Zhang, Z., Zhou, S., Zou, Y.","Evaluation of static analysis techniques for fixed-point precision optimization",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290921,"231","234",,13,10.1109/FCCM.2009.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349127428&doi=10.1109%2fFCCM.2009.35&partnerID=40&md5=2ec2d5abde2ae2c782a96327399f948d",Conference Paper,Scopus,2-s2.0-74349127428
"Cong, J., Liu, B., Zhang, Z.","Behavior-level observability don't-cares and application to low-power behavioral synthesis",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594266,"139","144",,9,10.1145/1594233.1594266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449700261&doi=10.1145%2f1594233.1594266&partnerID=40&md5=d3d079064e9c1e6d201baa4430d6da5d",Conference Paper,Scopus,2-s2.0-70449700261
"Zhang, Z., Fan, Y., Jiang, W., Han, G., Yang, C., Cong, J.","AutoPilot: A platform-based ESL synthesis system",2008,"High-Level Synthesis: From Algorithm to Digital Circuit",,,,"99","112",,63,10.1007/978-1-4020-8588-8_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892282773&doi=10.1007%2f978-1-4020-8588-8_6&partnerID=40&md5=ebadb5892c5d599ac85ab7028e2b9222",Book Chapter,Scopus,2-s2.0-84892282773
"Jiang, W., Zhang, Z., Potkonjak, M., Cong, J.","Scheduling with integer time budgeting for low-power optimization",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483947,"22","27",,14,10.1109/ASPDAC.2008.4483947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549120818&doi=10.1109%2fASPDAC.2008.4483947&partnerID=40&md5=ec21f7a96dc1f7ee46605eb539a9383e",Conference Paper,Scopus,2-s2.0-49549120818
"Hsieh, C.-T., Cong, J., Zhang, Z., Chang, S.-C.","Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483919,"10","15",,5,10.1109/ASPDAC.2008.4483919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549106188&doi=10.1109%2fASPDAC.2008.4483919&partnerID=40&md5=81b4848727c1c4bbf56548e4aaeee3cf",Conference Paper,Scopus,2-s2.0-49549106188
"Chen, D., Cong, J., Fan, Y., Zhang, Z.","High-level power estimation and low-power design space exploration for FPGAs",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196086,"529","534",,29,10.1109/ASPDAC.2007.358040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44949258060&doi=10.1109%2fASPDAC.2007.358040&partnerID=40&md5=1927c0ea054f1ea69c5a482ff6778b96",Conference Paper,Scopus,2-s2.0-44949258060
"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.","Platform-based behavior-level and system-level synthesis",2007,"2006 IEEE International Systems-on-Chip Conference, SOC",,, 4063049,"199","202",,37,10.1109/SOCC.2006.283880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749087793&doi=10.1109%2fSOCC.2006.283880&partnerID=40&md5=7ae427fec461b23405a97c42129fce03",Conference Paper,Scopus,2-s2.0-43749087793
"Cong, J., Zhang, Z.","An efficient and versatile scheduling algorithm based on SDC formulation",2006,"Proceedings - Design Automation Conference",,,,"433","438",,63,10.1145/1146909.1147025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547187799&doi=10.1145%2f1146909.1147025&partnerID=40&md5=f3a5dab1b54d88a8dbfe01203ff9fd1d",Conference Paper,Scopus,2-s2.0-34547187799
"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.","Behavior and communication co-optimization for systems with sequential communication media",2006,"Proceedings - Design Automation Conference",,,,"675","678",,3,10.1145/1146909.1147080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547211995&doi=10.1145%2f1146909.1147080&partnerID=40&md5=070d8323732960f6937ca968fa825a54",Conference Paper,Scopus,2-s2.0-34547211995
"Cong, J., Han, G., Zhang, Z.","Architecture and compiler optimizations for data bandwidth improvement in configurable processors",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","9", 1715331,"986","997",,9,10.1109/TVLSI.2006.884050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750578656&doi=10.1109%2fTVLSI.2006.884050&partnerID=40&md5=fdb4c8d58255122a7cda105971c57b63",Article,Scopus,2-s2.0-33750578656
"Cong, J., Han, G., Zhang, Z.","Architecture and compilation for data bandwidth improvement in configurable embedded processors",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560075,"263","270",,9,10.1109/ICCAD.2005.1560075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750587614&doi=10.1109%2fICCAD.2005.1560075&partnerID=40&md5=d3b1ea3e0962cd2e92f27f71dd625a93",Conference Paper,Scopus,2-s2.0-33750587614
"Cong, J., Fan, Y., Han, G., Lin, Y., Xu, J., Zhang, Z., Cheng, X.","Bitwidth-aware scheduling and binding in high-level synthesis",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466476,"856","861",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861428551&partnerID=40&md5=2fd01f62e35d87064353c2dbb20e3ddc",Conference Paper,Scopus,2-s2.0-84861428551
"Cong, J., Fan, Y., Han, G., Jagannathan, A., Reinman, G., Zhang, Z.","Instruction set extension with shadow registers for configurable processors",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"99","106",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344403542&partnerID=40&md5=d3229f12f64df6249f9b41a75a33ebd8",Conference Paper,Scopus,2-s2.0-20344403542
"Cong, J., Fan, Y., Zhang, Z.","Architecture-level synthesis for automatic interconnect pipelining",2004,"Proceedings - Design Automation Conference",,,,"602","607",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444250755&partnerID=40&md5=3d9dd84d4791fdabba746f6e3e8a1a26",Conference Paper,Scopus,2-s2.0-4444250755
"Cong, J., Fan, Y., Han, G., Zhang, Z.","Application-specific instruction generation for configurable processor architectures",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"183","189",,173,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442428419&partnerID=40&md5=95848e5dd626a2d338e8b06d4b282159",Conference Paper,Scopus,2-s2.0-2442428419
"Cong, J., Fan, Y., Han, G., Yang, X., Zhang, Z.","Architecture and Synthesis for On-Chip Multicycle Communication",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","4",,"550","564",,56,10.1109/TCAD.2004.825872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342420709&doi=10.1109%2fTCAD.2004.825872&partnerID=40&md5=bda022663aac5e06502bfa000209a33f",Conference Paper,Scopus,2-s2.0-2342420709
"Zhang, Z., Fan, Y., Potkonjak, M., Cong, J.","Gradual Relaxation Techniques with Applications to Behavioral Synthesis",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"529","535",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148448&partnerID=40&md5=ba28a2bff39a3947896a08e44233740e",Conference Paper,Scopus,2-s2.0-0346148448
"Cong, J., Fan, Y., Han, G., Yang, X., Zhang, Z.","Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"536","543",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346777484&partnerID=40&md5=b600331fb619141b20dbd76022ed1d99",Conference Paper,Scopus,2-s2.0-0346777484
"Cong, J., Fan, Y., Man, G., Yang, X., Zhang, Z.","Architecture and Synthesis for Multi-Cycle On-Chip Communication",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"77","78",,2,10.1145/944664.944667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142299895&doi=10.1145%2f944664.944667&partnerID=40&md5=29ba3a37fe4d83ef5aeb32f7e6992f1f",Conference Paper,Scopus,2-s2.0-1142299895
"Cong, J., Fan, Y., Yang, X., Zhang, Z.","Architecture and synthesis for multi-cycle communication",2003,"Proceedings of the International Symposium on Physical Design",,,,"190","196",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038040150&partnerID=40&md5=57191a16e66128d22caca0cce0ae7302",Conference Paper,Scopus,2-s2.0-0038040150
