
---------- Begin Simulation Statistics ----------
final_tick                               155401516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727980                       # Number of bytes of host memory used
host_op_rate                                   306666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   326.74                       # Real time elapsed on the host
host_tick_rate                              475615054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155402                       # Number of seconds simulated
sim_ticks                                155401516000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104043                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635482                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389732                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.554015                       # CPI: cycles per instruction
system.cpu.discardedOps                        196810                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627826                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22927709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.643494                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        155401516                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132473807                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            329                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68510                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45982                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127636                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15911936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15911936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180114                       # Request fanout histogram
system.membus.respLayer1.occupancy          972127750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           568646000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            244108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       481533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       243302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1406263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     56477440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               56564224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114821                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4384640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           585064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000663                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 584676     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    388      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             585064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1765328000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1408315995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2418000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               289999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   290124                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 125                       # number of overall hits
system.l2.overall_hits::.cpu.data              289999                       # number of overall hits
system.l2.overall_hits::total                  290124                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179438                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            179438                       # number of overall misses
system.l2.overall_misses::total                180119                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18437806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18505104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67298000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18437806000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18505104000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           469437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          469437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.382241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.383034                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.382241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.383034                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98822.320117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102753.073485                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102738.211960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98822.320117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102753.073485                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102738.211960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68510                       # number of writebacks
system.l2.writebacks::total                     68510                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53678000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14848735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14902413000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53678000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14848735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14902413000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.382230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383023                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.382230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78822.320117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82753.646208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82738.782105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78822.320117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82753.646208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82738.782105                       # average overall mshr miss latency
system.l2.replacements                         114821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       413023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           413023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       413023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       413023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             98499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98499                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127636                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13374426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13374426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.564424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.564424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104785.687424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104785.687424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10821706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10821706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.564424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.564424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84785.687424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84785.687424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98822.320117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98822.320117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53678000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53678000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78822.320117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78822.320117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        191500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            191500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5063380000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5063380000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.212912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97744.874715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97744.874715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4027029000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4027029000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.212892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77746.375273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77746.375273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63846.725972                       # Cycle average of tags in use
system.l2.tags.total_refs                      938120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.201462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     107.393771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       134.002467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63605.329734                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974224                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15190357                       # Number of tag accesses
system.l2.tags.data_accesses                 15190357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11483712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11527296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4384640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4384640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            280461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          73897040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74177500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       280461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           280461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28214911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28214911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28214911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           280461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         73897040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102392412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005715622500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4095                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4095                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64513                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68510                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2263745000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5640882500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12568.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31318.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.298139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.672269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.021834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46951     64.72%     64.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5298      7.30%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4041      5.57%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2014      2.78%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7951     10.96%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          942      1.30%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          443      0.61%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      0.47%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4569      6.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.931380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.217258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.263732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3844     93.87%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          250      6.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4095                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.694404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2627     64.15%     64.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      1.47%     65.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1355     33.09%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.59%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.63%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4095                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11527296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4382784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11527296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4384640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  143659921000                       # Total gap between requests
system.mem_ctrls.avgGap                     577820.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11483712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4382784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 280460.584438571415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73897039.717424646020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28202968.110040832311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18724000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5622158500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3366690283750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27494.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31332.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49141589.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257147100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136676925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           642328680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          177386040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12266985120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28209687600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35918655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77608867305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.408689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93078520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5189080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57133916000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            260859900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138650325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643685280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180084780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12266985120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28381762050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35773751040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77645778495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.646210                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92698438250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5189080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57513997750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197643                       # number of overall hits
system.cpu.icache.overall_hits::total        10197643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74007000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74007000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74007000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74007000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198449                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198449                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198449                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91820.099256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91820.099256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91820.099256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91820.099256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          550                       # number of writebacks
system.cpu.icache.writebacks::total               550                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72395000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72395000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89820.099256                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89820.099256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89820.099256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89820.099256                       # average overall mshr miss latency
system.cpu.icache.replacements                    550                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74007000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74007000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91820.099256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91820.099256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89820.099256                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89820.099256                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.745408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12653.162531                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.745408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20397704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20397704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51641052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51641052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51641559                       # number of overall hits
system.cpu.dcache.overall_hits::total        51641559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521769                       # number of overall misses
system.cpu.dcache.overall_misses::total        521769                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27649403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27649403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27649403000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27649403000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52163328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52163328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53807.582654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53807.582654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52991.655311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52991.655311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99615                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.968412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       413023                       # number of writebacks
system.cpu.dcache.writebacks::total            413023                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52331                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       469433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       469433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25099977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25099977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25940237999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25940237999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54384.751888                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54384.751888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55258.658848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55258.658848                       # average overall mshr miss latency
system.cpu.dcache.replacements                 467389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40940780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40940780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       235950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9468376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9468376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41176730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41176730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40128.739140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40128.739140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8975136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8975136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38128.628537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38128.628537                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10700272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10700272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       277907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18181027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18181027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65421.263228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65421.263228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16124841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16124841000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71306.259535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71306.259535                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    840260999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    840260999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106267.990262                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106267.990262                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.596190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52111068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            469437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.007586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.596190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835083901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835083901                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155401516000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
