

================================================================
== Vitis HLS Report for 'mod_exp_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Tue Dec  3 20:54:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  29.749 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|      260|  0.119 us|  7.735 us|    4|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_12_1  |        2|      257|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 6 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%exp_buf_0 = alloca i32 1"   --->   Operation 9 'alloca' 'exp_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_V = alloca i32 1"   --->   Operation 10 'alloca' 'result_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_V_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %ret_V"   --->   Operation 11 'read' 'ret_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%exp_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %exp"   --->   Operation 12 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 1, i256 %result_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %exp_read, i256 %exp_buf_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 1, i256 %lhs"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %ret_V_read, i256 %rhs"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.7>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [rsa.cpp:12]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 256" [rsa.cpp:12]   --->   Operation 20 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i_1, i9 1" [rsa.cpp:12]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.if.then.1, void %for.body.for.end_crit_edge.exitStub" [rsa.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rhs_load = load i256 %rhs"   --->   Operation 24 'load' 'rhs_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_load = load i256 %lhs"   --->   Operation 25 'load' 'lhs_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%exp_buf_0_load = load i256 %exp_buf_0"   --->   Operation 26 'load' 'exp_buf_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i256 %exp_buf_0_load"   --->   Operation 27 'trunc' 'trunc_ln1497' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (29.7ns)   --->   "%ret_V_4 = mul i256 %rhs_load, i256 %lhs_load"   --->   Operation 28 'mul' 'ret_V_4' <Predicate = (!icmp_ln12)> <Delay = 29.7> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 29.7> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_4, i64 12, i64 4, i64 18446744073709551615" [rsa.cpp:16]   --->   Operation 29 'specfucore' 'specfucore_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %exp_buf_0_load, i32 1, i32 255"   --->   Operation 30 'partselect' 'r_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i255 %r_V"   --->   Operation 31 'zext' 'zext_ln1669' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.72ns)   --->   "%icmp_ln1019 = icmp_eq  i255 %r_V, i255 0"   --->   Operation 32 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln12)> <Delay = 4.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln1019, void %fpga_resource_hint.for.inc.0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub" [rsa.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (29.7ns)   --->   "%ret_V_3 = mul i256 %rhs_load, i256 %rhs_load"   --->   Operation 34 'mul' 'ret_V_3' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 29.7> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 29.7> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_3, i64 12, i64 4, i64 18446744073709551615" [rsa.cpp:23]   --->   Operation 35 'specfucore' 'specfucore_ln23' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %zext_ln1669, i256 %exp_buf_0" [rsa.cpp:12]   --->   Operation 36 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %i_2, i9 %i" [rsa.cpp:12]   --->   Operation 37 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%result_V_load_1 = load i256 %result_V" [rsa.cpp:15]   --->   Operation 38 'load' 'result_V_load_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [rsa.cpp:13]   --->   Operation 39 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 40 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [rsa.cpp:15]   --->   Operation 41 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [rsa.cpp:17]   --->   Operation 42 'specregionend' 'rend2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.55ns)   --->   "%result_V_4 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %result_V_load_1" [rsa.cpp:15]   --->   Operation 43 'select' 'result_V_4' <Predicate = (!icmp_ln12)> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.55ns)   --->   "%result_V_5 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %lhs_load" [rsa.cpp:15]   --->   Operation 44 'select' 'result_V_5' <Predicate = (!icmp_ln12)> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [rsa.cpp:21]   --->   Operation 45 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [rsa.cpp:24]   --->   Operation 46 'specregionend' 'rend' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %result_V_4, i256 %result_V" [rsa.cpp:12]   --->   Operation 47 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %result_V_5, i256 %lhs" [rsa.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %ret_V_3, i256 %rhs" [rsa.cpp:12]   --->   Operation 49 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [rsa.cpp:12]   --->   Operation 50 'br' 'br_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load_1" [rsa.cpp:15]   --->   Operation 51 'write' 'write_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %result_V_1_out, i256 %result_V_4" [rsa.cpp:15]   --->   Operation 52 'write' 'write_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub"   --->   Operation 54 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.58>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%result_V_load = load i256 %result_V"   --->   Operation 56 'load' 'result_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('result.V') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'result.V' [12]  (1.59 ns)

 <State 2>: 29.7ns
The critical path consists of the following:
	'load' operation ('rhs_load') on local variable 'rhs' [25]  (0 ns)
	'mul' operation ('ret.V') [44]  (29.7 ns)

 <State 3>: 3.14ns
The critical path consists of the following:
	'load' operation ('result_V_load_1', rsa.cpp:15) on local variable 'result.V' [28]  (0 ns)
	'select' operation ('result.V', rsa.cpp:15) [36]  (1.55 ns)
	'store' operation ('store_ln12', rsa.cpp:12) of variable 'result.V', rsa.cpp:15 on local variable 'result.V' [47]  (1.59 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [62]  (1.59 ns)
	'phi' operation ('UnifiedRetVal') [62]  (0 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [62]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
