// Seed: 316379478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_8;
  type_13 id_9 (
      .id_0(id_4 * 1 - 1'h0),
      .id_1(1 - id_1 & 1'b0),
      .id_2(1)
  );
  logic id_10;
  logic id_11;
  assign id_3 = 1 ? 1'b0 & 1'b0 & id_1 : 1;
  assign id_4 = 1;
  reg id_12;
  always @(1 or negedge id_1[1]) id_12 <= #1 1 - 1'h0;
endmodule
