verilog work "lab1_priority_encoder.v"
verilog work "lab1_round.v"
verilog work "lab1_middleman.v"
verilog work "lab1_2comp-SM_encoder.v"
verilog work "lab1.v"
