

================================================================
== Vivado HLS Report for 'filter_top'
================================================================
* Date:           Thu Jan 25 09:57:29 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.89|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  24577|  24577|  24578|  24578| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: fft_config_inv_data_V [1/1] 0.00ns
.preheader51.preheader:0  %fft_config_inv_data_V = alloca i16, align 2

ST_1: fft_config_fwd_data_V [1/1] 0.00ns
.preheader51.preheader:1  %fft_config_fwd_data_V = alloca i16, align 2

ST_1: xn2_channel [1/1] 0.00ns
.preheader51.preheader:8  %xn2_channel = alloca i64, align 8

ST_1: xn_channel [1/1] 0.00ns
.preheader51.preheader:9  %xn_channel = alloca i64, align 8

ST_1: xk2_channel [1/1] 0.00ns
.preheader51.preheader:10  %xk2_channel = alloca i64, align 8

ST_1: xk_channel [1/1] 0.00ns
.preheader51.preheader:11  %xk_channel = alloca i64, align 8

ST_1: fft_status_fwd_data_V [1/1] 0.00ns
.preheader51.preheader:13  %fft_status_fwd_data_V = alloca i8, align 1

ST_1: fft_status_inv_data_V [1/1] 0.00ns
.preheader51.preheader:14  %fft_status_inv_data_V = alloca i8, align 1

ST_1: stg_15 [2/2] 0.00ns
.preheader51.preheader:19  call fastcc void @filter_top_dummy_proc_fe(i16* %fft_config_fwd_data_V, i16* %fft_config_inv_data_V, [1536 x i64]* %in_r, [2048 x i64]* %inxn2, i64* %xn_channel, i64* %xn2_channel)


 <State 2>: 0.00ns
ST_2: stg_16 [1/2] 0.00ns
.preheader51.preheader:19  call fastcc void @filter_top_dummy_proc_fe(i16* %fft_config_fwd_data_V, i16* %fft_config_inv_data_V, [1536 x i64]* %in_r, [2048 x i64]* %inxn2, i64* %xn_channel, i64* %xn2_channel)


 <State 3>: 2.89ns
ST_3: stg_17 [2/2] 2.89ns
.preheader51.preheader:24  call void @"fft<config1>"(i64* %xn_channel, i64* %xk_channel, i8* %fft_status_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_3: stg_18 [2/2] 2.89ns
.preheader51.preheader:29  call void @"fft<config2>"(i64* %xn2_channel, i64* %xk2_channel, i8* %fft_status_inv_data_V, i16* %fft_config_inv_data_V)


 <State 4>: 2.89ns
ST_4: stg_19 [1/2] 2.89ns
.preheader51.preheader:24  call void @"fft<config1>"(i64* %xn_channel, i64* %xk_channel, i8* %fft_status_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_4: stg_20 [1/2] 2.89ns
.preheader51.preheader:29  call void @"fft<config2>"(i64* %xn2_channel, i64* %xk2_channel, i8* %fft_status_inv_data_V, i16* %fft_config_inv_data_V)


 <State 5>: 0.00ns
ST_5: stg_21 [2/2] 0.00ns
.preheader51.preheader:34  call fastcc void @filter_top_dummy_proc_be([2048 x i64]* %coefs, i64* %xk_channel, i64* %xk2_channel, [2048 x i64]* %outxk1, [1536 x i64]* %out_r)


 <State 6>: 0.00ns
ST_6: stg_22 [1/1] 0.00ns
.preheader51.preheader:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_6: stg_23 [1/1] 0.00ns
.preheader51.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %coefs), !map !7

ST_6: stg_24 [1/1] 0.00ns
.preheader51.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %inxn2), !map !16

ST_6: stg_25 [1/1] 0.00ns
.preheader51.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %outxk1), !map !23

ST_6: stg_26 [1/1] 0.00ns
.preheader51.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i64]* %in_r), !map !30

ST_6: stg_27 [1/1] 0.00ns
.preheader51.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i64]* %out_r), !map !39

ST_6: stg_28 [1/1] 0.00ns
.preheader51.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_6: stg_29 [1/1] 0.00ns
.preheader51.preheader:15  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %outxk1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: stg_30 [1/1] 0.00ns
.preheader51.preheader:16  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %inxn2, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: stg_31 [1/1] 0.00ns
.preheader51.preheader:17  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %inxn2, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_6: stg_32 [1/1] 0.00ns
.preheader51.preheader:18  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: empty [1/1] 0.00ns
.preheader51.preheader:20  %empty = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str61, i32 1, [1 x i8]* @str62, [1 x i8]* @str62, i32 1, i32 0, i16* %fft_config_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_6: stg_34 [1/1] 0.00ns
.preheader51.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %fft_config_fwd_data_V, [8 x i8]* @str63, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str63, [8 x i8]* @str63, [8 x i8]* @str63)

ST_6: empty_17 [1/1] 0.00ns
.preheader51.preheader:22  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([3 x i8]* @str67, i32 1, [1 x i8]* @str68, [1 x i8]* @str68, i32 1344, i32 2048, i64* %xn_channel, i64* %xn_channel)

ST_6: stg_36 [1/1] 0.00ns
.preheader51.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i64* %xn_channel, [8 x i8]* @str69, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str69, [8 x i8]* @str69, [8 x i8]* @str69)

ST_6: empty_18 [1/1] 0.00ns
.preheader51.preheader:25  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str64, i32 1, [1 x i8]* @str65, [1 x i8]* @str65, i32 1, i32 0, i16* %fft_config_inv_data_V, i16* %fft_config_inv_data_V)

ST_6: stg_38 [1/1] 0.00ns
.preheader51.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i16* %fft_config_inv_data_V, [8 x i8]* @str66, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str66, [8 x i8]* @str66, [8 x i8]* @str66)

ST_6: empty_19 [1/1] 0.00ns
.preheader51.preheader:27  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @str70, i32 1, [1 x i8]* @str71, [1 x i8]* @str71, i32 64, i32 2048, i64* %xn2_channel, i64* %xn2_channel)

ST_6: stg_40 [1/1] 0.00ns
.preheader51.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i64* %xn2_channel, [8 x i8]* @str72, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str72, [8 x i8]* @str72, [8 x i8]* @str72)

ST_6: empty_20 [1/1] 0.00ns
.preheader51.preheader:30  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([3 x i8]* @str73, i32 1, [1 x i8]* @str74, [1 x i8]* @str74, i32 64, i32 2048, i64* %xk_channel, i64* %xk_channel)

ST_6: stg_42 [1/1] 0.00ns
.preheader51.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i64* %xk_channel, [8 x i8]* @str75, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str75, [8 x i8]* @str75, [8 x i8]* @str75)

ST_6: empty_21 [1/1] 0.00ns
.preheader51.preheader:32  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @str76, i32 1, [1 x i8]* @str77, [1 x i8]* @str77, i32 64, i32 2048, i64* %xk2_channel, i64* %xk2_channel)

ST_6: stg_44 [1/1] 0.00ns
.preheader51.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i64* %xk2_channel, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str78, [8 x i8]* @str78, [8 x i8]* @str78)

ST_6: stg_45 [1/2] 0.00ns
.preheader51.preheader:34  call fastcc void @filter_top_dummy_proc_be([2048 x i64]* %coefs, i64* %xk_channel, i64* %xk2_channel, [2048 x i64]* %outxk1, [1536 x i64]* %out_r)

ST_6: stg_46 [1/1] 0.00ns
.preheader51.preheader:35  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x422eff0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x40728f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inxn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x45ae8b0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outxk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x42db210; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x451f580; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x4201960; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x4800210; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fft_config_inv_data_V (alloca              ) [ 0111111]
fft_config_fwd_data_V (alloca              ) [ 0111111]
xn2_channel           (alloca              ) [ 0111111]
xn_channel            (alloca              ) [ 0111111]
xk2_channel           (alloca              ) [ 0011111]
xk_channel            (alloca              ) [ 0011111]
fft_status_fwd_data_V (alloca              ) [ 0011100]
fft_status_inv_data_V (alloca              ) [ 0011100]
stg_16                (call                ) [ 0000000]
stg_19                (call                ) [ 0000000]
stg_20                (call                ) [ 0000000]
stg_22                (specdataflowpipeline) [ 0000000]
stg_23                (specbitsmap         ) [ 0000000]
stg_24                (specbitsmap         ) [ 0000000]
stg_25                (specbitsmap         ) [ 0000000]
stg_26                (specbitsmap         ) [ 0000000]
stg_27                (specbitsmap         ) [ 0000000]
stg_28                (spectopmodule       ) [ 0000000]
stg_29                (specmemcore         ) [ 0000000]
stg_30                (specmemcore         ) [ 0000000]
stg_31                (specinterface       ) [ 0000000]
stg_32                (specmemcore         ) [ 0000000]
empty                 (specchannel         ) [ 0000000]
stg_34                (specinterface       ) [ 0000000]
empty_17              (specchannel         ) [ 0000000]
stg_36                (specinterface       ) [ 0000000]
empty_18              (specchannel         ) [ 0000000]
stg_38                (specinterface       ) [ 0000000]
empty_19              (specchannel         ) [ 0000000]
stg_40                (specinterface       ) [ 0000000]
empty_20              (specchannel         ) [ 0000000]
stg_42                (specinterface       ) [ 0000000]
empty_21              (specchannel         ) [ 0000000]
stg_44                (specinterface       ) [ 0000000]
stg_45                (call                ) [ 0000000]
stg_46                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inxn2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inxn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outxk1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outxk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="detector_tail_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detector_tail_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_top_dummy_proc_fe"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft<config1>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft<config2>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_top_dummy_proc_be"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str62"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str63"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str67"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str68"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str65"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str70"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str71"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str73"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str76"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="fft_config_inv_data_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_config_inv_data_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="fft_config_fwd_data_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_config_fwd_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="xn2_channel_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xn2_channel/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="xn_channel_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xn_channel/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="xk2_channel_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xk2_channel/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="xk_channel_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xk_channel/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="fft_status_fwd_data_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_status_fwd_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fft_status_inv_data_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_status_inv_data_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_filter_top_dummy_proc_be_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="4"/>
<pin id="131" dir="0" index="3" bw="64" slack="4"/>
<pin id="132" dir="0" index="4" bw="64" slack="0"/>
<pin id="133" dir="0" index="5" bw="64" slack="0"/>
<pin id="134" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_21/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_filter_top_dummy_proc_fe_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="0" index="3" bw="64" slack="0"/>
<pin id="144" dir="0" index="4" bw="64" slack="0"/>
<pin id="145" dir="0" index="5" bw="64" slack="0"/>
<pin id="146" dir="0" index="6" bw="64" slack="0"/>
<pin id="147" dir="0" index="7" bw="32" slack="0"/>
<pin id="148" dir="0" index="8" bw="32" slack="0"/>
<pin id="149" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fft_config1_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="2"/>
<pin id="158" dir="0" index="2" bw="64" slack="2"/>
<pin id="159" dir="0" index="3" bw="8" slack="2"/>
<pin id="160" dir="0" index="4" bw="16" slack="2"/>
<pin id="161" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_17/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fft_config2_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2"/>
<pin id="166" dir="0" index="2" bw="64" slack="2"/>
<pin id="167" dir="0" index="3" bw="8" slack="2"/>
<pin id="168" dir="0" index="4" bw="16" slack="2"/>
<pin id="169" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="fft_config_inv_data_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="fft_config_inv_data_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="fft_config_fwd_data_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="fft_config_fwd_data_V "/>
</bind>
</comp>

<comp id="183" class="1005" name="xn2_channel_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="xn2_channel "/>
</bind>
</comp>

<comp id="189" class="1005" name="xn_channel_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="xn_channel "/>
</bind>
</comp>

<comp id="195" class="1005" name="xk2_channel_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="2"/>
<pin id="197" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xk2_channel "/>
</bind>
</comp>

<comp id="201" class="1005" name="xk_channel_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="2"/>
<pin id="203" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xk_channel "/>
</bind>
</comp>

<comp id="207" class="1005" name="fft_status_fwd_data_V_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2"/>
<pin id="209" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fft_status_fwd_data_V "/>
</bind>
</comp>

<comp id="212" class="1005" name="fft_status_inv_data_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="2"/>
<pin id="214" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="fft_status_inv_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="127" pin=5"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="139" pin=7"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="139" pin=8"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="94" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="180"><net_src comp="98" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="186"><net_src comp="102" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="192"><net_src comp="106" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="198"><net_src comp="110" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="204"><net_src comp="114" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="210"><net_src comp="118" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="215"><net_src comp="122" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="163" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_15 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          | grp_filter_top_dummy_proc_be_fu_127 |    0    |    16   |   8.92  |   871   |   442   |
|   call   | grp_filter_top_dummy_proc_fe_fu_139 |    0    |    0    |  5.352  |   396   |   165   |
|          |       grp_fft_config1_s_fu_155      |    16   |    40   |    0    |  17987  |  14499  |
|          |       grp_fft_config2_s_fu_163      |    16   |    40   |    0    |  17987  |  14499  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    32   |    96   |  14.272 |  37241  |  29605  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|detector_tail_M_imag_V|    1   |    0   |    0   |
|detector_tail_M_real_V|    1   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    2   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|fft_config_fwd_data_V_reg_177|   16   |
|fft_config_inv_data_V_reg_171|   16   |
|fft_status_fwd_data_V_reg_207|    8   |
|fft_status_inv_data_V_reg_212|    8   |
|     xk2_channel_reg_195     |   64   |
|      xk_channel_reg_201     |   64   |
|     xn2_channel_reg_183     |   64   |
|      xn_channel_reg_189     |   64   |
+-----------------------------+--------+
|            Total            |   304  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |   96   |   14   |  37241 |  29605 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   34   |   96   |   14   |  37545 |  29605 |
+-----------+--------+--------+--------+--------+--------+
