<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5596742 - Virtual interconnections for reconfigurable logic systems - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Virtual interconnections for reconfigurable logic systems"><meta name="DC.contributor" content="Anant Agarwal" scheme="inventor"><meta name="DC.contributor" content="Jonathan Babb" scheme="inventor"><meta name="DC.contributor" content="Russell Tessier" scheme="inventor"><meta name="DC.contributor" content="Massachusetts Institute Of Technology" scheme="assignee"><meta name="DC.date" content="1993-4-2" scheme="dateSubmitted"><meta name="DC.description" content="A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A &quot;softwire&quot; compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device."><meta name="DC.date" content="1997-1-21" scheme="issued"><meta name="DC.relation" content="EP:0410502:A2" scheme="references"><meta name="DC.relation" content="US:4495590" scheme="references"><meta name="DC.relation" content="US:4506341" scheme="references"><meta name="DC.relation" content="US:4697241" scheme="references"><meta name="DC.relation" content="US:4901259" scheme="references"><meta name="DC.relation" content="US:5109353" scheme="references"><meta name="DC.relation" content="US:5283900" scheme="references"><meta name="DC.relation" content="US:5442306" scheme="references"><meta name="DC.relation" content="US:5444394" scheme="references"><meta name="DC.relation" content="US:5452231" scheme="references"><meta name="DC.relation" content="US:5473266" scheme="references"><meta name="DC.relation" content="US:5475830" scheme="references"><meta name="DC.relation" content="US:5483178" scheme="references"><meta name="DC.relation" content="US:5485103" scheme="references"><meta name="DC.relation" content="WO:1990004233:A1" scheme="references"><meta name="citation_reference" content="Agrawal, Om, &quot;Field Programmable Gate Arrays (FPGAs) Provide ASIC System Designers Control Of Their Design Destiny,&quot; Electro Conference Record, vol. 15, May 1990, pp. 353-361."><meta name="citation_reference" content="Agrawal, Om, Field Programmable Gate Arrays (FPGAs) Provide ASIC System Designers Control Of Their Design Destiny, Electro Conference Record, vol. 15, May 1990, pp. 353 361."><meta name="citation_reference" content="Babb, Jonatha, et al., &quot;Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,&quot; Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 5, 1993, pp. 142-151."><meta name="citation_reference" content="Babb, Jonatha, et al., Virtual Wires: Overcoming Pin Limitations in FPGA based Logic Emulators, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 5, 1993, pp. 142 151."><meta name="citation_reference" content="Bailey, Jim, et al., &quot;Why VLSI Implementations of Associative VLCNs Require Connection Multiplexing,&quot; pp. II -173 -II -180."><meta name="citation_reference" content="Bailey, Jim, et al., Why VLSI Implementations of Associative VLCNs Require Connection Multiplexing, pp. II 173 II 180."><meta name="citation_reference" content="Bertsekas, D., et al., Data Networks , pp. 8 14, 91 95 and 403 405 (Prentice Hall 1987)."><meta name="citation_reference" content="Bertsekas, D., et al., Data Networks, pp. 8 -14, 91 -95 and 403 -405 (Prentice Hall 1987)."><meta name="citation_reference" content="Burskey, &quot;Using Antifuse Programming For Gate-Arrayed Density and Flexibility, An FPGAs Family Also Delivers Masked-Array Performance. FPGas Mirror Masked Gate-Array Architecture&quot; Electronic Design, (Nov. 21, 1991) pp. 63-70."><meta name="citation_reference" content="Burskey, Using Antifuse Programming For Gate Arrayed Density and Flexibility, An FPGAs Family Also Delivers Masked Array Performance. FPGas Mirror Masked Gate Array Architecture Electronic Design , (Nov. 21, 1991) pp. 63 70."><meta name="citation_reference" content="Bursky, D., &quot;Fast simulator expands to mimic 4 million gates,&quot; Electronic Design, p. 23, (Dec. 1986)."><meta name="citation_reference" content="Bursky, D., Fast simulator expands to mimic 4 million gates, Electronic Design , p. 23, (Dec. 1986)."><meta name="citation_reference" content="Dally, &quot;Virtual-Channel Flow Control&quot; IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 2 (Mar. 1992) pp. 194-205."><meta name="citation_reference" content="Dally, Virtual Channel Flow Control IEEE Transactions on Parallel and Distributed Systems , vol. 3, No. 2 (Mar. 1992) pp. 194 205."><meta name="citation_reference" content="Deiss, Stephen, R., &quot;Connectionism without the Connections,&quot; IEEE, (1994), pp. 1217-1221."><meta name="citation_reference" content="Deiss, Stephen, R., Connectionism without the Connections, IEEE , (1994), pp. 1217 1221."><meta name="citation_reference" content="Dominguez Castro, R., et al., Architectures and Building Blocks for CMOS VLSI Analog Neural Programmable Optimizers, IEEE , (1992), pp. 1525 1528."><meta name="citation_reference" content="Dominguez-Castro, R., et al., &quot;Architectures and Building Blocks for CMOS VLSI Analog Neural Programmable Optimizers,&quot; IEEE, (1992), pp. 1525-1528."><meta name="citation_reference" content="Fornaciari, William, et al., &quot;An Automatic VLSI Implementation of Hopfield ANNs,&quot;,  IEEE, (1995), pp. 499-502."><meta name="citation_reference" content="Fornaciari, William, et al., An Automatic VLSI Implementation of Hopfield ANNs, , IEEE , (1995), pp. 499 502."><meta name="citation_reference" content="Hey, Anthony, &quot;Supercomputing with Transputers -Past, Present and Future,&quot; Computer Architecture News, vol. 18, No. 3, Sep. 1990, pp. 479-489."><meta name="citation_reference" content="Hey, Anthony, Supercomputing with Transputers Past, Present and Future, Computer Architecture News , vol. 18, No. 3, Sep. 1990, pp. 479 489."><meta name="citation_reference" content="Kermani et al., &quot;Virtual Cut-Through: A New Computer Communication Switching Technique&quot;, Computer Networks, vol. 3, (Oct. 1979) pp. 267-286."><meta name="citation_reference" content="Kermani et al., Virtual Cut Through: A New Computer Communication Switching Technique , Computer Networks , vol. 3, (Oct. 1979) pp. 267 286."><meta name="citation_reference" content="Khan et al., &quot;FPGA Architectures for ASIC Hardware Emulators,&quot; 1993 ASIC Conference &amp; Exhibit, pp. 336-340."><meta name="citation_reference" content="Khan et al., FPGA Architectures for ASIC Hardware Emulators, 1993 ASIC Conference &amp; Exhibit, pp. 336 340."><meta name="citation_reference" content="Murgai et al., &quot;Logic Synthesis for Programmable Gate Arrays&quot; IEEE 27th ACM/IEEE Design Automation Conference, (1990) pp. 620-625."><meta name="citation_reference" content="Murgai et al., Logic Synthesis for Programmable Gate Arrays IEEE 27th ACM/IEEE Design Automation Conference , (1990) pp. 620 625."><meta name="citation_reference" content="Rose, Jonathan, et al, &quot;Architecture of Field-Programmable Gate Arrays: The Effect of logic Block Functionality on Area Efficiency,&quot; IEEE Journal of Solid State Circuits, No. 5, Oct. 1990, pp. 1217-1225."><meta name="citation_reference" content="Rose, Jonathan, et al, Architecture of Field Programmable Gate Arrays: The Effect of logic Block Functionality on Area Efficiency, IEEE Journal of Solid State Circuits, No. 5, Oct. 1990, pp. 1217 1225."><meta name="citation_reference" content="Singh et al, &quot;Optimization of Field-Programmable Gate Array Logic Block Architecture for Speed&quot; IEEE 1991 Custom Integrated Circuits Conference (1991) pp. 6.1.1--6.1.6."><meta name="citation_reference" content="Singh et al, Optimization of Field Programmable Gate Array Logic Block Architecture for Speed IEEE 1991 Custom Integrated Circuits Conference (1991) pp. 6.1.1 6.1.6."><meta name="citation_reference" content="Van Den Bout, D. E., et al., &quot;IEEE Design and Test of Computers,&quot; IEEE Computer Society, pp. 21-30, Sep. 1992."><meta name="citation_reference" content="Van Den Bout, D. E., et al., IEEE Design and Test of Computers, IEEE Computer Society , pp. 21 30, Sep. 1992."><meta name="citation_reference" content="Walters, &quot;Reprogrammable Hardware Emulation for ASICs Makes Thorough Design Verification Practical,&quot; Compcon Spring &#39;90, pp. 484-486."><meta name="citation_reference" content="Walters, Reprogrammable Hardware Emulation for ASICs Makes Thorough Design Verification Practical, Compcon Spring 90, pp. 484 486."><meta name="citation_reference" content="Wei, Yen Chuen, et al., Multiple Level Partitioning: An Application to the Very Large Scale Hardware Simulator, IEEE , 26(5) : 706 716, (May 1991)."><meta name="citation_reference" content="Wei, Yen-Chuen, et al., &quot;Multiple-Level Partitioning: An Application to the Very Large-Scale Hardware Simulator,&quot; IEEE, 26(5) : 706-716, (May 1991)."><meta name="citation_reference" content="Witienberg, R. C., &quot;Three Newcomers Stir Up Hardware Accelerator Market,&quot; no further information."><meta name="citation_reference" content="Witienberg, R. C., Three Newcomers Stir Up Hardware Accelerator Market, no further information."><meta name="citation_reference" content="XILINX: The Programmable Gate Array Design Handbook, 1986, pp. 1 9 to 1 14."><meta name="citation_reference" content="XILINX: The Programmable Gate Array Design Handbook, 1986, pp. 1-9 to 1-14."><meta name="citation_patent_number" content="US:5596742"><meta name="citation_patent_application_number" content="US:08/042,151"><link rel="canonical" href="http://www.google.com/patents/US5596742"/><meta property="og:url" content="http://www.google.com/patents/US5596742"/><meta name="title" content="Patent US5596742 - Virtual interconnections for reconfigurable logic systems"/><meta name="description" content="A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A &quot;softwire&quot; compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device."/><meta property="og:title" content="Patent US5596742 - Virtual interconnections for reconfigurable logic systems"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("einuU_rYKePbsQTrvICACg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("PRT"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("einuU_rYKePbsQTrvICACg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("PRT"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5596742?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5596742"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=zEZBBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5596742&amp;usg=AFQjCNGt2TEQ9J8EAD3sPcC3boyiZlkg7w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5596742.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5596742.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5596742" style="display:none"><span itemprop="description">A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections...</span><span itemprop="url">http://www.google.com/patents/US5596742?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5596742 - Virtual interconnections for reconfigurable logic systems</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5596742 - Virtual interconnections for reconfigurable logic systems" title="Patent US5596742 - Virtual interconnections for reconfigurable logic systems"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5596742 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/042,151</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jan 21, 1997</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Apr 2, 1993</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 2, 1993</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CA2158149A1">CA2158149A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0692124A1">EP0692124A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1994023389A1">WO1994023389A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">042151, </span><span class="patent-bibdata-value">08042151, </span><span class="patent-bibdata-value">US 5596742 A, </span><span class="patent-bibdata-value">US 5596742A, </span><span class="patent-bibdata-value">US-A-5596742, </span><span class="patent-bibdata-value">US5596742 A, </span><span class="patent-bibdata-value">US5596742A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Anant+Agarwal%22">Anant Agarwal</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jonathan+Babb%22">Jonathan Babb</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Russell+Tessier%22">Russell Tessier</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Massachusetts+Institute+Of+Technology%22">Massachusetts Institute Of Technology</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5596742.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5596742.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5596742.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (15),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (42),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (144),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (11),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5596742&usg=AFQjCNG--LGnjhOx1vmPKEvcETtdNkmASg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5596742&usg=AFQjCNGiCYFKrJVz-gs3EJsg3EL5WBLWxw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5596742A%26KC%3DA%26FT%3DD&usg=AFQjCNGn0Q5tKTNdAKi97PW8cD0xzWp9Bg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54121082" lang="EN" load-source="patent-office">Virtual interconnections for reconfigurable logic systems</invention-title></span><br><span class="patent-number">US 5596742 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37605536" lang="EN" load-source="patent-office"> <div class="abstract">A compilation technique overcomes device pin limitations using virtual interconnections. Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual interconnections increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5596742-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5596742-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(42)</span></span></div><div class="patent-text"><div mxw-id="PCLM5053111" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>The invention claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A reconfigurable electronic system comprising:<div class="claim-text">a plurality of reprogrammable logic modules, each logic module having a plurality of pins for communicating signals between logic modules;</div> <div class="claim-text">inter-module connections between pins of different logic modules; and</div> <div class="claim-text">a configurer to configure each logic module to define a partition of a specified target circuit with interconnections between the partitions of the target circuit being provided through pins and inter-module connections, a partition of the configured target circuit having a number of interconnections to other partitions that exceeds the number of pins on the logic module and the logic module being configured to communicate through virtual interconnections in a time-multiplexed fashion through at least one pin, the inter-module communications including interconnections which extend through intermediate reconfigurable logic modules.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. A system as claimed in claim 1 wherein the configurer configures a logic module to form a multiplexer for communicating through virtual interconnections.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. A system as claimed in claim 1 wherein pins of logic modules are directly connected to pins of other logic modules and routing of signals between the logic modules is through intermediate logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. A system as claimed in claim 1 wherein the logic modules comprise hardwired multiplexers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. A system as claimed in claim 1 wherein the logic modules are configured to operate in phases within a target clock period with inter-module communications being performed within each phase.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. A system as claimed in claim 5 wherein the configurer optimizes logic module selection and phase division of the target circuit based on interpartition dependencies.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. A system as claimed in claim 6 wherein the target clock period dictates the maximum rate at which signal lines of the target circuit change value and wherein each target clock period comprises a plurality of system clock periods which dictate the maximum rate at which signals in the electronic system change value.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The system as claimed in claim 7 wherein each system clock period is scheduled to either perform a computation or carry a communication signal during a particular target clock period.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The system as claimed in claim 6 wherein a physical intermodule pin carries a plurality of target system signals during a target system clock period, each target system signal being carried during a system clock period.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. A system as claimed in claim 1 wherein data is accessed from memory elements external to the logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The system as claimed in claim 10 wherein memory data is multiplexed on virtual interconnections.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. A system as claimed in claim 1 wherein the logic modules are Field Programmable Gate Arrays (FPGAs).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. A system as claimed in claim 1 wherein the system is an emulation system for emulating the target circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. A system as claimed in claim 1 wherein each logic module comprises an array of interconnected programmable logic cells.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. A system as claimed in claim 1 wherein each module is a single chip.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. A system as claimed in claim 1 wherein logic modules are configured to include pins dedicated to individual signals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. A system as claimed in claim 16 wherein an individual signal is on a critical signal path.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. A system as claimed in claim 16, including asynchronous logic hardwired to dedicated pins of the logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. A system as claimed in claim 16 wherein each dedicated pin is a surplus pin not configured by the configurer as a virtual interconnection.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. A system as claimed in claim 1 wherein the configurer comprises a partitioner that partitions the target logic circuit, each partition being configured into a respective logic module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. A system as claimed in claim 20 further comprising a dependency analyzer and a divider, a target clock period being divided into phases during which program logic functions are performed and signals are transmitted between the logic modules, the phase division being a function of partition dependencies and memory assignments.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. A system as claimed in claim 20 further comprising a router that configures the logic modules to route signals between logic modules through intermediate logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. A system as claimed in claim 1 wherein the configurer provides pipeline compaction by overlapping a first virtual path with a plurality of second virtual paths traveling in the same direction.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" class="claim">
      <div class="claim-text">24. A system as claimed in claim 1 wherein the configurer configures virtual logic by reconfiguring a portion of the logic module during periods of inactivity for the portion of the logic module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" class="claim">
      <div class="claim-text">25. A system as claimed in claim 1 wherein the configuration of the logic modules is event driven such that pins only communicate signals which have changed in value.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" class="claim">
      <div class="claim-text">26. A logic system as claimed in claim 1 wherein at least one intermodule logic module includes a register corresponding to a signal being routed.</div>
    </div>
    </div> <div class="claim"> <div num="27" class="claim">
      <div class="claim-text">27. A compiler for programming a reconfigurable electronic system comprising:<div class="claim-text">a partitioner that partitions a target logic circuit into partitions to be configured into individual logic modules;</div> <div class="claim-text">a configurer to configure each logic module to create a partition of the target circuit with virtual interconnections between partitions of the target circuit corresponding to at least one common pin with signals along the virtual interconnections being time-multiplexed through common pins; and</div> <div class="claim-text">a router to configure the logic modules to route signals between logic modules through intermediate logic modules.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" class="claim">
      <div class="claim-text">28. A compiler as claimed in claim 27 further comprising a dependency analyzer and a divider that divides a target clock period into phases during which program logic functions are performed and signals are transmitted between the logic modules, the phase division being a function of partition dependencies and memory assignments.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" class="claim">
      <div class="claim-text">29. A compiler as claimed in claim 27 wherein the logic modules are Field Programmable Gate Arrays (FPGAs).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" class="claim">
      <div class="claim-text">30. A compiler as claimed in claim 27 wherein the system is a logic emulation system and the target circuit is being emulated by the logic emulation system.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" class="claim">
      <div class="claim-text">31. A compiler as claimed in claim 27 wherein the configurer configures intermediate logic modules to form at least one topology from the group consisting of crossbar, mesh and torus.</div>
    </div>
    </div> <div class="claim"> <div num="32" class="claim">
      <div class="claim-text">32. A method of compiling a reconfigurable electronic system, comprising the steps of:<div class="claim-text">partitioning a target circuit into a plurality of partitions, each partition to be configured into an individual logic module having a plurality of pins;</div> <div class="claim-text">configuring each logic module to create a partition of the target circuit with virtual interconnections between partitions corresponding to at least one common pin with signals along the virtual interconnections being time-multiplexed through the at least one common pin; and</div> <div class="claim-text">configuring the logic modules to route signals between logic modules through intermediate logic modules.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" class="claim">
      <div class="claim-text">33. A method as claimed in claim 32 further comprising the step of dividing a first clock period which dictates the maximum rate at which signal lines within the target circuit change value into phases during which program logic functions are performed and signals are transmitted between logic modules.</div>
    </div>
    </div> <div class="claim"> <div num="34" class="claim">
      <div class="claim-text">34. A reconfigurable electronic system comprising:<div class="claim-text">a plurality of reprogrammable logic modules, each logic module having a plurality of pins for communicating signals between logic modules;</div> <div class="claim-text">inter-module connections between pins of different logic modules; and</div> <div class="claim-text">a configurer to configure each logic module to define a partition of a specified target circuit with interconnections between the partitions of the target circuit being provided through pins and inter-module connections, a partition of the configured target circuit having a number of interconnections to other partitions that exceeds the number of pins on the logic module and the logic module being configured to communicate through virtual interconnections in a time-multiplexed fashion through at least one pin, the electronic system including dedicated pins for providing a predetermined signal.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="35" class="claim">
      <div class="claim-text">35. A system as claimed in claim 34 wherein the predetermined signal is on a critical signal path.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="36" class="claim">
      <div class="claim-text">36. A system as claimed in claim 34, including asynchronous logic hardwired to dedicated pins of the logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="37" class="claim">
      <div class="claim-text">37. A system as claimed in claim 34 wherein each dedicated pin is a surplus pin not configured by the configurer as a virtual interconnection.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="38" class="claim">
      <div class="claim-text">38. A system as claimed in claim 34 wherein the logic modules are configured to operate in phases within a target clock period with inter-module communications being performed within each phase.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="39" class="claim">
      <div class="claim-text">39. A system as claimed in claim 34 wherein data is accessed from memory elements external to the logic modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="40" class="claim">
      <div class="claim-text">40. A logic system as claimed in claim 34 wherein the logic modules are Field Programmable Gate Arrays (FPGAs).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="41" class="claim">
      <div class="claim-text">41. A system as claimed in claim 34 wherein the system is an emulation system for emulating the target circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="42" class="claim">
      <div class="claim-text">42. A system as claimed in claim 34 wherein each module is a single chip.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66941526" lang="EN" load-source="patent-office" class="description">
    <heading>GOVERNMENT SUPPORT</heading> <p>The invention described herein was supported in whole or in part by Navy Contract No. N00014-91-J-1698 and Grant No. MIP-9012773 from the National Science Foundation (NSF).</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Field Programmable Gate Array (FPGA) based logic emulators are capable of emulating complex logic designs at clock speeds four to six orders of magnitude faster than even an accelerated software simulator. Once configured, an FPGA-based emulator is a heterogeneous network of special purpose processors, each FPGA processor being specifically designed to cooperatively execute a partition of the overall simulated circuit. As parallel processors, these emulators are characterized by their interconnection topology (network), target FPGA (processor), and supporting software (compiler). The interconnection topology describes the arrangement of FPGA devices and routing resources (i.e. full crossbar, two dimension mesh, etc). Important target FPGA properties include gate count (computational resources), pin count (communication resources), and mapping efficiency. Supporting software is extensive, combining netlist translators, logic optimizers, technology mappers, global and FPGA-specific partitioners, placers, and routers.</p>
    <p>FPGA-based logic emulation systems have been developed for design complexity ranging from several thousand to several million gates. Typically, the software for these system is considered the most complex component. Emulation systems have been developed that interconnect FPGAs in a two-dimensional mesh and in a partial crossbar topology. In addition, a hierarchical approach to interconnection has been developed. Another approach uses a combination of nearest neighbor and crossbar interconnections. Logic partitions are typically hardwired to FPGAs following partition placement.</p>
    <p>Statically routed networks can be used whenever communication can be predetermined. Static refers to the fact that all data movement can be determined and optimized at compile-time. This mechanism has been used in scheduling real-time communication in a multiprocessor environment. Other related uses of static routing include FPGA-based systolic arrays and in the very large simulation subsystem (VLSS), a massively parallel simulation engine which uses time-division multiplexing to stagger logic evaluation.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Existing FPGA-based logic emulators suffer from limited inter-chip communication bandwidth, resulting in low gate utilization (10 to 20 percent). This resource imbalance increases the number of chips needed to emulate a particular logic design and thereby decreases emulation speed, because signals must cross more chip boundaries, and increases system cost. Prior art emulators only use a fraction of potential communication bandwidth because the prior art emulators dedicate each FPGA pin (physical wire) to a single emulated signal (logical wire). These logical wires are not active simultaneously and are only switched at emulation clock speeds.</p>
    <p>A preferred embodiment of the invention presents a compilation technique to overcome device pin limitations using virtual interconnections. This method can be applied to any topology and FPGA device, although some benefit substantially more than others. Although a preferred embodiment of the invention focuses on logic emulation, the technique of virtual interconnections is also applicable to other areas of reconfigurable logic.</p>
    <p>Virtual interconnections overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency of the FPGA. A virtual interconnection represents a connection from a logical output on one FPGA to a logical input on another FPGA. Virtual interconnections not only increase usable bandwidth, but also relax the absolute limits imposed on gate utilization. The resulting improvement in bandwidth reduces the need for global interconnect, allowing effective use of low dimension inter-chip connections (such as nearest-neighbor). In a preferred embodiment, a "softwire" compiler utilizes static routing and relies on minimal hardware support. Virtual interconnections can increase FPGA gate utilization beyond 80% without a significant slowdown in emulation speed.</p>
    <p>In a preferred embodiment of the invention, a FPGA logic emulation system comprises a plurality of FPGA chips. Each chip has a number of pins for communicating signals between chips. There are also interchip connections between the FPGA pins. In addition, a software or hardware compiler programs each FPGA chip to emulate a partition of an emulated circuit with interconnections between partitions of the emulated circuit being provided through FPGA pins and interchip connections. A partition of the emulated circuit has a number of interconnections to other partitions that exceed the number of pins on the FPGA chip. The chip is programmed to communicate through virtual interconnections in a time-multiplexed fashion through the pins.</p>
    <p>The FPGA chips may comprise gates that are programmed to serve as a multiplexer for communicating through the virtual interconnections. Alternatively, the FPGA chips may comprise hardwire multiplexers that are separate from the programmable gates. The pins of the FPGA chips may be directly connected to pins of other FPGA chips, where routing of signals between the chips is through intermediate FPGAs. The FPGA chips may also be programmed to operate in phases within an emulation clock cycle with interchip communications being performed within each phase.</p>
    <p>The compiler may optimize partition selection and phase division of an emulated circuit based on interpartition dependencies.</p>
    <p>Data may also be accessed from memory elements external to the FPGAs during each phase by multiplexing the data on the virtual interconnections.</p>
    <p>In a preferred embodiment of the invention, the FPGA chips comprise an array of gates, shift registers, and several multiplexers. The gates are programmable to emulate a logic circuit. Each shift register receives plural outputs from the program gate array and communicates the outputs through a single pin in a multiplexed fashion. Some fraction of the gates in an FPGA chip may be programmed to serve as shift registers and multiplexer for communicating through virtual connections.</p>
    <p>In a preferred embodiment of the invention, a compiler programs a FPGA logic emulation system using a means for partitioning an emulated logic circuit into partitions and means for programming each FPGA to emulate a partition of an emulated circuit. The partitions are to be programmed into individual FPGA chips. The compiler produces virtual interconnections between partitions of the emulated circuit that correspond to one or more common pins with signals along the virtual interconnections being time-multiplexed through the common pin.</p>
    <p>The compiler may comprise a dependency analyzer and means for dividing an emulation clock into phases, the phase division being a function of partition dependencies and memory assignments. During the phases, program logic functions are performed and signals are transmitted between the FPGA chips. The compiler may also comprise a router for programming the FPGA chips to route signals between chips through intermediate chips. In particular, the routed signals are virtual interconnections.</p>
    <p>Results from compiling two complex designs, the 18K gate SPARCLE microprocessor and the 86K gate Alewife Cache Compiler (A-1000), show that the use of virtual interconnections decreases FPGA chip count by a factor of 3 for SPARCLE and 10 for the A-1000, assuming a crossbar interconnect. With virtual interconnections, a two dimensional torus interconnect can be used for only a small increase in chip count (17 percent for the A-1000 and 0 percent for SPARCLE). Without virtual interconnections, the cost of a replacing the full crossbar with a torus interconnect is over 300 percent for SPARCLE, and virtually impossible for the A-1000. Emulation speeds are comparable with the no virtual interconnections case, ranging from 2 to 8 MHZ for SPARCLE and 1 to 3 MHZ for the A-1000. Neither design was bandwidth limited, but rather constrained by its critical path. With virtual interconnections, use of a lower dimension network reduces emulation speed proportional to the network diameter; a factor of 2 for SPARCLE and 6 for the A-1000 on a two dimensional torus.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The above and other features of the invention, including various novel details of construction and combinations of parts, will now be more particularly described with reference to the accompanying drawings and pointed out in the claims. It will be understood that the particular virtual interconnection technique embodying the invention is shown by way of illustration only and not as a limitation of the invention. The principles and features of this invention may be employed in varied and numerous embodiments without departing from the scope of the invention.</p>
    <p>FIG. 1 is a block diagram of a typical prior art logic emulation system.</p>
    <p>FIG. 2 is a block diagram of a prior art hardwire interconnect system between Field Programmable Gate Arrays (FPGA) 10 of FIG. 1.</p>
    <p>FIG. 3 is a block diagram of a virtual interconnection interconnect system between FPGAs 10 of FIG. 1.</p>
    <p>FIG. 4 is a graphical representation of an emulation phase clocking scheme.</p>
    <p>FIG. 5 is a flowchart of a preferred software compiler.</p>
    <p>FIG. 6 is a block diagram of a preferred shift register or shift loop architecture.</p>
    <p>FIG. 7 is a block diagram of the intermediate hop, single bit, pipeline stage of FIG. 6.</p>
    <p>FIG. 8 is a graph illustrating pin count as a function of FPGA partition size.</p>
    <p>FIG. 9 is a graph illustrating a determination of optimal partition size.</p>
    <p>FIG. 10 is a graph illustrating emulation speed vs. pin count for a torus and a crossbar configuration.</p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION</heading> <p>FIG. 1 is a block diagram of a typical prior art logic emulation system 5. The performance of the system 5 is achieved by partitioning a logic design, described by a netlist, across an interconnected array of FPGAs 10. This array is connected to a host workstation 2 which is capable of downloading design configurations, and is directly wired into the target system 8 for the logic design. Memory elements 6 may also be connected to the array of FPGAs 10. The netlist partition on each FPGA (hereinafter FPGA partition), configured directly into logic circuitry, can then be executed at hardware speeds.</p>
    <p>In existing architectures, shown in FIG. 2, both the logic configuration and the network connectivity remain fixed for the duration of the emulation. FIGS. 2 shows an example of six logical wires 11a-f, 19'a-f allocated to six physical wires 15a-f. Each emulated gate is mapped to one FPGA equivalent gate and each emulated signal is allocated to one FPGA pin. Thus, for a partition to be feasible, the partition gate and pin requirements must be no greater that the available FPGA resources. This constraint yields the following possible scenarios for each FPGA partition:</p>
    <p>1. Gate limited: no unused gates, but some unused pins.</p>
    <p>2. Pin limited: no unused pins, but some unused gates.</p>
    <p>3. Not limited: unused FPGA pins and gates.</p>
    <p>4. Balanced: no unused pins or gates.</p>
    <p>For mapping typical circuits onto available FPGA devices, partitions are predominately pin limited; all available gates cannot be utilized due to a lack of pin resources to support them. Low utilization of gate resources increases both the number of FPGAs 10 needed for emulation and the time required to emulate a particular design. Pin limits set a hard upper bound on the maximum usable gate count any FPGA gate size can provide. This discrepancy will only get worse as technology scales; trends (and geometry) indicate that available gate counts are increasing faster than available pin counts.</p>
    <p>In a preferred embodiment of the invention, shown in FIG. 3, virtual interconnections are used to overcome pin limitations in FPGA-based logic emulators. FIG. 3 shows an example of six logical wires 11a-f sharing a single physical wire 15x. The physical wire 15x is multiplexed 13 between two pipelined shift loops 20a, 20b, which are discussed in detail below. Pipelining refers to signal streams in a particular phase and multiplexing refers to signals across phases. A virtual interconnection represents a connection between a logical output 11a on one FPGA 10 and a logical input 19'a on another FPGA 10'. Established via a pipelined, statically routed communication network, these virtual interconnections increase available off-chip communication bandwidth by multiplexing 13 the use of FPGA pin resources (physical wires) 15 among multiple emulation signals (logical wires).</p>
    <p>Virtual interconnections effectively relax pin limitations. Although low pin counts may decrease emulation speed, there is not a hard pin constraint that must be enforced. Emulation speed can be increased if there is a large enough reduction in system size. The gate overhead of using virtual interconnections is low, comprising gates that are not utilized in the purely hardwired implementation. Furthermore, the flexibility of virtual interconnections allows the emulation architecture to be balanced for each logic design application.</p>
    <p>One to one allocation of emulation signals (logical wires) 11, 19 to FPGA pins (physical wires) 15 does not exploit available off chip bandwidth because emulation clock frequencies are one or two orders of magnitude lower than the potential clocking frequency of the FPGA technology, and all logical wires 11, 19 are not active simultaneously.</p>
    <p>By pipelining and multiplexing physical wires 15, virtual interconnections are created to increase usable bandwidth. By clocking physical wires 15 at the maximum frequency of the FPGA technology, several logical connections can share the same physical resource.</p>
    <p>In a logic design, evaluation flows from system inputs to system outputs. In a synchronous design with no combinatorial loops, this flow can be represented as a directed acyclic graph. Thus, through intelligent dependency analysis of the underlying logic circuit, logical values between FPGA partitions need to only be transmitted once. Furthermore, because circuit communication is inherently static, communication patterns repeat in a predictable fashion.</p>
    <p>In a preferred embodiment of the invention, virtual interconnections are supported with a "softwire" compiler. This compiler analyzes logic signal dependencies and statically schedules and routes FPGA communication. These results are then used to construct (in the FPGA technology) a statically routed network. This hardware consists of a sequencer and shift loops. The sequencer is a distributed finite state machine. The sequencer establishes virtual connections between FPGAs by strobing logical wires in a predetermined order into special shift registers 21, the shift loops 20. The shift loops 20 serve as multiplexers 13 and are described in detail below. Shift loops 20 are then alternately connected to physical wires 15 according to the predetermined schedule established by the sequences.</p>
    <p>The use of virtual interconnections is limited to synchronous logic. Any asynchronous signals must still be "hardwired" to dedicated FPGA pins. This limitation is imposed by the inability to statically determine dependencies in asynchronous loops. Furthermore, each combinational loop (such as a flip-flop) in a synchronous design is completely contained in a single FPGA partition. For simplicity and clarity of description, it is assumed that the emulated logic has a single global clock.</p>
    <p>In a preferred embodiment of the invention, virtual interconnections are implemented in the context of a complete emulation software system, independent of target FPGA device and interconnect topology. While this embodiment focuses primarily on software, the ultimate goal of the invention is a low-cost, reconfigurable emulation system.</p>
    <p>In a preferred embodiment, the signals are routed through each FPGA. This embodiment avoids the use of a crossbar. By routing the signals through each FPGA, speed is increased because there are no long wires connecting the FPGAs to the crossbar.</p>
    <p>FIG. 4 graphically represents an emulation phase clocking scheme. The emulation clock period 52x is the clock period of the logic design being emulated. This clock is broken into evaluation phases (54a, 54b, 54c) to accumulate multiplexing. Multiple phases are required because the combinational logic between flip-flops in the emulated design may be split across multiple FPGA partitions and multiplexing of vertical wires prevents direct pass of all signals through the partitions. The phases permit a single pin to send different logical signals on every phase. Within a phase 54, evaluation is accomplished within each partition, and the results are then communicated to other FPGA partitions. Although three phases are illustrated per emulation period, it will be understood that more or less phases can be employed.</p>
    <p>At the beginning of the phase 54, logical outputs of each FPGA partition are determined by the logical inputs in input shift loops. At the end of the phase 54, outputs are then sent to other FPGA partitions with pipelined shift loops and intermediate hop stages. As illustrated in FIG. 4, these pipelines are clocked with a pipeline clock 56 at the maximum frequency of the FPGA. After all phases 54 within an emulation clock period 52x are complete, the emulation clock 52 is ticked to clock all flip-flops of the target circuit.</p>
    <p>The input to the softwire compiler consists of a netlist 105 of the logic design to be emulated, target FPGA device characteristics, and interconnect topology. The compiler then produces a configuration bitstream that can be downloaded into the emulator. FIG. 5 is a flowchart of the compilation steps. Briefly, these steps include translation and mapping of the netlist to the target FPGA technology (step 110), partitioning the netlist (step 120), placing the partitions into interconnect topology (steps 130, 140), routing the inter-node communication paths (steps 150, 160), and finally FPGA-specific automated placement and routing (APR) (step 170).</p>
    <p>The input netlist 105 to be emulated is usually generated with a hardware description language or schematic capture program. This netlist 105 must be translated and mapped (step 110) to a library of FPGA macros. It is important to perform this operation before partitioning so that partition gate counts accurately reflect the characteristics of the target FPGAs. Logic optimization tools can also be used at this point to optimize the netlist for the target architecture (considering the system as one large FPGA).</p>
    <p>After mapping (step 110) the netlist to the target architecture, the netlist must be partitioned (step 120) into logic blocks that can fit into the target FPGA. With only hardwires, each partition must have both fewer gates and fewer pins than the target device. With virtual interconnections, the total gate count (logic gates and virtual wiring overhead) must be no greater than the target FPGA gate count. A preferred embodiment uses the Concept Silicon partitioner manufactured by INCA, Inc. This partitioner performs K-way partitioning with min-cut and clustering techniques to minimize partition pin counts.</p>
    <p>Because a combinatorial signal may pass through several FPGA partitions during an emulated clock cycle, all signals will not be ready to schedule at the same time. A preferred embodiment solves this problem by only scheduling a partition output once all the inputs it depends upon are scheduled (step 130). An output depends on an input if a change in that input can change the output. To determine input to output dependencies, the logic netlist is analyzed, backtracing from partition outputs to determine which partition inputs they depend upon. In backtracing, it is assumed that all outputs depend on all inputs for gate library parts, and no outputs depend on any inputs for latch (or register) library parts. If there are no combinatorial loops that cross partition boundaries, this analysis produces a directed acyclic graph, the signal flow graph (SFC), to be used by the global router.</p>
    <p>Following logic partitioning, individual FPGA partitions must be placed into specific FPGAs (step 140). An ideal placement minimizes system communication, thus requiring fewer virtual interconnection cycles to transfer information. A preferred embodiment first makes a random placement followed by cost-reduction swaps, and then further optimize with simulated annealing.</p>
    <p>During global routing (150), each logical wire is scheduled to a phase, and assigned a pipeline time slot (corresponding to one cycle of the pipeline clock in that phase on a physical wire). Before scheduling, the criticality of each logical wire is determined (based on the signal flow graph produced by dependency analysis). In each phase, the router first determines the schedulable wires. A wire is schedulable if all wires it depends upon have been scheduled in previous phases. The router than uses shortest path analysis with a cost function based on pin utilization to route as many schedulable signals as possible, routing the most critical signals first. Any schedulable signals which cannot be routed are delayed to the next phase.</p>
    <p>Once routing is completed, appropriately-sized shift loops and associated logic are added to each partition to complete the internal FPGA hardware description (step 160). At this point, there is one netlist for each FPGA. These netlists are then be processed with the vendor-specific FPGA place and route software (step 170) to produce configuration bitstreams (step 195).</p>
    <p>Technically, there is no required hardware support for implementation of virtual interconnections (unless one considers re-designing an FPGA optimized for virtual wiring). The necessary "hardware" is compiled directly into configuration for the FPGA device. Thus, any existing FPGA-based logic emulation system can take advantage of virtual wiring. Virtual interconnections can be used to store and retrieve data from memory elements external to the FPGAs by multiplexing the data on the virtual interconnections during a phase. There are many possible ways to implement the hardware support for virtual interconnections. A preferred embodiment employs a simple and efficient implementation. The additional logic to support virtual interconnections can be composed entirely of shift loops and a small amount of phase control logic.</p>
    <p>FIG. 6 is a block diagram of a preferred shift loop architecture. A shift loop 20 is a circular, loadable shift register with enabled shift in and shift out ports. Each shift register 21 is capable of performing one or more of the operations of load, store, shift, drive, or rotate. The Load operation strobes logical outputs into the shift loop. The Store operation drives logical inputs from the shift loop. The Shift operation shifts data from a physical input into the shift loop. The Drive operation drives a physical output with the last bit of the shift loop. The Rotate operation rotates bits in the shift loop. In a preferred embodiment, all outputs loaded into a shift loop 20 must have the same final destination FPGA. As described above, a logical output can be strobed once all corresponding depend inputs have been stored. The purpose of rotation is to preserve inputs which have reached their final destination and to eliminate the need for empty gaps in the pipeline when shift loop lengths do not exactly match phase cycle counts. In this way, a signal may be rotated from the shift loop output back to the shift loop input to wait for an appropriate phase. Note that in this implementation the store operation cannot be disabled.</p>
    <p>Shift loops 20 can be re-scheduled to perform multiple output operations. However, because the internal latches being emulated depend on the logical inputs, inputs need to be stored until the tick of the emulation clock.</p>
    <p>For networks where multiple hops are required (i.e. a mesh), one bit shift registers 21 that always shift and sometimes drive are used for intermediate stages. FIG. 7 is a block diagram of the intermediate hop pipeline stage. These stages are chained together, one per FPGA hop, to build a pipeline connecting the output shift loop on the source FPGA 10 with the input shift loop on the destination FPGA 10'.</p>
    <p>The phase control logic is the basic run-time kernel in a preferred embodiment. This kernel is a sequencer that controls the phase enable and strobe (or load) lines, the pipeline clock, and the emulation clock. The phase enable lines are used to enable shift loop to FPGA pin connections. The phase strobe lines strobe the shift on the correct phases. This logic is generated with a state machine specifically optimized for a given phase specification.</p>
    <heading>EXPERIMENTAL RESULTS</heading> <p>The system compiler described above was implemented by developing a dependency analyzer, global placer, global router, and using the InCA partitioner. Except for the partitioner, which can take hours to optimize a complex design, running times on a SPARC 2 workstation were usually 1 to 15 minutes for each stage.</p>
    <p>To evaluate the costs and benefits of virtual interconnections, two complex designs were compiled, SPARCLE and the A-1000. SPARCLE is an 18K gate SPARC microprocessor enhanced with multiprocessing features. The Alewife compiler and memory management unit (A-1000) is an 86K gate cache compiler for the Alewife Multiprocessor, a distributed shared memory machine being designed at the Massachusetts Institute of Technology. For target FPGAs, the Xilinx 3000 and 4000 series (including the new 4000H series) and the Concurrent Logic Cli6000 series were considered. This analysis does not include the final FPGA-specific APR stage; a 50 percent APR mapping efficiency for both architectures is assumed.</p>
    <p>In the following analysis, the FPGA gate costs of virtual interconnections based on the Concurrent Logic CLI6000 series FPGA were estimated. The phase control logic was assumed to be 300 gates (after mapping). Virtual interconnection overhead can be measured in terms of shift loops. In the Cli6000, a bit stage shift register takes 1 of 3136 cells in the 5K gate part (C<sub>s</sub> =3 mapped gates). Thus, total required shift register bits for a partition is then equal to the number of inputs. When routing in a mesh or torus, intermediate hops cost 1 bit per hop. The gate overhead is then C<sub>s</sub> S, where C<sub>s</sub> is the cost of a shift register bit, and S is the number of bits. S is determined by the number of logical inputs, V<sub>i</sub>, and M<sub>p</sub>, the number of times a physical wire p is multiplexed (this takes into account the shift loop tristate driver and the intermediate hop bits). Gate overhead is then approximately:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">Gate<sub>vw</sub> =C<sub>s</sub> (V<sub>i</sub> +<sub>p</sub> M<sub>p</sub>),</pre>
    
    <p>Storage of logical outputs is not counted because logical outputs can be overlapped with logical inputs.</p>
    <p>Before compiling the two test designs, their communication requirements were compared to the available FPGA technologies. For this comparison, each design was partitioned for various gate counts and the pin requirements were measured. FIG. 8 shows the resulting curves, plotted on a log-log scale. Note that the partition gate count is scaled to represent mapping inefficiency.</p>
    <p>Both design curves and the technology curves fit Rent's Rule, a rule of thumb used for estimating communication requirement in random logic. Rent's Rule can be stated as:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">pins<sub>2</sub> /pins<sub>1</sub> =(gates<sub>2</sub> /gate<sub>1</sub>)<sup>b</sup>,</pre>
    
    <p>where pins<sub>2</sub>, gates<sub>2</sub> refer to a partition, and pins<sub>1</sub>, gates<sub>1</sub> refer to a sub-partition, and b is constant between 0.4 and 0.7. Table 1 shows the resulting constants. For the technology curve, a constant of 0.5 roughly corresponds to the area versus perimeter for the FPGA die. The lower the constant, the more locality there is within the circuit. Thus, the A-1000 has more locality than SPARCLE, although it has more total communication requirements. As FIG. 8 illustrates, both SPARCLE and the A-1000 will be pin-limited for any choice of FPGA size. In hardwired designs with pin-limited partition sizes, usable gate count is determined solely by available pin resources. For example, a 5000 gate FPGA with 100 pins can only utilize 1000 SPARCLE gates or 250 A-1000 gates.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 1______________________________________Rent's Rule Parameter (slope of log-log curve)FPGA Technology   SPARCLE   A-1000______________________________________0.50              0.06      0.44______________________________________</pre>
    
    <p>Next, both designs were compiled for a two dimensional torus and a full crossbar interconnect of 5000 gate, 100 pin FPGAs, 50 percent mapping efficiency. Table 2 shows the results for both hard wires and virtual interconnections. Compiling the A-1000 to a torus, hardwires only, was not practical with the partitioning software. The gate utilizations obtained for the hardwired cases agree with</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 2______________________________________Number of 5K Gates, 100 Pin FPGAs Required for Logic Emulation                     Virtual interconnec-  Hardwires Only     tions Wires Only               Full      2-D    FullDesign   2-D Torus  Crossbar  Torus  Crossbar______________________________________Sparcle  &gt;100       31        9      9(18K gates)    (&lt;7%)      (23%)     (80%)  (80%)A-1000   Not        &gt;400      49     42(86K gates)    Practical  (&lt;10%)    (71%)  (83%)______________________________________ Number of FPGAs (Average Usable Gate Utilization)</pre>
    
    <p>reports in the literature on designs of similar complexity. To understand the tradeoffs involved, the hardwires pin/gate constraint and the virtual interconnections pin/gate tradeoff curve were plotted against the partition curves for the two designs (FIG. 9). The intersection of the partition curves and the wire curves gives the optimal partition and sizes. This graph shows how virtual interconnections add the flexibility of trading gate resources for pin resources.</p>
    <p>Emulation clock cycle time T<sub>E</sub> is determined by:</p>
    <p>1. Communication delay per hop, t<sub>c</sub> ;</p>
    <p>2. Length of longest path in dependency graph L;</p>
    <p>3. Total FPGA gate delay along longest path T<sub>Li</sub> ;</p>
    <p>4. Sum of pipeline cycles across all phases, n;</p>
    <p>5. Network diameter, D (D=1 for crossbar); and</p>
    <p>6. Average network distance, k<sub>d</sub> (k<sub>d</sub> =1 for crossbar).</p>
    <p>The total number of phases and pipeline cycles in each phase are directly related to physical wire contention and the combinatorial path that passes through the largest number of partitions. If the emulation is latency dominated, then the optimal number of phases is L, and the pipeline cycles per phase should be no greater than D, giving:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">n=LD.</pre>
    
    <p>If the emulation is bandwidth dominated, then the total pipeline cycles (summed over all phases) is at least:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">n=MAX<sub>p</sub> [(Vi<sub>p</sub> /Pi<sub>p</sub>)]</pre>
    
    <p>where Vi<sub>p</sub> and Pi<sub>p</sub> are the number of virtual and physical wires for FPGA partition p. If there are hot spots in the network (not possible with a crossbar), the bandwidth dominated delay will be higher. Emulation speeds for SPARCLE and the A-1000 were both latency dominated.</p>
    <p>Based on CLi6000 specifications, it was assumed that T<sub>L</sub> =250 ns and t<sub>c</sub> =20 ns (based on a 50 MHZ clock). A computation-only delay component, and a communication-only delay component were considered. This dichotomy is used to give a lower and upper bound on emulation speed.</p>
    <p>The computation-only delay component is given by:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">T<sub>p</sub> =T<sub>L</sub> +t<sub>c</sub> n,</pre>
    
    <p>where n=0 for the hardwired case.</p>
    <p>The communication-only delay component is given by:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">T<sub>c</sub> =t<sub>c</sub> n.</pre>
    
    <p>Table 3 shows the resulting emulation speeds for virtual and hardwires for the crossbar topology. The emulation clock range given is based on the sum and minimum of the two components (lower and upper bounds). When the use of virtual interconnections allows a design to be partitioned across fewer FPGAs, L is decreased, decreasing T<sub>c</sub>. However, the pipeline stages will increase T<sub>p</sub> by t<sub>c</sub> per pipeline cycle.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 3______________________________________Emulation Clock Speed Comparison                        Virtual                 Hardwire                        Wire                 Only   Only______________________________________SPARCLE  Longest Path       9 hops   6 hops    Computation Only Delay                       250 ns   370 ns    Communication Only Delay                       180 ns   120 ns    Emulation Clock Range                       2.3-5.6  2.0-8.3                       MHZ      MHzA-1000   Longest Path       27 hops  17 hops    Computation Only Delay                       250 ns   590 ns    Communication Only Delay                       540 ns   340 ns    Emulation Clock Range                       1.3-4.0  1.1-2.9                       MHz      MHz______________________________________</pre>
    
    <p>In Table 3, the virtual interconnection emulation clock was determined solely by the length of the longest path; the communication was limited by latency, not bandwidth. To determine what happens when the design becomes bandwidth limited, the pin count was varied and the resulting emulation clock (based on T<sub>c</sub>) was recorded for both a crossbar and torus topology. FIG. 10 shows the results for the A-1000. The knee of the curve is where the latency switches from bandwidth dominated to latency dominated. The torus is slower because it has a larger diameter, D. However, the torus moves out of the latency dominated region sooner because it exploits locality; several short wires can be routed during the time of a single long wire. Note that this analysis assumes the crossbar can be clocked as fast as the torus; the increase in emulation speed obtained with the crossbar is lower if t<sub>c</sub> is adjusted accordingly.</p>
    <p>With virtual interconnections, neither designs was bandwidth limited, but rather limited by its respective critical paths. As shown in FIG. 10, the A-1000 needs only about 20 pins per FPGA to run at the maximum emulation frequency. While this allows the use of lower pin count (and thus cheaper) FPGAs, another option is to trade this surplus bandwidth for speed. This tradeoff is accomplished by hardwiring logical wires at both ends of the critical paths. Critical wires can be hardwired until there is no more surplus bandwidth, thus fully utilizing both gate and pin resources. For designs on the 100 pin FPGAs, hardwiring reduces the longest critical path from 6 to 3 for SPARCLE and from 17 to 15 for the A-1000.</p>
    <p>Virtual interconnections allow maximum utilization of FPGA gate resources at emulation speeds competitive with existing hardwired techniques. This technique is independent of topology. Virtual interconnections allow the use of less complex topologies, such as a torus instead of a crossbar, in cases where such a topology was not practical otherwise.</p>
    <p>Using timing and/or locality sensitive partitioning with virtual interconnections has potential for reducing the required number of routing sub-cycles. Communication bandwidth can be further increased with pipeline compaction, a technique for overlapping the start and end of long virtual paths with shorter paths traveling in the same direction. A more robust implementation of virtual interconnections replaces the global barrier imposed by routing phases with a finer granularity of communication scheduling, possible overlapping computation and communication as well.</p>
    <p>Using the information gained from dependency analysis, one can now predict which portions of the design are active during which parts of the emulation clock cycle. If the FPGA device supports fast partial reconfiguration, this information can be used to implement virtual logic via invocation of hardware subroutines. An even more ambitious direction is event-driven emulation--only send signals which change, only activate (configure) logic when it is needed.</p>
    <heading>EQUIVALENTS</heading> <p>Those skilled in the art will know, or be able to ascertain using no more than routine experimentation, many equivalents to the specific embodiments of the invention described herein.</p>
    <p>These and all other equivalents are intended to be encompassed by the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4495590">US4495590</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 14, 1983</td><td class="patent-data-table-td patent-date-value">Jan 22, 1985</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">PLA With time division multiplex feature for improved density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4506341">US4506341</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1982</td><td class="patent-data-table-td patent-date-value">Mar 19, 1985</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Interlaced programmable logic array having shared elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4697241">US4697241</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1985</td><td class="patent-data-table-td patent-date-value">Sep 29, 1987</td><td class="patent-data-table-td ">Simulog, Inc.</td><td class="patent-data-table-td ">Hardware logic simulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4901259">US4901259</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 15, 1988</td><td class="patent-data-table-td patent-date-value">Feb 13, 1990</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Asic emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5109353">US5109353</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 1988</td><td class="patent-data-table-td patent-date-value">Apr 28, 1992</td><td class="patent-data-table-td ">Quickturn Systems, Incorporated</td><td class="patent-data-table-td ">Apparatus for emulation of electronic hardware system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5283900">US5283900</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 2, 1989</td><td class="patent-data-table-td patent-date-value">Feb 1, 1994</td><td class="patent-data-table-td ">Spectron Microsystems, Inc.</td><td class="patent-data-table-td ">Real-time operating system and virtual digital signal processor for the control of a digital signal processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5442306">US5442306</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 9, 1994</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">At&amp;T Corp.</td><td class="patent-data-table-td ">Field programmable gate array using look-up tables, multiplexers and decoders</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5444394">US5444394</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 8, 1993</td><td class="patent-data-table-td patent-date-value">Aug 22, 1995</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">PLD with selective inputs from local and global conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5452231">US5452231</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td patent-date-value">Sep 19, 1995</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Hierarchically connected reconfigurable logic assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473266">US5473266</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1994</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic device having fast programmable logic array blocks and a central global interconnect array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5475830">US5475830</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1992</td><td class="patent-data-table-td patent-date-value">Dec 12, 1995</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Structure and method for providing a reconfigurable emulation circuit without hold time violations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5483178">US5483178</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 4, 1994</td><td class="patent-data-table-td patent-date-value">Jan 9, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5485103">US5485103</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 15, 1994</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic array with local and global conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0410502A2?cl=en">EP0410502A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1990</td><td class="patent-data-table-td patent-date-value">Jan 30, 1991</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and apparatus for emulating interaction between application specific integrated circuit (asic) under development and target system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1990004233A1?cl=en">WO1990004233A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 1989</td><td class="patent-data-table-td patent-date-value">Apr 19, 1990</td><td class="patent-data-table-td ">Mentor Graphics Corp</td><td class="patent-data-table-td ">Method of using electronically reconfigurable gate array logic and apparatus formed thereby</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Agrawal, Om, "<a href='http://scholar.google.com/scholar?q="Field+Programmable+Gate+Arrays+%28FPGAs%29+Provide+ASIC+System+Designers+Control+Of+Their+Design+Destiny%2C"'>Field Programmable Gate Arrays (FPGAs) Provide ASIC System Designers Control Of Their Design Destiny,</a>" Electro Conference Record, vol. 15, May 1990, pp. 353-361.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Agrawal, Om, Field Programmable Gate Arrays (FPGAs) Provide ASIC System Designers Control Of Their Design Destiny, Electro Conference Record, vol. 15, May 1990, pp. 353 361.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Babb, Jonatha, et al., "<a href='http://scholar.google.com/scholar?q="Virtual+Wires%3A+Overcoming+Pin+Limitations+in+FPGA-based+Logic+Emulators%2C"'>Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,</a>" Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 5, 1993, pp. 142-151.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Babb, Jonatha, et al., Virtual Wires: Overcoming Pin Limitations in FPGA based Logic Emulators, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 5, 1993, pp. 142 151.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bailey, Jim, et al., "<a href='http://scholar.google.com/scholar?q="Why+VLSI+Implementations+of+Associative+VLCNs+Require+Connection+Multiplexing%2C"'>Why VLSI Implementations of Associative VLCNs Require Connection Multiplexing,</a>" pp. II -173 -II -180.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Bailey, Jim, et al., Why VLSI Implementations of Associative VLCNs Require Connection Multiplexing, pp. II 173 II 180.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Bertsekas, D., et al., Data Networks , pp. 8 14, 91 95 and 403 405 (Prentice Hall 1987).</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bertsekas, D., et al., Data Networks, pp. 8 -14, 91 -95 and 403 -405 (Prentice Hall 1987).</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burskey, "<a href='http://scholar.google.com/scholar?q="Using+Antifuse+Programming+For+Gate-Arrayed+Density+and+Flexibility%2C+An+FPGAs+Family+Also+Delivers+Masked-Array+Performance.+FPGas+Mirror+Masked+Gate-Array+Architecture"'>Using Antifuse Programming For Gate-Arrayed Density and Flexibility, An FPGAs Family Also Delivers Masked-Array Performance. FPGas Mirror Masked Gate-Array Architecture</a>" Electronic Design, (Nov. 21, 1991) pp. 63-70.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Burskey, Using Antifuse Programming For Gate Arrayed Density and Flexibility, An FPGAs Family Also Delivers Masked Array Performance. FPGas Mirror Masked Gate Array Architecture Electronic Design , (Nov. 21, 1991) pp. 63 70.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bursky, D., "<a href='http://scholar.google.com/scholar?q="Fast+simulator+expands+to+mimic+4+million+gates%2C"'>Fast simulator expands to mimic 4 million gates,</a>" Electronic Design, p. 23, (Dec. 1986).</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Bursky, D., Fast simulator expands to mimic 4 million gates, Electronic Design , p. 23, (Dec. 1986).</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dally, "<a href='http://scholar.google.com/scholar?q="Virtual-Channel+Flow+Control"'>Virtual-Channel Flow Control</a>" IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 2 (Mar. 1992) pp. 194-205.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dally, Virtual Channel Flow Control IEEE Transactions on Parallel and Distributed Systems , vol. 3, No. 2 (Mar. 1992) pp. 194 205.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Deiss, Stephen, R., "<a href='http://scholar.google.com/scholar?q="Connectionism+without+the+Connections%2C"'>Connectionism without the Connections,</a>" IEEE, (1994), pp. 1217-1221.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Deiss, Stephen, R., Connectionism without the Connections, IEEE , (1994), pp. 1217 1221.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dominguez Castro, R., et al., Architectures and Building Blocks for CMOS VLSI Analog Neural Programmable Optimizers, IEEE , (1992), pp. 1525 1528.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dominguez-Castro, R., et al., "<a href='http://scholar.google.com/scholar?q="Architectures+and+Building+Blocks+for+CMOS+VLSI+Analog+Neural+Programmable+Optimizers%2C"'>Architectures and Building Blocks for CMOS VLSI Analog Neural Programmable Optimizers,</a>" IEEE, (1992), pp. 1525-1528.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fornaciari, William, et al., "<a href='http://scholar.google.com/scholar?q="An+Automatic+VLSI+Implementation+of+Hopfield+ANNs%2C"'>An Automatic VLSI Implementation of Hopfield ANNs,</a>",  IEEE, (1995), pp. 499-502.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Fornaciari, William, et al., An Automatic VLSI Implementation of Hopfield ANNs, , IEEE , (1995), pp. 499 502.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hey, Anthony, "<a href='http://scholar.google.com/scholar?q="Supercomputing+with+Transputers+-Past%2C+Present+and+Future%2C"'>Supercomputing with Transputers -Past, Present and Future,</a>" Computer Architecture News, vol. 18, No. 3, Sep. 1990, pp. 479-489.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Hey, Anthony, Supercomputing with Transputers Past, Present and Future, Computer Architecture News , vol. 18, No. 3, Sep. 1990, pp. 479 489.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kermani et al., "<a href='http://scholar.google.com/scholar?q="Virtual+Cut-Through%3A+A+New+Computer+Communication+Switching+Technique"'>Virtual Cut-Through: A New Computer Communication Switching Technique</a>", Computer Networks, vol. 3, (Oct. 1979) pp. 267-286.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Kermani et al., Virtual Cut Through: A New Computer Communication Switching Technique , Computer Networks , vol. 3, (Oct. 1979) pp. 267 286.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Khan et al., "<a href='http://scholar.google.com/scholar?q="FPGA+Architectures+for+ASIC+Hardware+Emulators%2C"'>FPGA Architectures for ASIC Hardware Emulators,</a>" 1993 ASIC Conference &amp; Exhibit, pp. 336-340.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Khan et al., FPGA Architectures for ASIC Hardware Emulators, 1993 ASIC Conference &amp; Exhibit, pp. 336 340.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Murgai et al., "<a href='http://scholar.google.com/scholar?q="Logic+Synthesis+for+Programmable+Gate+Arrays"'>Logic Synthesis for Programmable Gate Arrays</a>" IEEE 27th ACM/IEEE Design Automation Conference, (1990) pp. 620-625.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Murgai et al., Logic Synthesis for Programmable Gate Arrays IEEE 27th ACM/IEEE Design Automation Conference , (1990) pp. 620 625.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rose, Jonathan, et al, "<a href='http://scholar.google.com/scholar?q="Architecture+of+Field-Programmable+Gate+Arrays%3A+The+Effect+of+logic+Block+Functionality+on+Area+Efficiency%2C"'>Architecture of Field-Programmable Gate Arrays: The Effect of logic Block Functionality on Area Efficiency,</a>" IEEE Journal of Solid State Circuits, No. 5, Oct. 1990, pp. 1217-1225.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Rose, Jonathan, et al, Architecture of Field Programmable Gate Arrays: The Effect of logic Block Functionality on Area Efficiency, IEEE Journal of Solid State Circuits, No. 5, Oct. 1990, pp. 1217 1225.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Singh et al, "<a href='http://scholar.google.com/scholar?q="Optimization+of+Field-Programmable+Gate+Array+Logic+Block+Architecture+for+Speed"'>Optimization of Field-Programmable Gate Array Logic Block Architecture for Speed</a>" IEEE 1991 Custom Integrated Circuits Conference (1991) pp. 6.1.1--6.1.6.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Singh et al, Optimization of Field Programmable Gate Array Logic Block Architecture for Speed IEEE 1991 Custom Integrated Circuits Conference (1991) pp. 6.1.1 6.1.6.</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Van Den Bout, D. E., et al., "<a href='http://scholar.google.com/scholar?q="IEEE+Design+and+Test+of+Computers%2C"'>IEEE Design and Test of Computers,</a>" IEEE Computer Society, pp. 21-30, Sep. 1992.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Van Den Bout, D. E., et al., IEEE Design and Test of Computers, IEEE Computer Society , pp. 21 30, Sep. 1992.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Walters, "<a href='http://scholar.google.com/scholar?q="Reprogrammable+Hardware+Emulation+for+ASICs+Makes+Thorough+Design+Verification+Practical%2C"'>Reprogrammable Hardware Emulation for ASICs Makes Thorough Design Verification Practical,</a>" Compcon Spring '90, pp. 484-486.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Walters, Reprogrammable Hardware Emulation for ASICs Makes Thorough Design Verification Practical, Compcon Spring 90, pp. 484 486.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Wei, Yen Chuen, et al., Multiple Level Partitioning: An Application to the Very Large Scale Hardware Simulator, IEEE , 26(5) : 706 716, (May 1991).</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wei, Yen-Chuen, et al., "<a href='http://scholar.google.com/scholar?q="Multiple-Level+Partitioning%3A+An+Application+to+the+Very+Large-Scale+Hardware+Simulator%2C"'>Multiple-Level Partitioning: An Application to the Very Large-Scale Hardware Simulator,</a>" IEEE, 26(5) : 706-716, (May 1991).</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Witienberg, R. C., "<a href='http://scholar.google.com/scholar?q="Three+Newcomers+Stir+Up+Hardware+Accelerator+Market%2C"'>Three Newcomers Stir Up Hardware Accelerator Market,</a>" no further information.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Witienberg, R. C., Three Newcomers Stir Up Hardware Accelerator Market, no further information.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">XILINX: The Programmable Gate Array Design Handbook, 1986, pp. 1 9 to 1 14.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">XILINX: The Programmable Gate Array Design Handbook, 1986, pp. 1-9 to 1-14.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5752006">US5752006</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 29, 1996</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Configuration emulation of a programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5761078">US5761078</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 21, 1996</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Field programmable gate arrays using semi-hard multicell macros</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5761484">US5761484</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 1994</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Virtual interconnections for reconfigurable logic systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801938">US5801938</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 1995</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Nasser Kalantery</td><td class="patent-data-table-td ">Data processing method and apparatus for parallel discrete event simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5802348">US5802348</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 18, 1995</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Virtual Machine Works, Inc.</td><td class="patent-data-table-td ">Logic analysis system for logic emulation systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5819074">US5819074</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 1996</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Co.</td><td class="patent-data-table-td ">Method of eliminating unnecessary code generation in a circuit compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5854752">US5854752</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 19, 1996</td><td class="patent-data-table-td patent-date-value">Dec 29, 1998</td><td class="patent-data-table-td ">Ikos Systems, Inc.</td><td class="patent-data-table-td ">Method for emulating a logic circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5892940">US5892940</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 1996</td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td ">Hewlett-Packard, Co.</td><td class="patent-data-table-td ">Aliasing nodes to improve the code generated by a circuit compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5907697">US5907697</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Emulation system having a scalable multi-level multi-stage hybrid programmable interconnect network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5923865">US5923865</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1995</td><td class="patent-data-table-td patent-date-value">Jul 13, 1999</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">For emulating a circuit design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5923868">US5923868</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 23, 1997</td><td class="patent-data-table-td patent-date-value">Jul 13, 1999</td><td class="patent-data-table-td ">Cypress Semiconductor Corp.</td><td class="patent-data-table-td ">Methods for maximizing routability in a programmable interconnect matrix having less than full connectability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5970232">US5970232</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 17, 1997</td><td class="patent-data-table-td patent-date-value">Oct 19, 1999</td><td class="patent-data-table-td ">Cray Research, Inc.</td><td class="patent-data-table-td ">Router table lookup mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6011744">US6011744</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 1997</td><td class="patent-data-table-td patent-date-value">Jan 4, 2000</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic device with multi-port memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6020760">US6020760</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 1997</td><td class="patent-data-table-td patent-date-value">Feb 1, 2000</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">I/O buffer circuit with pin multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6034857">US6034857</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 1997</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Input/output buffer with overcurrent protection circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6059836">US6059836</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1998</td><td class="patent-data-table-td patent-date-value">May 9, 2000</td><td class="patent-data-table-td ">Liguori; Vincenzo Arturo Luca</td><td class="patent-data-table-td ">Logic circuit emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6085303">US6085303</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 17, 1997</td><td class="patent-data-table-td patent-date-value">Jul 4, 2000</td><td class="patent-data-table-td ">Cray Research, Inc.</td><td class="patent-data-table-td ">Seralized race-free virtual barrier network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6101181">US6101181</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 17, 1997</td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td ">Cray Research Inc.</td><td class="patent-data-table-td ">Virtual channel assignment in large torus systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6141636">US6141636</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1997</td><td class="patent-data-table-td patent-date-value">Oct 31, 2000</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Logic analysis subsystem in a time-sliced emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6151258">US6151258</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 27, 1999</td><td class="patent-data-table-td patent-date-value">Nov 21, 2000</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Programmable logic device with multi-port memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216174">US6216174</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">System and method for fast barrier synchronization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216191">US6216191</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 1997</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Field programmable gate array having a dedicated processor interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6223148">US6223148</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 14, 1998</td><td class="patent-data-table-td patent-date-value">Apr 24, 2001</td><td class="patent-data-table-td ">Ikos Systems, Inc.</td><td class="patent-data-table-td ">Logic analysis system for logic emulation systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6230252">US6230252</a></td><td class="patent-data-table-td patent-date-value">Nov 17, 1997</td><td class="patent-data-table-td patent-date-value">May 8, 2001</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">Hybrid hypercube/torus architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6243664">US6243664</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 1998</td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td ">Cypress Semiconductor Corporation</td><td class="patent-data-table-td ">Methods for maximizing routability in a programmable interconnect matrix having less than full connectability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6259588">US6259588</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 1999</td><td class="patent-data-table-td patent-date-value">Jul 10, 2001</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Input/output buffer with overcurrent protection circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6279146">US6279146</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 18, 1999</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Simutech Corporation</td><td class="patent-data-table-td ">Apparatus and method for verifying a multi-component electronic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6285211">US6285211</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 1999</td><td class="patent-data-table-td patent-date-value">Sep 4, 2001</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">I/O buffer circuit with pin multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6338106">US6338106</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 1999</td><td class="patent-data-table-td patent-date-value">Jan 8, 2002</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6347344">US6347344</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 14, 1998</td><td class="patent-data-table-td patent-date-value">Feb 12, 2002</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6367063">US6367063</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 5, 1998</td><td class="patent-data-table-td patent-date-value">Apr 2, 2002</td><td class="patent-data-table-td ">Hughes Electronics Corporation</td><td class="patent-data-table-td ">Method and apparatus for selectively performing a plurality of logic operations and memory functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6405219">US6405219</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1999</td><td class="patent-data-table-td patent-date-value">Jun 11, 2002</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for automatically updating the version of a set of files stored on content servers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6425068">US6425068</a></td><td class="patent-data-table-td patent-date-value">Oct 8, 1997</td><td class="patent-data-table-td patent-date-value">Jul 23, 2002</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">Unit for processing numeric and logic operations for use in central processing units (cpus), multiprocessor systems, data-flow processors (dsps), systolic processors and field programmable gate arrays (epgas)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6473802">US6473802</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td patent-date-value">Oct 29, 2002</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for storing load balancing information with an HTTP cookie</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6477643">US6477643</a></td><td class="patent-data-table-td patent-date-value">Jul 10, 2000</td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6480937">US6480937</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">Nov 12, 2002</td><td class="patent-data-table-td ">Pact Informationstechnologie Gmbh</td><td class="patent-data-table-td ">Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6513077">US6513077</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2001</td><td class="patent-data-table-td patent-date-value">Jan 28, 2003</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6526520">US6526520</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2000</td><td class="patent-data-table-td patent-date-value">Feb 25, 2003</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">Method of self-synchronization of configurable elements of a programmable unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6542844">US6542844</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 2000</td><td class="patent-data-table-td patent-date-value">Apr 1, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6542998">US6542998</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1999</td><td class="patent-data-table-td patent-date-value">Apr 1, 2003</td><td class="patent-data-table-td ">Pact Gmbh</td><td class="patent-data-table-td ">Method of self-synchronization of configurable elements of a programmable module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6571381">US6571381</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">May 27, 2003</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6604230">US6604230</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 1999</td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td ">The Governing Counsel Of The University Of Toronto</td><td class="patent-data-table-td ">Multi-logic device systems having partial crossbar and direct interconnection architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6618698">US6618698</a></td><td class="patent-data-table-td patent-date-value">Aug 12, 1999</td><td class="patent-data-table-td patent-date-value">Sep 9, 2003</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Clustered processors in an emulation engine</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6674720">US6674720</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1999</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">Age-based network arbitration system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6687788">US6687788</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 2002</td><td class="patent-data-table-td patent-date-value">Feb 3, 2004</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6697979">US6697979</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2000</td><td class="patent-data-table-td patent-date-value">Feb 24, 2004</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Method of repairing integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6721830">US6721830</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 2002</td><td class="patent-data-table-td patent-date-value">Apr 13, 2004</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6725441">US6725441</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 22, 2000</td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6728871">US6728871</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 1999</td><td class="patent-data-table-td patent-date-value">Apr 27, 2004</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Runtime configurable arithmetic and logic cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6779156">US6779156</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Science &amp; Technology Corporation @ Unm</td><td class="patent-data-table-td ">Digital circuits using universal logic gates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6779158">US6779158</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Science &amp; Technology Corporation @ Unm</td><td class="patent-data-table-td ">Digital logic optimization using selection operators</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6785873">US6785873</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 2000</td><td class="patent-data-table-td patent-date-value">Aug 31, 2004</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Emulation system with multiple asynchronous clocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6792589">US6792589</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Sep 14, 2004</td><td class="patent-data-table-td ">Science &amp; Technology Corporation @ Unm</td><td class="patent-data-table-td ">Digital design using selection operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6816485">US6816485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 2002</td><td class="patent-data-table-td patent-date-value">Nov 9, 2004</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Communications system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6829750">US6829750</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Dec 7, 2004</td><td class="patent-data-table-td ">Science &amp; Technology Corporation @ Unm</td><td class="patent-data-table-td ">Pass-transistor very large scale integration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6839830">US6839830</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Realtek Semiconductor Corporation</td><td class="patent-data-table-td ">Logical pipeline for data communications system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6842728">US6842728</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 12, 2001</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Time-multiplexing data between asynchronous clock domains within cycle simulation and emulation environments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6859869">US6859869</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 12, 1999</td><td class="patent-data-table-td patent-date-value">Feb 22, 2005</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6892373">US6892373</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">May 10, 2005</td><td class="patent-data-table-td ">Science &amp; Technology Corporation At Unm</td><td class="patent-data-table-td ">Integrated circuit cell library</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6947882">US6947882</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1999</td><td class="patent-data-table-td patent-date-value">Sep 20, 2005</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Regionally time multiplexed emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6954451">US6954451</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2000</td><td class="patent-data-table-td patent-date-value">Oct 11, 2005</td><td class="patent-data-table-td ">Ravesim, Inc.</td><td class="patent-data-table-td ">Distributed time-multiplexed bus architecture and emulation apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6961691">US6961691</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 2000</td><td class="patent-data-table-td patent-date-value">Nov 1, 2005</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Non-synchronized multiplex data transport across synchronous systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6986073">US6986073</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Jan 10, 2006</td><td class="patent-data-table-td ">Realtek Semiconductor Corp.</td><td class="patent-data-table-td ">System and method for a family of digital subscriber line (XDSL) signal processing circuit operating with an internal clock rate that is higher than all communications ports operating with a plurality of port sampling clock rates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6993731">US6993731</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2002</td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td ">Science &amp; Technology Corporation @ Unm</td><td class="patent-data-table-td ">Optimization of digital designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7007254">US7007254</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 17, 2003</td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td ">Synplicity, Inc.</td><td class="patent-data-table-td ">Method and apparatus for the design and analysis of digital circuits with time division multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010667">US7010667</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 2002</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7032223">US7032223</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td ">Realtek Semiconductor Corp.</td><td class="patent-data-table-td ">Transport convergence sub-system with shared resources for multiport xDSL system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7035787">US7035787</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 2001</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Emulation components and system including distributed routing and configuration of emulation resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7047179">US7047179</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2003</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Clustered processors in an emulation engine</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7047301">US7047301</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 2001</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for enabling persistent access to virtual servers by an LDNS server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7075941">US7075941</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Jul 11, 2006</td><td class="patent-data-table-td ">Real Communications, Inc.</td><td class="patent-data-table-td ">Scaleable architecture for multiple-port, system-on-chip ADSL communications systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7085285">US7085285</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Aug 1, 2006</td><td class="patent-data-table-td ">Realtek Semiconductor Corp.</td><td class="patent-data-table-td ">xDSL communications systems using shared/multi-function task blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7098688">US7098688</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 2003</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Regionally time multiplexed emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7113962">US7113962</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 2002</td><td class="patent-data-table-td patent-date-value">Sep 26, 2006</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for automatically updating content stored on servers connected by a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7130788">US7130788</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2001</td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Emulation components and system including distributed event monitoring, and testing of an IC design under emulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7146354">US7146354</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2000</td><td class="patent-data-table-td patent-date-value">Dec 5, 2006</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for network load balancing with a compound data structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200138">US7200138</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Realtek Semiconductor Corporation</td><td class="patent-data-table-td ">Physical medium dependent sub-system with shared resources for multiport xDSL system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7243175">US7243175</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 2004</td><td class="patent-data-table-td patent-date-value">Jul 10, 2007</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7272670">US7272670</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 2001</td><td class="patent-data-table-td patent-date-value">Sep 18, 2007</td><td class="patent-data-table-td ">Hitachi</td><td class="patent-data-table-td ">Integrated multimedia system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7287084">US7287084</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2005</td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Enabling encryption of application level persistence between a server and a client</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7295571">US7295571</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2006</td><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td ">Realtek Semiconductor Corp.</td><td class="patent-data-table-td ">xDSL function ASIC processor and method of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7305633">US7305633</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td patent-date-value">Dec 4, 2007</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Distributed configuration of integrated circuits in an emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7322021">US7322021</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2002</td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Virtual path for interconnect fabric using bandwidth process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7337249">US7337249</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2007</td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7343413">US7343413</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 2001</td><td class="patent-data-table-td patent-date-value">Mar 11, 2008</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for optimizing a network by independently scaling control segments and data flow</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7346695">US7346695</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2005</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for performing application level persistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7353162">US7353162</a></td><td class="patent-data-table-td patent-date-value">Feb 11, 2005</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">S2C, Inc.</td><td class="patent-data-table-td ">Scalable reconfigurable prototyping system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7356454">US7356454</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 2004</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Ud Technology Corporation</td><td class="patent-data-table-td ">Method and apparatus for emulation of logic circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7379859">US7379859</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 24, 2001</td><td class="patent-data-table-td patent-date-value">May 27, 2008</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Emulator with switching network connections</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7386833">US7386833</a></td><td class="patent-data-table-td patent-date-value">Sep 4, 2003</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Mentor Graphics Corp.</td><td class="patent-data-table-td ">Polymorphic computational system and method in signals intelligence analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7401203">US7401203</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2004</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for wiring allocation and switch configuration in a multiprocessor environment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7440866">US7440866</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Quickturn Design Systems Inc.</td><td class="patent-data-table-td ">System and method for validating an input/output voltage of a target system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7441045">US7441045</a></td><td class="patent-data-table-td patent-date-value">Feb 16, 2001</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for balancing load distribution on a wide area network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7457890">US7457890</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2006</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Integrated multimedia system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7555424">US7555424</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2006</td><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for rewinding emulated memory circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7590625">US7590625</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 2006</td><td class="patent-data-table-td patent-date-value">Sep 15, 2009</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for network load balancing with a compound data structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7606697">US7606697</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">System and method for resolving artifacts in differential signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7606912">US7606912</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 2007</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for performing application level persistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7640155">US7640155</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">Dec 29, 2009</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7707182">US7707182</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2005</td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for automatically updating the version of a set of files stored on content servers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7707289">US7707289</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 2006</td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for enabling persistent access to virtual servers by an LDNS server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7721036">US7721036</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">May 18, 2010</td><td class="patent-data-table-td ">Quickturn Design Systems Inc.</td><td class="patent-data-table-td ">System and method for providing flexible signal routing and timing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7738398">US7738398</a></td><td class="patent-data-table-td patent-date-value">Nov 17, 2004</td><td class="patent-data-table-td patent-date-value">Jun 15, 2010</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">System and method for configuring communication systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7739097">US7739097</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 2002</td><td class="patent-data-table-td patent-date-value">Jun 15, 2010</td><td class="patent-data-table-td ">Quickturn Design Systems Inc.</td><td class="patent-data-table-td ">Emulation system with time-multiplexed interconnect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7818748">US7818748</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2005</td><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">Realtek Semiconductor Corporation</td><td class="patent-data-table-td ">Programmable task scheduler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7831712">US7831712</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2007</td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for performing application level persistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7873927">US7873927</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 2008</td><td class="patent-data-table-td patent-date-value">Jan 18, 2011</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Partitioning a large design across multiple devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7904859">US7904859</a></td><td class="patent-data-table-td patent-date-value">May 8, 2008</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Method and apparatus for determining a phase relationship between asynchronous clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7908574">US7908574</a></td><td class="patent-data-table-td patent-date-value">May 8, 2008</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Techniques for use with automated circuit design and simulations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7975025">US7975025</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Smart prefetching of data over a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7984400">US7984400</a></td><td class="patent-data-table-td patent-date-value">May 8, 2008</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Techniques for use with automated circuit design and simulations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7996886">US7996886</a></td><td class="patent-data-table-td patent-date-value">Sep 19, 2008</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for providing persistence in a secure network access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8000954">US8000954</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Gaterocket, Inc.</td><td class="patent-data-table-td ">FPGA emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8103770">US8103770</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2010</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for performing application level persistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8325751">US8325751</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2004</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">Realtek Semiconductor Corp.</td><td class="patent-data-table-td ">Mixed hardware/software architecture and method for processing communications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8326923">US8326923</a></td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Smart prefetching of data over a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8352242">US8352242</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2007</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Mentor Graphics Corporation</td><td class="patent-data-table-td ">Communication scheme between programmable sub-cores in an emulation environment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8380854">US8380854</a></td><td class="patent-data-table-td patent-date-value">May 17, 2002</td><td class="patent-data-table-td patent-date-value">Feb 19, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Simplified method for processing multiple connections from the same client</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8392563">US8392563</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2011</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for performing application level persistence</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8397195">US8397195</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 2010</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Method and system for packet switch based logic replication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8407771">US8407771</a></td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for providing persistence in a secure network access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8447871">US8447871</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2008</td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Simplified method for processing multiple connections from the same client</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8463909">US8463909</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2010</td><td class="patent-data-table-td patent-date-value">Jun 11, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Systems and methods for managing server resources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8479142">US8479142</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 2006</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Method and apparatus for the design and analysis of digital circuits with time division multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566444">US8566444</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2008</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Methods and system for simultaneous multiple rules checking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566452">US8566452</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2007</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Intelligent HTTP based load-balancing, persistence, and application traffic management of SSL VPN tunnels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8595683">US8595683</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 12, 2012</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Generating user clocks for a prototyping environment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8627467">US8627467</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 2011</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for selectively storing web objects in a cache memory based on policy decisions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8630174">US8630174</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2011</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">System and method for post shaping TCP packetization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8638792">US8638792</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 2010</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Packet switch based logic replication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8726219">US8726219</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2013</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Analysis of digital circuits with time division multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8739103">US8739103</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 9, 2013</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Cypress Semiconductor Corporation</td><td class="patent-data-table-td ">Techniques for placement in highly constrained architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8743735">US8743735</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2012</td><td class="patent-data-table-td patent-date-value">Jun 3, 2014</td><td class="patent-data-table-td ">Cadence Design Systems, Inc.</td><td class="patent-data-table-td ">Emulation system for verifying a network device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756557">US8756557</a></td><td class="patent-data-table-td patent-date-value">May 8, 2008</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Techniques for use with automated circuit design and simulations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8769265">US8769265</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 2013</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for providing persistence in a secure network access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8769463">US8769463</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 2013</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">System and process for automatic clock routing in an application specific integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8788665">US8788665</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2008</td><td class="patent-data-table-td patent-date-value">Jul 22, 2014</td><td class="patent-data-table-td ">F5 Networks, Inc.</td><td class="patent-data-table-td ">Method and system for optimizing a network by independently scaling control segments and data flow</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20060200785">US20060200785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 2006</td><td class="patent-data-table-td patent-date-value">Sep 7, 2006</td><td class="patent-data-table-td ">Drazen Borkovic</td><td class="patent-data-table-td ">Method and apparatus for the design and analysis of digital circuits with time division multiplexing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1997048062A1?cl=en">WO1997048062A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td patent-date-value">Dec 18, 1997</td><td class="patent-data-table-td ">Cummings Mark R</td><td class="patent-data-table-td ">Method and apparatus for compiling one circuit in a sequence of circuits within a programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2000041101A1?cl=en">WO2000041101A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 2000</td><td class="patent-data-table-td patent-date-value">Jul 13, 2000</td><td class="patent-data-table-td ">Evans Edward N</td><td class="patent-data-table-td ">Apparatus and method for verifying a multi-component electronic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002103757A2?cl=en">WO2002103757A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 2002</td><td class="patent-data-table-td patent-date-value">Dec 27, 2002</td><td class="patent-data-table-td ">Science And Technology Corp Un</td><td class="patent-data-table-td ">Digital circuits with selection operators</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2005038676A2?cl=en">WO2005038676A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 2004</td><td class="patent-data-table-td patent-date-value">Apr 28, 2005</td><td class="patent-data-table-td ">Guang R Gao</td><td class="patent-data-table-td ">Method and apparatus for emulation of logic circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2008140791A2?cl=en">WO2008140791A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 9, 2008</td><td class="patent-data-table-td patent-date-value">Nov 20, 2008</td><td class="patent-data-table-td ">Synplicity Inc</td><td class="patent-data-table-td ">Computation of phase relationship by clock sampling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2011091321A2?cl=en">WO2011091321A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 2011</td><td class="patent-data-table-td patent-date-value">Jul 28, 2011</td><td class="patent-data-table-td ">Synopsys, Inc</td><td class="patent-data-table-td ">Method and system for packet switch based logic replication</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S037000">326/37</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S039000">326/39</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S041000">326/41</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S038000">326/38</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc716/defs716.htm&usg=AFQjCNEBZ0UpwQHOk7_RzdKU5K1MUftbBg#C716S117000">716/117</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031280000">G01R31/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0017500000">G06F17/50</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031000000">G01R31/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011220000">G06F11/22</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zEZBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/5027">G06F17/5027</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F17/50C3E</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jun 19, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 5, 2006</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 27-33 AND 35-42 IS CONFIRMED. CLAIM 34 IS CANCELLED. CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-26, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 20, 2004</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">7</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 20, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 4, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040330</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 17, 2000</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 17, 2000</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 15, 2000</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 30, 1996</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NAVY, UNITED STATES OF AMERICA, THE, AS REPRESENTE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CONFIRMATORY LICENSE;ASSIGNOR:MASSACHUSETTS INSTITUTE OF TECHNOLOGY;REEL/FRAME:008477/0460</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19940415</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 1, 1993</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MASSACHUSETTS INSTITUTE OF TECHNOLOGY, MASSACHUSET</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AGARWAL, ANANT;BABB, JONATHAN;TESSIER, RUSSEL;REEL/FRAME:006565/0071;SIGNING DATES FROM 19930505 TO 19930512</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U04-_JcNlit5rdQZdnJIRHKsVwwYQ\u0026id=zEZBBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1SZ54sLJD9G25PJyK3bxvESKWG8A\u0026id=zEZBBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1Q2lJQQlPqhkmzmNWWf9C5tcJmRA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Virtual_interconnections_for_reconfigura.pdf?id=zEZBBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0YYpM2r0HdqtUiCNnzuUDw-6pYoA"},"sample_url":"http://www.google.com/patents/reader?id=zEZBBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>