`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2024/06/20 19:36:22
// Design Name: 
// Module Name: testbench
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module imem(
    input [31:0] a,
    output [31:0] rd
);
    reg [31:0] RAM[63:0];
    initial begin
        // // 标准指令测试代码
        // MAIN: SUB R0, R15, R15
        //     MOV R2, #5
        //     ADD R3, R0, #12
        //     SUB R7, R3, #9
        //     ORR R4, R7, R2
        //     AND R5, R3, R4
        //     ADD R5,  R5, R4
        //     SUBS R8, R5,  R7
        //     BEQ END
        //     SUBS R8, R3, R4
        //     BGE AROUND
        //     ADD R5, R0, #0
        // AROUND: SUBS R8, R7, R2
        //     ADDLT R7, R5, #1
        //     SUB R7, R7, R2
        //     STR R7, [R3, #84]
        //     LDR R2, [R0, #96]
        //     ADD R15, R15, R0
        //     ADD R2, R0, #14
        //     B END
        //     ADD R2, R0, #13
        //     ADD R2, R0, #10
        // END: STR R2, [R0, #100]
        RAM[0] <= 32'b11100000010011110000000000001111;
        RAM[1] <= 32'b11100011101000000010000000000101;
        RAM[2] <= 32'b11100010100000000011000000001100;
        RAM[3] <= 32'b11100010010000110111000000001001;
        RAM[4] <= 32'b11100001100001110100000000000010;
        RAM[5] <= 32'b11100000000000110101000000000100;
        RAM[6] <= 32'b11100000100001010101000000000100;
        RAM[7] <= 32'b11100000010101011000000000000111;
        RAM[8] <= 32'b00001010000000000000000000001101;
        RAM[9] <= 32'b11100000010100111000000000000100;
        RAM[10] <= 32'b10101010000000000000000000000000;
        RAM[11] <= 32'b11100010100000000101000000000000;
        RAM[12] <= 32'b11100000010101111000000000000010;
        RAM[13] <= 32'b10110010100001010111000000000001;
        RAM[14] <= 32'b11100000010001110111000000000010;
        RAM[15] <= 32'b11100101100000110111000001010100;
        RAM[16] <= 32'b11100111100000000111000100000011;
        RAM[17] <= 32'b11100101100100000010000001100000;
        RAM[18] <= 32'b11100000100011111111000000000000;
        RAM[19] <= 32'b11100010100000000010000000001110;
        RAM[20] <= 32'b11101010000000000000000000000001;
        RAM[21] <= 32'b11100010100000000010000000001101;
        RAM[22] <= 32'b11100010100000000010000000001010;
        RAM[23] <= 32'b11100101100000000010000001100100;
        RAM[24] <= 32'b11100101100000000000000100000100;



        //希尔排序代码
        // RAM[0] <= 32'b11100000010011110000000000001111;
        // RAM[1] <= 32'b11100011101000000001000000000100;
        // RAM[2] <= 32'b11100101100100000010000000000000;
        // RAM[3] <= 32'b11100001101000001010000000000010;
        // RAM[4] <= 32'b11100011010100100000000000000001;
        // RAM[5] <= 32'b11011010000000000000000000011000;
        // RAM[6] <= 32'b11100001101000000010000010100010;
        // RAM[7] <= 32'b11100011101000000100000000000000;
        // RAM[8] <= 32'b11100000010010100101000000000010;
        // RAM[9] <= 32'b11100001010101000000000000000101;
        // RAM[10] <= 32'b10101010111111111111111111111000;
        // RAM[11] <= 32'b11100001101000001011000000000100;
        // RAM[12] <= 32'b11100000100010110110000000000010;
        // RAM[13] <= 32'b11100111100100010111000100000110;
        // RAM[14] <= 32'b11100011010110110000000000000000;
        // RAM[15] <= 32'b10111010000000000000000000001000;
        // RAM[16] <= 32'b11100111100100011000000100001011;
        // RAM[17] <= 32'b11100001010101110000000000001000;
        // RAM[18] <= 32'b10101010000000000000000000000101;
        // RAM[19] <= 32'b11100000100010111001000000000010;
        // RAM[20] <= 32'b11100001101000001100000100001001;
        // RAM[21] <= 32'b11100000100000011100000000001100;
        // RAM[22] <= 32'b11100101100011001000000000000000;
        // RAM[23] <= 32'b11100000010010111011000000000010;
        // RAM[24] <= 32'b11101010111111111111111111110100;
        // RAM[25] <= 32'b11100000100010111001000000000010;
        // RAM[26] <= 32'b11100001101000001100000100001001;
        // RAM[27] <= 32'b11100000100000011100000000001100;
        // RAM[28] <= 32'b11100101100011000111000000000000;
        // RAM[29] <= 32'b11100010100001000100000000000001;
        // RAM[30] <= 32'b11101010111111111111111111101000;
        // RAM[31] <= 32'b11100101100000000000000100000100;

        //STR sheel优化
        // RAM[0] <= 32'b11100000010011110000000000001111;
        // RAM[1] <= 32'b11100011101000000001000000000100;
        // RAM[2] <= 32'b11100101100100000010000000000000;
        // RAM[3] <= 32'b11100001101000001010000000000010;
        // RAM[4] <= 32'b11100011010100100000000000000001;
        // RAM[5] <= 32'b11011010000000000000000000010100;
        // RAM[6] <= 32'b11100001101000000010000010100010;
        // RAM[7] <= 32'b11100011101000000100000000000000;
        // RAM[8] <= 32'b11100000010010100101000000000010;
        // RAM[9] <= 32'b11100001010101000000000000000101;
        // RAM[10] <= 32'b10101010111111111111111111111000;
        // RAM[11] <= 32'b11100001101000001011000000000100;
        // RAM[12] <= 32'b11100000100010110110000000000010;
        // RAM[13] <= 32'b11100111100100010111000100000110;
        // RAM[14] <= 32'b11100011010110110000000000000000;
        // RAM[15] <= 32'b10111010000000000000000000000110;
        // RAM[16] <= 32'b11100111100100011000000100001011;
        // RAM[17] <= 32'b11100001010101110000000000001000;
        // RAM[18] <= 32'b10101010000000000000000000000011;
        // RAM[19] <= 32'b11100000100010111001000000000010;
        // RAM[20] <= 32'b11100111100000011000000100001001;
        // RAM[21] <= 32'b11100000010010111011000000000010;
        // RAM[22] <= 32'b11101010111111111111111111110110;
        // RAM[23] <= 32'b11100000100010111001000000000010;
        // RAM[24] <= 32'b11100111100000010111000100001001;
        // RAM[25] <= 32'b11100010100001000100000000000001;
        // RAM[26] <= 32'b11101010111111111111111111101100;
        // RAM[27] <= 32'b11100101100000000000000100000100;

        //CMP测试代码
        // RAM[0] <= 32'b11100000010011110000000000001111;
        // RAM[1] <= 32'b11100011101000000001000000000001;
        // RAM[2] <= 32'b11100011101000000010000000000010;
        // RAM[3] <= 32'b11100011101000000011000000000011;
        // RAM[4] <= 32'b11100001010100010000000000000010;
        // RAM[5] <= 32'b11000000100000010100000000000010;
        // RAM[6] <= 32'b10110000100000010100000000000011;
        // RAM[7] <= 32'b11100101100001000001000000000000;

        //STR三寄存器测试代码
        // RAM[0] <= 32'b11100000010011110000000000001111;
        // RAM[1] <= 32'b11100011101000000001000000000001;
        // RAM[2] <= 32'b11100011101000000010000000000100;
        // RAM[3] <= 32'b11100011101000000011000000000011;
        // RAM[4] <= 32'b11100111100000100001000100000011;

    end
    assign rd = RAM[{2'b00,a[31:2]}];
endmodule