{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624729721285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729721286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:18:41 2021 " "Processing started: Sat Jun 26 22:18:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729721286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729721286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729721286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1624729721683 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1624729721787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_125c_slow.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_125c_slow.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729721837 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1624729721857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_-40c_slow.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_-40c_slow.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729721907 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1624729721926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_min_1200mv_-40c_fast.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_min_1200mv_-40c_fast.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729721976 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1624729721996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729722044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_125c_v_slow.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729722095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_-40c_v_slow.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729722146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_min_1200mv_-40c_v_fast.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729722197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_v.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_v.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729722248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729722282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:18:42 2021 " "Processing ended: Sat Jun 26 22:18:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729722282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729722282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729722282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729722282 ""}
