verilog xil_defaultlib --include "../../../../usr/bd/bd/ipshared/ec67/hdl" --include "../../../../usr/bd/bd/ipshared/d0f7" \
"../../../../usr/bd/bd/ip/bd_xbar_0/sim/bd_xbar_0.v" \
"../../../../usr/bd/bd/ip/bd_microblaze_0_xlconcat_0/sim/bd_microblaze_0_xlconcat_0.v" \
"../../../../usr/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_clk_wiz.v" \
"../../../../usr/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.v" \
"../../../../usr/bd/bd/ip/bd_axi_sysscan_0_0/sim/bd_axi_sysscan_0_0.v" \
"../../../../usr/bd/bd/ip/bd_util_vector_logic_0_0/sim/bd_util_vector_logic_0_0.v" \
"../../../../usr/bd/bd/ip/bd_lmb_bram_0/sim/bd_lmb_bram_0.v" \
"../../../../usr/bd/bd/ip/bd_xlslice_0_0/sim/bd_xlslice_0_0.v" \
"../../../../usr/bd/bd/ip/bd_xlslice_0_1/sim/bd_xlslice_0_1.v" \
"../../../../usr/bd/bd/ip/bd_xlconstant_0_0/sim/bd_xlconstant_0_0.v" \
"../../../../usr/bd/bd/ip/bd_DAC1_BUF_0/sim/bd_DAC1_BUF_0.v" \
"../../../../usr/bd/bd/ip/bd_DAC1_BUF_1/sim/bd_DAC1_BUF_1.v" \
"../../../../usr/bd/bd/ip/bd_DAC1_BUF_2/sim/bd_DAC1_BUF_2.v" \
"../../../../usr/bd/bd/ip/bd_axi_dacobuf_0_0/sim/bd_axi_dacobuf_0_0.v" \
"../../../../usr/bd/bd/ip/bd_xlslice_1_0/sim/bd_xlslice_1_0.v" \
"../../../../usr/bd/bd/ip/bd_clk_sel_0_0/sim/bd_clk_sel_0_0.v" \
"../../../../usr/bd/bd/ip/bd_dacref1_sel_0/sim/bd_dacref1_sel_0.v" \
"../../../../usr/bd/bd/ip/bd_spi_mux_0_0/sim/bd_spi_mux_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
