Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.48
  Critical Path Slack:          -2.53
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -260.31
  No. of Violating Paths:      187.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        211
  Hierarchical Port Count:        633
  Leaf Cell Count:               1230
  Buf/Inv Cell Count:             362
  Buf Cell Count:                  34
  Inv Cell Count:                 328
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1019
  Sequential Cell Count:          211
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2199.870476
  Noncombinational Area:  1395.758893
  Buf/Inv Area:            511.083589
  Total Buffer Area:            72.18
  Total Inverter Area:         438.91
  Macro/Black Box Area:      0.000000
  Net Area:                606.308847
  -----------------------------------
  Cell Area:              3595.629369
  Design Area:            4201.938216


  Design Rules
  -----------------------------------
  Total Number of Nets:          1268
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  3.03
  Mapping Optimization:                5.08
  -----------------------------------------
  Overall Compile Time:               10.25
  Overall Compile Wall Clock Time:    10.37

  --------------------------------------------------------------------

  Design  WNS: 2.53  TNS: 260.31  Number of Violating Paths: 187


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
