{"vcs1":{"timestamp_begin":1754280564.895363437, "rt":14.69, "ut":11.19, "st":0.56}}
{"vcselab":{"timestamp_begin":1754280579.780884967, "rt":0.53, "ut":0.43, "st":0.12}}
{"link":{"timestamp_begin":1754280580.458868045, "rt":0.73, "ut":0.46, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754280563.143769529}
{"VCS_COMP_START_TIME": 1754280563.143769529}
{"VCS_COMP_END_TIME": 1754280581.528791705}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489268}}
{"vcselab": {"peak_mem": 183396}}
