Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 18:05:24 2022
| Host         : DESKTOP-77SS1MO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_alarm_clock_timing_summary_routed.rpt -pb my_alarm_clock_timing_summary_routed.pb -rpx my_alarm_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : my_alarm_clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  222         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (509)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There are 218 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK10MS_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (509)
--------------------------------------------------
 There are 509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  527          inf        0.000                      0                  527           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           527 Endpoints
Min Delay           527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.339ns  (logic 2.835ns (25.003%)  route 8.504ns (74.997%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.563    11.339    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  SSD_SegPattern_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.199ns  (logic 2.835ns (25.315%)  route 8.364ns (74.685%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.423    11.199    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  SSD_SegPattern_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.189ns  (logic 2.835ns (25.338%)  route 8.354ns (74.662%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.413    11.189    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  SSD_SegPattern_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.047ns  (logic 2.835ns (25.663%)  route 8.212ns (74.337%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.272    11.047    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  SSD_SegPattern_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_AnodeEn_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 2.835ns (25.992%)  route 8.072ns (74.008%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.132    10.907    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  SSD_AnodeEn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 2.835ns (25.992%)  route 8.072ns (74.008%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.132    10.907    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  SSD_SegPattern_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 2.835ns (25.992%)  route 8.072ns (74.008%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          1.132    10.907    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  SSD_SegPattern_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alrm_on_var_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 3.063ns (28.181%)  route 7.806ns (71.819%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  cnt1sec_reg[1]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt1sec_reg[1]/Q
                         net (fo=2, routed)           0.594     1.050    cnt1sec_reg[1]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  sec_var_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.009     1.715    sec_var_reg[5]_i_13_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.829 r  sec_var_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.829    sec_var_reg[5]_i_14_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  sec_var_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.943    sec_var_reg[5]_i_17_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  sec_var_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.057    sec_var_reg[5]_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  sec_var_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.171    sec_var_reg[5]_i_16_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  sec_var_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.285    sec_var_reg[5]_i_11_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  sec_var_reg[5]_i_12/O[1]
                         net (fo=1, routed)           0.825     3.444    sec_var_reg[5]_i_12_n_6
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.303     3.747 r  sec_var[5]_i_5/O
                         net (fo=1, routed)           0.806     4.552    sec_var[5]_i_5_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.676 r  sec_var[5]_i_2/O
                         net (fo=19, routed)          1.998     6.675    sec_var[5]_i_2_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.799 f  hr_var[3]_i_5/O
                         net (fo=5, routed)           0.851     7.650    p_1_in[1]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124     7.774 r  am_pm_var_i_2/O
                         net (fo=1, routed)           0.585     8.359    dff_clk_set/am_pm_var_reg
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.124     8.483 r  dff_clk_set/am_pm_var_i_1/O
                         net (fo=2, routed)           1.208     9.691    dff_alrm_set/alrm_on_var_reg
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.815 r  dff_alrm_set/alrm_on_var_i_5/O
                         net (fo=1, routed)           0.930    10.745    dff_clk_set/alrm_on_var_reg_1
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    10.869 r  dff_clk_set/alrm_on_var_i_1/O
                         net (fo=1, routed)           0.000    10.869    dff_clk_set_n_1
    SLICE_X5Y70          FDRE                                         r  alrm_on_var_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_SegPattern_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 2.835ns (26.409%)  route 7.900ns (73.591%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          0.959    10.735    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  SSD_SegPattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_SSD_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_AnodeEn_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 2.835ns (26.782%)  route 7.750ns (73.218%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  cnt_SSD_refresh_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_SSD_refresh_reg[2]/Q
                         net (fo=2, routed)           0.841     1.297    cnt_SSD_refresh_reg[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.954 r  SSD_AnodeEn_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.963    SSD_AnodeEn_reg[7]_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.080 r  SSD_AnodeEn_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.080    SSD_AnodeEn_reg[7]_i_7_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.197 r  SSD_AnodeEn_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.197    SSD_AnodeEn_reg[7]_i_11_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.416 f  SSD_AnodeEn_reg[7]_i_28/O[0]
                         net (fo=4, routed)           1.048     3.464    cnt_SSD_refresh2[13]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.323     3.787 f  SSD_AnodeEn[7]_i_29/O
                         net (fo=1, routed)           0.414     4.201    SSD_AnodeEn[7]_i_29_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326     4.527 f  SSD_AnodeEn[7]_i_12/O
                         net (fo=1, routed)           0.641     5.168    SSD_AnodeEn[7]_i_12_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.124     5.292 f  SSD_AnodeEn[7]_i_4/O
                         net (fo=65, routed)          1.910     7.202    load
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.326 r  SSD_AnodeEn[7]_i_32/O
                         net (fo=1, routed)           0.433     7.759    SSD_AnodeEn[7]_i_32_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  SSD_AnodeEn[7]_i_22/O
                         net (fo=1, routed)           0.802     8.685    SSD_AnodeEn[7]_i_22_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.809 r  SSD_AnodeEn[7]_i_8/O
                         net (fo=1, routed)           0.843     9.652    SSD_AnodeEn[7]_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  SSD_AnodeEn[7]_i_1/O
                         net (fo=15, routed)          0.810    10.585    SSD_AnodeEn[7]_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  SSD_AnodeEn_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.120     0.261    hr_set
    SLICE_X3Y83          FDRE                                         r  cnt_btn_hr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.120     0.261    hr_set
    SLICE_X3Y83          FDRE                                         r  cnt_btn_hr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.569%)  route 0.183ns (56.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.183     0.324    hr_set
    SLICE_X3Y82          FDRE                                         r  cnt_btn_hr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.569%)  route 0.183ns (56.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.183     0.324    hr_set
    SLICE_X3Y82          FDRE                                         r  cnt_btn_hr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.569%)  route 0.183ns (56.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.183     0.324    hr_set
    SLICE_X3Y82          FDRE                                         r  cnt_btn_hr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_hr_set/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_btn_hr_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.569%)  route 0.183ns (56.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  dff_hr_set/q_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff_hr_set/q_reg/Q
                         net (fo=60, routed)          0.183     0.324    hr_set
    SLICE_X3Y82          FDRE                                         r  cnt_btn_hr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_var_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_var_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.872%)  route 0.159ns (46.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  sec_var_reg[1]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_var_reg[1]/Q
                         net (fo=11, routed)          0.159     0.300    sec_var_reg[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  sec_var[5]_i_3/O
                         net (fo=1, routed)           0.000     0.345    sec_var[5]_i_3_n_0
    SLICE_X6Y72          FDRE                                         r  sec_var_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_var_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_var_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.733%)  route 0.167ns (47.267%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  sec_var_reg[0]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_var_reg[0]/Q
                         net (fo=16, routed)          0.167     0.308    sec_var_reg[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  sec_var[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    sec_var[3]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  sec_var_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_var_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_var_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.733%)  route 0.167ns (47.267%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  sec_var_reg[0]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sec_var_reg[0]/Q
                         net (fo=16, routed)          0.167     0.308    sec_var_reg[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.045     0.353 r  sec_var[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    sec_var[4]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  sec_var_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alrm_on_var_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            alrm_on_var_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  alrm_on_var_reg/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alrm_on_var_reg/Q
                         net (fo=2, routed)           0.170     0.311    dff_clk_set/LED_alrm_alert_OBUF
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  dff_clk_set/alrm_on_var_i_1/O
                         net (fo=1, routed)           0.000     0.356    dff_clk_set_n_1
    SLICE_X5Y70          FDRE                                         r  alrm_on_var_reg/D
  -------------------------------------------------------------------    -------------------





