<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Line_System_Side_Ethernet_2gp610q38" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="topic:1;2:129">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="title:1;3:10"><ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="ph:1;3:14">Ethernet </ph></title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="p:1;6:8">Each physical Ethernet transmit lane supports the generation of PRBS9
    and PRBS31 patterns as defined in Clauses 68.6.1 and 49.2.8 of IEEE
    802.3-2015 <xref href="../../02_References/a_02_references.xml#a_02_references/Ext_ref_802.3" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="xref:1;8:100" type="li"><?ditaot gentext?>6</xref>
    , respectively. Each physical Ethernet receive lane supports PRBS9 and
    PRBS31 pattern checking according to Clauses 68.6.1 and 49.2.12 of IEEE
    802.3, respectively. Error counters are available per physical lane.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="p:2;13:8">10GE links additionally support the generation and checking of
    pseudo-random patterns as defined in IEEE802.3-2015 49.2.8 and 49.2.12.
    Square wave pattern generation (as defined in IEEE 802.3 Clause 49.2.8) is
    supported for 10GE links.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Line_System_Side_Ethernet_2gp610q38.xml" xtrc="p:3;18:8">All Ethernet link types and rates support the scrambled idle test
    pattern, which tests the integrity of a link including encoding,
    scrambling, multi-lane distribution and (optionally) FEC. The scrambled
    idle test pattern generation and checking are defined in IEEE 802.3-2015
    Clauses 82.2.10 and 82.2.17, respectively, for 100GE links. The scrambled
    idle test pattern generation and checking is defined in exactly the same
    way for other link rates (e.g. Clauses 119.2.4.8 and 119.2.5.8 in IEEE
    802.3bs).</p>
  </body>
</topic>