==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Mon May  6 23:57:09 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Tue May  7 00:00:54 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Tue May  7 00:01:32 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Tue May  7 00:10:31 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Tue May  7 00:15:19 2024...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_common.h:512:29
INFO: [HLS 207-4535] in instantiation of template class 'ssdm_int<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:148:29
INFO: [HLS 207-4535] in instantiation of template class 'ap_int_base<0, false>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:205:18
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
ERROR: [HLS 207-2164] 'bitwidth' attribute requires integer constant between 1 and 4096 inclusive: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int.h:232:75
INFO: [HLS 207-4535] in instantiation of template class 'ap_uint<0>' requested here: C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_axi_sdata.h:115:17
INFO: [HLS 207-4535] in instantiation of template class 'ap_axiu<24, 1, 0, 0>' requested here: color_convert/color_convert.cpp:23:8
INFO: [Common 17-206] Exiting vitis_hls at Tue May  7 00:18:45 2024...
