#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 18 16:37:30 2019
# Process ID: 9760
# Current directory: C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11000 C:\Users\SET165-13U\Documents\GitHub\ENES247\lab9-StopWatch\lab9_3_2\iporfirio_9_3_2\iporfirio_9_3_2.xpr
# Log file: C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/vivado.log
# Journal file: C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 736.980 ; gain = 136.684
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: count_down_timer_core
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.520 ; gain = 75.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count_down_timer_core' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/count_down_timer_core_Nexys4ddr.v:6]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CLK_5MHz' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/.Xil/Vivado-9760-SET165-13C/realtime/CLK_5MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CLK_5MHz' (1#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/.Xil/Vivado-9760-SET165-13C/realtime/CLK_5MHz_stub.v:5]
WARNING: [Synth 8-350] instance 'U1' of module 'CLK_5MHz' requires 3 connections, but only 2 given [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/count_down_timer_core_Nexys4ddr.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_about_500hz_refresh_rate_4display' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/clk_divider_about_500hz_refresh_rate_4display.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/clk_divider_about_500hz_refresh_rate_4display.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_about_500hz_refresh_rate_4display' (2#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/clk_divider_about_500hz_refresh_rate_4display.v:9]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (3#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'binary6Bit_to_2digitBCD' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/binary6Bit_to_2digitBCD.v:7]
INFO: [Synth 8-6155] done synthesizing module 'binary6Bit_to_2digitBCD' (4#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/binary6Bit_to_2digitBCD.v:7]
INFO: [Synth 8-6157] synthesizing module 'down_counter_asynLoad_syncCE' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:5]
	Parameter COUNTER_SIZE bound to: 6 - type: integer 
WARNING: [Synth 8-5788] Register count_reg in module down_counter_asynLoad_syncCE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:15]
INFO: [Synth 8-6155] done synthesizing module 'down_counter_asynLoad_syncCE' (5#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:5]
INFO: [Synth 8-6157] synthesizing module 'down_counter_asynLoad_syncCE__parameterized0' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:5]
	Parameter COUNTER_SIZE bound to: 2 - type: integer 
WARNING: [Synth 8-5788] Register count_reg in module down_counter_asynLoad_syncCE__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:15]
INFO: [Synth 8-6155] done synthesizing module 'down_counter_asynLoad_syncCE__parameterized0' (5#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/down_counter_asynLoad_syncCE.v:5]
INFO: [Synth 8-6157] synthesizing module 'pb_debouncer' [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/pb_debouncer.v:6]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pb_debouncer' (6#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/pb_debouncer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'count_down_timer_core' (7#1) [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/count_down_timer_core_Nexys4ddr.v:6]
WARNING: [Synth 8-3917] design count_down_timer_core has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design count_down_timer_core has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design count_down_timer_core has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design count_down_timer_core has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1174.480 ; gain = 112.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1174.480 ; gain = 112.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1174.480 ; gain = 112.484
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz.dcp' for cell 'U1'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz_board.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz_board.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz.xdc] for cell 'U1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/iporfirio_9_3_2/iporfirio_9_3_2.srcs/sources_1/ip/CLK_5MHz/CLK_5MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/count_down_timer_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/count_down_timer_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.730 ; gain = 0.000
Parsing XDC File [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET165-13U/Documents/GitHub/ENES247/lab9-StopWatch/lab9_3_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1260.676 ; gain = 198.680
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1260.676 ; gain = 198.680
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 18 16:42:04 2019...
