{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 21:07:15 2021 " "Info: Processing started: Thu Jun 10 21:07:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fasheng -c fasheng " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fasheng -c fasheng" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fasheng.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fasheng.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fasheng " "Info: Found entity 1: fasheng" {  } { { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fasheng.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fasheng " "Info: Elaborating entity \"fasheng\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "voice.vhd 2 1 " "Warning: Using design file voice.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voice-y115 " "Info: Found design unit 1: voice-y115" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/voice.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 voice " "Info: Found entity 1: voice" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/voice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voice voice:inst2 " "Info: Elaborating entity \"voice\" for hierarchy \"voice:inst2\"" {  } { { "fasheng.bdf" "inst2" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fasheng.bdf" { { 248 672 768 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "yinpin.vhd 2 1 " "Warning: Using design file yinpin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yinpin-one " "Info: Found design unit 1: yinpin-one" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 yinpin " "Info: Found entity 1: yinpin" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yinpin yinpin:inst3 " "Info: Elaborating entity \"yinpin\" for hierarchy \"yinpin:inst3\"" {  } { { "fasheng.bdf" "inst3" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fasheng.bdf" { { 168 376 488 264 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out5 yinpin.vhd(99) " "Warning (10492): VHDL Process Statement warning at yinpin.vhd(99): signal \"out5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out4 yinpin.vhd(100) " "Warning (10492): VHDL Process Statement warning at yinpin.vhd(100): signal \"out4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out3 yinpin.vhd(101) " "Warning (10492): VHDL Process Statement warning at yinpin.vhd(101): signal \"out3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out2 yinpin.vhd(102) " "Warning (10492): VHDL Process Statement warning at yinpin.vhd(102): signal \"out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 yinpin.vhd(103) " "Warning (10492): VHDL Process Statement warning at yinpin.vhd(103): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output yinpin.vhd(96) " "Warning (10631): VHDL Process Statement warning at yinpin.vhd(96): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output yinpin.vhd(96) " "Info (10041): Inferred latch for \"output\" at yinpin.vhd(96)" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fenpin.vhd 2 1 " "Warning: Using design file fenpin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpin-one " "Info: Found design unit 1: fenpin-one" {  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fenpin.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Info: Found entity 1: fenpin" {  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fenpin.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:inst1 " "Info: Elaborating entity \"fenpin\" for hierarchy \"fenpin:inst1\"" {  } { { "fasheng.bdf" "inst1" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fasheng.bdf" { { 168 176 272 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jingbao.vhd 2 1 " "Warning: Using design file jingbao.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jingbao-cc " "Info: Found design unit 1: jingbao-cc" {  } { { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/jingbao.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jingbao " "Info: Found entity 1: jingbao" {  } { { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/jingbao.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jingbao jingbao:inst " "Info: Elaborating entity \"jingbao\" for hierarchy \"jingbao:inst\"" {  } { { "fasheng.bdf" "inst" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/fasheng.bdf" { { 312 192 312 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "yinpin:inst3\|output " "Warning: LATCH primitive \"yinpin:inst3\|output\" is permanently enabled" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 5 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "yinpin:inst3\|Mux1 " "Warning: Found clock multiplexer yinpin:inst3\|Mux1" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/yinpin.vhd" 98 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jingbao:inst\|q~synth " "Warning: Found clock multiplexer jingbao:inst\|q~synth" {  } { { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/jingbao.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jingbao:inst\|q~synth " "Warning: Found clock multiplexer jingbao:inst\|q~synth" {  } { { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/fasheng/jingbao.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Info: Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Info: Implemented 291 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 21:07:17 2021 " "Info: Processing ended: Thu Jun 10 21:07:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
