****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 21:25:25 2023
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     2.2927 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     2.2927 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     2.6370 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     2.6370 f
  data arrival time                                                                        2.6370

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.0776     3.4973
  clock uncertainty                                                            -0.1000     3.3973
  library setup time                                          1.0000           -1.3711     2.0262
  data required time                                                                       2.0262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0262
  data arrival time                                                                       -2.6370
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6108

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.6108 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5957 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5711 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8563 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFX2_HVT)
                                            0.0000   0.1215   1.0000   0.0000   0.0000     2.8563 f
  data arrival time                                                                        2.8563

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2319     2.2708
  data required time                                                                       2.2708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2708
  data arrival time                                                                       -2.8563
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5855

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5855 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5855 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4440 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4440 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8253 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8253 r
  data arrival time                                                                        2.8253

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2292     2.2469
  data required time                                                                       2.2469
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2469
  data arrival time                                                                       -2.8253
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5784

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5784 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5636 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/Q (SDFFX2_HVT)
                                                     0.1703   1.0000            1.1982     2.4025 f
  I_RISC_CORE/Oprnd_A[12] (net)
                               1   0.5756 
  I_RISC_CORE/ropt_mt_inst_83413/A (NBUFFX4_HVT)
                                            0.0000   0.1703   1.0000   0.0000   0.0000     2.4025 f
  I_RISC_CORE/ropt_mt_inst_83413/Y (NBUFFX4_HVT)     0.1846   1.0000            0.3649     2.7675 f
  I_RISC_CORE/ropt_net_44900 (net)
                               9   6.3629 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.1846   1.0000   0.0000   0.0000     2.7675 f
  data arrival time                                                                        2.7675

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0776     3.5588
  clock uncertainty                                                            -0.1000     3.4588
  library setup time                                          1.0000           -1.2675     2.1913
  data required time                                                                       2.1913
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1913
  data arrival time                                                                       -2.7675
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5762

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.5762 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5578 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7434 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7434 r
  data arrival time                                                                        2.7434

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2691     2.2071
  data required time                                                                       2.2071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2071
  data arrival time                                                                       -2.7434
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5363

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5363 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5215 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7362 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7362 r
  data arrival time                                                                        2.7362

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2644     2.2118
  data required time                                                                       2.2118
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2118
  data arrival time                                                                       -2.7362
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5244

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5244 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5097 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4329 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7851 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1516   1.0000   0.0000   0.0000     2.7851 f
  data arrival time                                                                        2.7851

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2253     2.2774
  data required time                                                                       2.2774
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2774
  data arrival time                                                                       -2.7851
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5077

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5077 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5077 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4516 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4516 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8196 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1433   1.0000   0.0000   0.0000     2.8196 r
  data arrival time                                                                        2.8196

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0859     3.5871
  clock uncertainty                                                            -0.1000     3.4871
  library setup time                                          1.0000           -1.1691     2.3180
  data required time                                                                       2.3180
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3180
  data arrival time                                                                       -2.8196
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5016

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.5016 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4863 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.6999 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.6999 r
  data arrival time                                                                        2.6999

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2435     2.2326
  data required time                                                                       2.2326
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2326
  data arrival time                                                                       -2.6999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4672

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4672 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4525 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.6852 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000     2.6852 r
  data arrival time                                                                        2.6852

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2363     2.2398
  data required time                                                                       2.2398
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2398
  data arrival time                                                                       -2.6852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4453

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4453 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4306 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2577   1.0000            1.3646     2.4807 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               7   2.9417 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2577   1.0000   0.0000   0.0000     2.4807 r
  data arrival time                                                                        2.4807

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1024     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  library setup time                                          1.0000           -1.3797     2.0364
  data required time                                                                       2.0364
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0364
  data arrival time                                                                       -2.4807
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4443

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.4443 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4443 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2452   1.0000            1.5561     2.6722 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                               6   2.6684 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2452   1.0000   0.0000   0.0000     2.6722 r
  data arrival time                                                                        2.6722

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2407     2.2354
  data required time                                                                       2.2354
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2354
  data arrival time                                                                       -2.6722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4368

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4368 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4221 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.2116   1.0000            1.3037     2.4268 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               3   1.5132 
  I_RISC_CORE/ZBUF_46_inst_79618/A (NBUFFX2_HVT)
                                            0.0000   0.2116   1.0000   0.0000   0.0000     2.4268 r
  I_RISC_CORE/ZBUF_46_inst_79618/Y (NBUFFX2_HVT)     0.1257   1.0000            0.3329     2.7597 r
  I_RISC_CORE/ZBUF_46_71 (net)
                               1   0.3931 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.7597 r
  data arrival time                                                                        2.7597

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0859     3.5871
  clock uncertainty                                                            -0.1000     3.4871
  library setup time                                          1.0000           -1.1591     2.3280
  data required time                                                                       2.3280
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3280
  data arrival time                                                                       -2.7597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4317

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.4317 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4164 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4329 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7851 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7851 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3867 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3867 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4954 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4954 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8423 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8423 f
  data arrival time                                                                        3.8423

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.8423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4329 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7851 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7851 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3867 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3867 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4954 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4954 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8423 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8423 f
  data arrival time                                                                        3.8423

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.8423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4329 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7851 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7851 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3867 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3867 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4954 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4954 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8423 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8423 f
  data arrival time                                                                        3.8423

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.8423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0781     2.2920 f
  I_RISC_CORE/Op_Result[6] (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_408_inst_28896/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2920 f
  I_RISC_CORE/ZINV_408_inst_28896/Y (INVX0_HVT)      0.1903   1.0000            0.2001     2.4921 r
  I_RISC_CORE/ZINV_408_890 (net)
                               2   1.9622 
  I_RISC_CORE/ZINV_381_inst_28894/A (INVX0_HVT)
                                            0.0000   0.1903   1.0000   0.0000   0.0000     2.4921 r
  I_RISC_CORE/ZINV_381_inst_28894/Y (INVX0_HVT)      0.0968   1.0000            0.1639     2.6561 f
  I_RISC_CORE/ZINV_381_890 (net)
                               1   0.3899 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFX2_HVT)
                                            0.0000   0.0968   1.0000   0.0000   0.0000     2.6561 f
  data arrival time                                                                        2.6561

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0776     3.5694
  clock uncertainty                                                            -0.1000     3.4694
  library setup time                                          1.0000           -1.2173     2.2522
  data required time                                                                       2.2522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2522
  data arrival time                                                                       -2.6561
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4039

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4039 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3850 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.2719   1.0000            1.3539     2.4769 r
  I_RISC_CORE/STACK_FULL (net)
                               8   3.3843 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2719   1.0000   0.0000   0.0000     2.4769 r
  data arrival time                                                                        2.4769

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.0859     3.4996
  clock uncertainty                                                            -0.1000     3.3996
  library setup time                                          1.0000           -1.3251     2.0745
  data required time                                                                       2.0745
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0745
  data arrival time                                                                       -2.4769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4024

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.4024 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3917 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2628   1.0000            1.3687     2.4848 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               7   3.1017 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2628   1.0000   0.0000   0.0000     2.4848 r
  data arrival time                                                                        2.4848

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1024     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  library setup time                                          1.0000           -1.3200     2.0961
  data required time                                                                       2.0961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0961
  data arrival time                                                                       -2.4848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3887

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.3887 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3887 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4168   1.0000            1.0095     4.6122 r
  I_RISC_CORE/n283 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_355_4634/A (INVX8_HVT)
                                            0.0000   0.4168   1.0000   0.0000   0.0000     4.6122 r
  I_RISC_CORE/HFSINV_355_4634/Y (INVX8_HVT)          0.1720   1.0000            0.2374     4.8496 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.9609 
  Xecutng_Instrn_19__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000     4.8496 f
  Xecutng_Instrn_19__UPF_LS/Y (LSDNSSX4_LVT)         0.0444   1.0000            0.1870     5.0365 f
  n360 (net)                   1   0.4858 
  U302/A4 (AOI22X1_RVT)                     0.0000   0.0444   1.0000   0.0000   0.0000     5.0365 f
  U302/Y (AOI22X1_RVT)                               0.0548   1.0000            0.2349     5.2715 r
  n200 (net)                   1   0.4035 
  U305/A2 (NAND3X1_HVT)                     0.0000   0.0548   1.0000   0.0000   0.0000     5.2715 r
  U305/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7113     5.9827 f
  n675 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_204/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     5.9827 f
  I_PCI_TOP/HFSBUF_290_204/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3055     6.2882 f
  I_PCI_TOP/HFSNET_32 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2882 f
  data arrival time                                                                        6.2882

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9021
  data required time                                                                       5.9021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9021
  data arrival time                                                                       -6.2882
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3860

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.3860 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3285 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                     0.1723   1.0000            1.0940     4.6968 f
  I_RISC_CORE/Xecutng_Instrn[16] (net)
                               2   1.4286 
  Xecutng_Instrn_16__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000     4.6968 f
  Xecutng_Instrn_16__UPF_LS/Y (LSDNSSX2_RVT)         0.0979   1.0000            0.2906     4.9873 f
  n363 (net)                   1   0.4858 
  U481/A4 (AOI22X1_RVT)                     0.0000   0.0979   1.0000   0.0000   0.0000     4.9873 f
  U481/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2665     5.2539 r
  n426 (net)                   1   0.3942 
  U484/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2539 r
  U484/Y (NAND3X2_HVT)                               0.1711   1.0000            0.7205     5.9744 f
  n676 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_10/A (NBUFFX16_HVT)
                                            0.0000   0.1711   1.0000   0.0000   0.0000     5.9744 f
  I_PCI_TOP/HFSBUF_290_10/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3088     6.2832 f
  I_PCI_TOP/HFSNET_5 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2832 f
  data arrival time                                                                        6.2832

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9022
  data required time                                                                       5.9022
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9022
  data arrival time                                                                       -6.2832
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3811

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.3811 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3236 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1139 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1139 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1894   1.0000            1.3026     2.4166 r
  I_RISC_CORE/n53 (net)        2   0.8405 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX2_HVT)
                                            0.0000   0.1894   1.0000   0.0000   0.0000     2.4166 r
  data arrival time                                                                        2.4166

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.0859     3.5056
  clock uncertainty                                                            -0.1000     3.4056
  library setup time                                          1.0000           -1.3633     2.0423
  data required time                                                                       2.0423
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0423
  data arrival time                                                                       -2.4166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3743

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.3743 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3633 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4568 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2039   1.0000   0.0000   0.0000     2.4568 r
  data arrival time                                                                        2.4568

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.1046     3.5276
  clock uncertainty                                                            -0.1000     3.4276
  library setup time                                          1.0000           -1.3439     2.0838
  data required time                                                                       2.0838
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0838
  data arrival time                                                                       -2.4568
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3730

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.3730 
  clock reconvergence pessimism (due to derating)                              -0.0537 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3730 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1506   1.0000            0.9910     4.5937 r
  I_RISC_CORE/n1530 (net)      2   0.8710 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1506   1.0000   0.0000   0.0000     4.5937 r
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1397   1.0000            0.2976     4.8913 r
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0950 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1397   1.0000   0.0000   0.0000     4.8913 r
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1491   1.0000            0.3062     5.1975 r
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5471 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1491   1.0000   0.0000   0.0000     5.1975 r
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX4_LVT)         0.0421   1.0000            0.0957     5.2932 r
  n357 (net)                   1   0.4180 
  U463/A4 (AOI22X1_HVT)                     0.0000   0.0421   1.0000   0.0000   0.0000     5.2932 r
  U463/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5789     5.8720 f
  n340 (net)                   1   0.4803 
  U466/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.8720 f
  U466/Y (NAND3X0_RVT)                               0.1501   1.0000            0.1704     6.0425 r
  n674 (net)                   1   1.3634 
  I_PCI_TOP/ZBUF_146_inst_29440/A (NBUFFX8_RVT)
                                            0.0000   0.1501   1.0000   0.0000   0.0000     6.0425 r
  I_PCI_TOP/ZBUF_146_inst_29440/Y (NBUFFX8_RVT)      0.0520   1.0000            0.1645     6.2070 r
  I_PCI_TOP/ZBUF_146_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0520   1.0000   0.0000   0.0000     6.2070 r
  data arrival time                                                                        6.2070

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.0434     5.8406
  data required time                                                                       5.8406
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8406
  data arrival time                                                                       -6.2070
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3664

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.3664 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3088 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2888 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2888 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4890 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4890 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     2.6619 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/SI (SDFFX1_HVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     2.6619 f
  data arrival time                                                                        2.6619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2036     2.2992
  data required time                                                                       2.2992
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2992
  data arrival time                                                                       -2.6619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3627

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3627 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3627 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     4.9711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     4.9711 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1479   1.0000            0.3357     5.3069 f
  n374 (net)                   4   1.6976 
  U249/A2 (AO22X1_HVT)                      0.0000   0.1479   1.0000   0.0000   0.0000     5.3069 f
  U249/Y (AO22X1_HVT)                                0.1949   1.0000            0.6281     5.9349 f
  n749 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_182/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.9349 f
  I_SDRAM_TOP/HFSBUF_23_182/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.2622 f
  I_SDRAM_TOP/HFSNET_56 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.2622 f
  data arrival time                                                                        6.2622

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.2622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2954 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/Q (SDFFX2_HVT)
                                                     0.2513   1.0000            1.3043     2.5086 f
  I_RISC_CORE/Oprnd_A[13] (net)
                              10   5.7781 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/SI (SDFFX2_HVT)
                                            0.0000   0.2513   1.0000   0.0000   0.0000     2.5086 f
  data arrival time                                                                        2.5086

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0776     3.5588
  clock uncertainty                                                            -0.1000     3.4588
  library setup time                                          1.0000           -1.3025     2.1563
  data required time                                                                       2.1563
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1563
  data arrival time                                                                       -2.5086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3523

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.3523 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3340 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.4763 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.4763 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.7710 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.7710 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3402 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3402 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6766 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6766 r
  data arrival time                                                                        3.6766

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.6766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3303 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.4763 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.4763 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.7710 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.7710 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3402 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3402 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6766 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6766 r
  data arrival time                                                                        3.6766

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.6766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3303 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2587 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2587 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5131 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_6_inst_32387/A (INVX0_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5131 f
  I_RISC_CORE/ZINV_6_inst_32387/Y (INVX0_HVT)        0.0964   1.0000            0.1773     3.6904 r
  I_RISC_CORE/ZINV_6_2373 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0964   1.0000   0.0000   0.0000     3.6904 r
  data arrival time                                                                        3.6904

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0237     3.3496
  data required time                                                                       3.3496
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3496
  data arrival time                                                                       -3.6904
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3407

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3407 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3294 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/Q (SDFFX2_HVT)
                                                     0.2411   1.0000            1.2940     2.4983 f
  I_RISC_CORE/Oprnd_A[11] (net)
                               8   5.0838 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/SI (SDFFX2_HVT)
                                            0.0000   0.2411   1.0000   0.0000   0.0000     2.4983 f
  data arrival time                                                                        2.4983

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0776     3.5588
  clock uncertainty                                                            -0.1000     3.4588
  library setup time                                          1.0000           -1.2972     2.1616
  data required time                                                                       2.1616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1616
  data arrival time                                                                       -2.4983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3367

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.3367 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3184 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1552   1.0000            1.0770     2.2764 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8678 
  I_RISC_CORE/ZBUF_9_inst_79177/A (NBUFFX2_HVT)
                                            0.0000   0.1552   1.0000   0.0000   0.0000     2.2764 f
  I_RISC_CORE/ZBUF_9_inst_79177/Y (NBUFFX2_HVT)      0.1253   1.0000            0.3007     2.5771 f
  I_RISC_CORE/ZBUF_9_14 (net)
                               1   0.3899 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/SI (SDFFX1_HVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     2.5771 f
  data arrival time                                                                        2.5771

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0776     3.5694
  clock uncertainty                                                            -0.1000     3.4694
  library setup time                                          1.0000           -1.2108     2.2586
  data required time                                                                       2.2586
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2586
  data arrival time                                                                       -2.5771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2995 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2587 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2587 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5131 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5131 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6683 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6683 r
  data arrival time                                                                        3.6683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0239     3.3498
  data required time                                                                       3.3498
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3498
  data arrival time                                                                       -3.6683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2587 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2587 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5131 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5131 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6683 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6683 r
  data arrival time                                                                        3.6683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0239     3.3498
  data required time                                                                       3.3498
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3498
  data arrival time                                                                       -3.6683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2587 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2587 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5131 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5131 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6683 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6683 r
  data arrival time                                                                        3.6683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0239     3.3498
  data required time                                                                       3.3498
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3498
  data arrival time                                                                       -3.6683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1694   1.0000            1.1082     2.3221 f
  I_RISC_CORE/Op_Result[9] (net)
                               3   1.3282 
  I_RISC_CORE/ZBUF_2_inst_79609/A (NBUFFX2_HVT)
                                            0.0000   0.1694   1.0000   0.0000   0.0000     2.3221 f
  I_RISC_CORE/ZBUF_2_inst_79609/Y (NBUFFX2_HVT)      0.1253   1.0000            0.3122     2.6342 f
  I_RISC_CORE/ZBUF_2_67 (net)
                               1   0.3899 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     2.6342 f
  data arrival time                                                                        2.6342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.1967     2.3172
  data required time                                                                       2.3172
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3172
  data arrival time                                                                       -2.6342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3170

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.3170 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3170 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8864 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1896 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1896 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/Q (SDFFX2_HVT)
                                                     0.2429   1.0000            1.2965     2.4861 f
  I_RISC_CORE/Oprnd_B[9] (net)
                               9   5.2093 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/SI (SDFFX2_HVT)
                                            0.0000   0.2429   1.0000   0.0000   0.0000     2.4861 f
  data arrival time                                                                        2.4861

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.0776     3.5691
  clock uncertainty                                                            -0.1000     3.4691
  library setup time                                          1.0000           -1.2982     2.1709
  data required time                                                                       2.1709
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1709
  data arrival time                                                                       -2.4861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3152

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3152 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2964 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.2516   1.0000            1.3046     2.5089 f
  I_RISC_CORE/Oprnd_A[7] (net)
                              10   5.8008 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.2516   1.0000   0.0000   0.0000     2.5089 f
  data arrival time                                                                        2.5089

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1127     3.6043
  clock uncertainty                                                            -0.1000     3.5043
  library setup time                                          1.0000           -1.3028     2.2015
  data required time                                                                       2.2015
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2015
  data arrival time                                                                       -2.5089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3074

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3074 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3074 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/Q (SDFFX2_HVT)
                                                     0.2494   1.0000            1.3024     2.5067 f
  I_RISC_CORE/Oprnd_A[14] (net)
                              11   5.6519 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.2494   1.0000   0.0000   0.0000     2.5067 f
  data arrival time                                                                        2.5067

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1127     3.6043
  clock uncertainty                                                            -0.1000     3.5043
  library setup time                                          1.0000           -1.3017     2.2026
  data required time                                                                       2.2026
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2026
  data arrival time                                                                       -2.5067
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3041

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3041 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3041 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3050 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3050 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3481 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3481 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6304 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0091     3.3433
  data required time                                                                       3.3433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3433
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3050 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3050 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3481 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3481 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6304 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0091     3.3433
  data required time                                                                       3.3433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3433
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3050 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3050 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3481 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3481 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6304 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0091     3.3433
  data required time                                                                       3.3433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3433
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3050 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3050 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3481 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3481 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6304 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6304 r
  data arrival time                                                                        3.6304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0091     3.3433
  data required time                                                                       3.3433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3433
  data arrival time                                                                       -3.6304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8864 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1896 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1896 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.2371   1.0000            1.2906     2.4802 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               9   4.8118 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.4802 f
  data arrival time                                                                        2.4802

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.1084     3.5896
  clock uncertainty                                                            -0.1000     3.4896
  library setup time                                          1.0000           -1.2951     2.1946
  data required time                                                                       2.1946
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1946
  data arrival time                                                                       -2.4802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2857

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.2857 
  clock reconvergence pessimism (due to derating)                              -0.0568 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2857 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2494   1.0000            0.8262     4.5759 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   1.0999 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2494   1.0000   0.0000   0.0000     4.5759 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_LVT)             0.0562   1.0000            0.2442     4.8201 f
  n408 (net)                   2   0.8543 
  U374/A4 (AOI22X1_HVT)                     0.0000   0.0562   1.0000   0.0000   0.0000     4.8201 f
  U374/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4655     5.2855 r
  n260 (net)                   1   0.3942 
  U377/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2855 r
  U377/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0211 f
  n681 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_6/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0211 f
  I_PCI_TOP/HFSBUF_23_6/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2190 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2190 f
  data arrival time                                                                        6.2190

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2190
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2846

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2846 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2271 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1072 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2043 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2043 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.2887     2.4929 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               9   4.7184 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.4929 f
  data arrival time                                                                        2.4929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1127     3.6043
  clock uncertainty                                                            -0.1000     3.5043
  library setup time                                          1.0000           -1.2944     2.2098
  data required time                                                                       2.2098
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2098
  data arrival time                                                                       -2.4929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2831

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.2831 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2831 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2461   1.0000            0.8224     4.5720 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.9925 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2461   1.0000   0.0000   0.0000     4.5720 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_LVT)             0.0557   1.0000            0.2418     4.8139 f
  n405 (net)                   2   0.8543 
  U368/A4 (AOI22X1_HVT)                     0.0000   0.0557   1.0000   0.0000   0.0000     4.8139 f
  U368/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4652     5.2791 r
  n255 (net)                   1   0.3942 
  U371/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2791 r
  U371/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0146 f
  n679 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_7/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0146 f
  I_PCI_TOP/HFSBUF_23_7/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2125 f
  I_PCI_TOP/HFSNET_2 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2125 f
  data arrival time                                                                        6.2125

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2781

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2781 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2206 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.9037 
  I_RISC_CORE/U197/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U197/SO (HADDX1_HVT)                   0.2444   1.0000            0.8202     4.5699 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   0.9452 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX2_LVT)   0.0000   0.2444   1.0000   0.0000   0.0000     4.5699 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX2_LVT)            0.0542   1.0000            0.2366     4.8065 f
  n396 (net)                   2   0.8543 
  U350/A4 (AOI22X1_HVT)                     0.0000   0.0542   1.0000   0.0000   0.0000     4.8065 f
  U350/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4643     5.2708 r
  n240 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2708 r
  U353/Y (NAND3X2_HVT)                               0.1533   1.0000            0.7355     6.0063 f
  n683 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_4_203/A (NBUFFX4_RVT)    0.0000   0.1533   1.0000   0.0000   0.0000     6.0063 f
  I_PCI_TOP/HFSBUF_4_203/Y (NBUFFX4_RVT)             0.0591   1.0000            0.1980     6.2043 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2043 f
  data arrival time                                                                        6.2043

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2700

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2700 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2124 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX1_HVT)
                                                     0.2928   1.0000            0.8299     4.4327 r
  I_RISC_CORE/n294 (net)       1   0.5561 
  I_RISC_CORE/ZBUF_2_inst_79240/A (NBUFFX2_RVT)
                                            0.0000   0.2928   1.0000   0.0000   0.0000     4.4327 r
  I_RISC_CORE/ZBUF_2_inst_79240/Y (NBUFFX2_RVT)      0.1305   1.0000            0.2827     4.7154 r
  I_RISC_CORE/ZBUF_2_18 (net)
                               1   5.2975 
  I_RISC_CORE/HFSINV_228_4632/A (INVX8_RVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     4.7154 r
  I_RISC_CORE/HFSINV_228_4632/Y (INVX8_RVT)          0.0564   1.0000            0.0596     4.7750 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9824 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     4.7750 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0363   1.0000            0.1019     4.8769 f
  n358 (net)                   1   0.4763 
  U457/A4 (AOI22X2_RVT)                     0.0000   0.0363   1.0000   0.0000   0.0000     4.8769 f
  U457/Y (AOI22X2_RVT)                               0.0665   1.0000            0.2601     5.1369 r
  n335 (net)                   1   0.3942 
  U460/A2 (NAND3X2_HVT)                     0.0000   0.0665   1.0000   0.0000   0.0000     5.1369 r
  U460/Y (NAND3X2_HVT)                               0.1712   1.0000            0.7278     5.8648 f
  n671 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_205/A (NBUFFX16_HVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000     5.8648 f
  I_PCI_TOP/HFSBUF_57_205/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3089     6.1736 f
  I_PCI_TOP/HFSNET_33 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.1736 f
  data arrival time                                                                        6.1736

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1078     5.9050
  data required time                                                                       5.9050
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9050
  data arrival time                                                                       -6.1736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2687

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2687 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2111 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8420 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8420 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2183 f
  n371 (net)                   4   1.6976 
  U241/A2 (AO22X1_HVT)                      0.0000   0.1485   1.0000   0.0000   0.0000     5.2183 f
  U241/Y (AO22X1_HVT)                                0.1949   1.0000            0.6286     5.8469 f
  n697 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_202/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8469 f
  I_SDRAM_TOP/HFSBUF_23_202/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.1742 f
  I_SDRAM_TOP/HFSNET_76 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[8] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1742 f
  data arrival time                                                                        6.1742

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.1742
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2650

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2650 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2074 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/Q (SDFFX1_HVT)
                                                     0.1477   1.0000            1.0837     2.2976 f
  I_RISC_CORE/Op_Result[2] (net)
                               1   0.6258 
  I_RISC_CORE/ZINV_393_inst_35260/A (INVX1_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000     2.2976 f
  I_RISC_CORE/ZINV_393_inst_35260/Y (INVX1_HVT)      0.1407   1.0000            0.1764     2.4740 r
  I_RISC_CORE/ZINV_393_3908 (net)
                               2   1.9622 
  I_RISC_CORE/ZINV_359_inst_35259/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000     2.4740 r
  I_RISC_CORE/ZINV_359_inst_35259/Y (INVX0_HVT)      0.0781   1.0000            0.1342     2.6082 f
  I_RISC_CORE/ZINV_359_3908 (net)
                               1   0.3899 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.0781   1.0000   0.0000   0.0000     2.6082 f
  data arrival time                                                                        2.6082

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.1692     2.3447
  data required time                                                                       2.3447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3447
  data arrival time                                                                       -2.6082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2635

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.2635 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2635 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2619 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2619 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5983 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5983 r
  data arrival time                                                                        3.5983

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.5983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3728 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3728 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6944 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6944 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2619 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2619 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5983 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5983 r
  data arrival time                                                                        3.5983

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.5983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     4.8329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     4.8329 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1519   1.0000            0.3763     5.2092 f
  n377 (net)                   4   2.2244 
  U254/A2 (AO22X1_HVT)                      0.0000   0.1519   1.0000   0.0000   0.0000     5.2092 f
  U254/Y (AO22X1_HVT)                                0.1949   1.0000            0.6313     5.8406 f
  n733 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_196/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8406 f
  I_SDRAM_TOP/HFSBUF_4_196/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.1679 f
  I_SDRAM_TOP/HFSNET_70 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1679 f
  data arrival time                                                                        6.1679

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.1679
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2587

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2587 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2011 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0000            1.2869     2.4030 r
  I_RISC_CORE/n1542 (net)      1   0.3892 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.1741   1.0000   0.0000   0.0000     2.4030 r
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1024     3.5161
  clock uncertainty                                                            -0.1000     3.4161
  library setup time                                          1.0000           -1.2680     2.1481
  data required time                                                                       2.1481
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1481
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2549

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.2549 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2549 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0000            1.2649     2.3879 r
  I_RISC_CORE/n1543 (net)      1   0.3892 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.1741   1.0000   0.0000   0.0000     2.3879 r
  data arrival time                                                                        2.3879

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1033     3.5230
  clock uncertainty                                                            -0.1000     3.4230
  library setup time                                          1.0000           -1.2876     2.1354
  data required time                                                                       2.1354
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1354
  data arrival time                                                                       -2.3879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2525

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.2525 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2525 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8864 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0920 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1896 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1896 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/Q (SDFFX2_HVT)
                                                     0.2104   1.0000            1.2589     2.4485 f
  I_RISC_CORE/Oprnd_B[11] (net)
                               6   3.0181 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2104   1.0000   0.0000   0.0000     2.4485 f
  data arrival time                                                                        2.4485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.1084     3.5896
  clock uncertainty                                                            -0.1000     3.4896
  library setup time                                          1.0000           -1.2811     2.2085
  data required time                                                                       2.2085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2085
  data arrival time                                                                       -2.4485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2400

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.2400 
  clock reconvergence pessimism (due to derating)                              -0.0568 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2400 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0622     2.2616 f
  I_RISC_CORE/Return_Addr[6] (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_396_inst_35248/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2616 f
  I_RISC_CORE/ZINV_396_inst_35248/Y (INVX0_HVT)      0.1270   1.0000            0.1698     2.4314 r
  I_RISC_CORE/ZINV_396_3907 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_362_inst_35247/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4314 r
  I_RISC_CORE/ZINV_362_inst_35247/Y (INVX0_HVT)      0.0731   1.0000            0.1259     2.5573 f
  I_RISC_CORE/ZINV_362_3907 (net)
                               1   0.3899 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.0731   1.0000   0.0000   0.0000     2.5573 f
  data arrival time                                                                        2.5573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1091     3.5993
  clock uncertainty                                                            -0.1000     3.4993
  library setup time                                          1.0000           -1.1808     2.3186
  data required time                                                                       2.3186
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3186
  data arrival time                                                                       -2.5573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2387

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.2387 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2387 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1571   1.0000            1.0794     2.2788 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   0.9312 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX2_HVT)
                                            0.0000   0.1571   1.0000   0.0000   0.0000     2.2788 f
  data arrival time                                                                        2.2788

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0859     3.5090
  clock uncertainty                                                            -0.1000     3.4090
  library setup time                                          1.0000           -1.3573     2.0517
  data required time                                                                       2.0517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0517
  data arrival time                                                                       -2.2788
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2271

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2271 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2159 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0759     2.2753 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   0.8397 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0603   0.9500            0.2007     3.4108 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0603   0.9500   0.0000   0.0000     3.4108 r
  clock reconvergence pessimism                                                 0.0859     3.4967
  clock uncertainty                                                            -0.1000     3.3967
  library setup time                                          1.0000           -1.3454     2.0513
  data required time                                                                       2.0513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0513
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2240

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0531 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0531 

  slack (with derating applied) (VIOLATED)                                     -0.2240 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2134 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1537   1.0000            1.0752     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8207 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX2_HVT)
                                            0.0000   0.1537   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0859     3.5090
  clock uncertainty                                                            -0.1000     3.4090
  library setup time                                          1.0000           -1.3555     2.0535
  data required time                                                                       2.0535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0535
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2211

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2211 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2099 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2736 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   0.7961 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2736 f
  data arrival time                                                                        2.2736

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0859     3.5090
  clock uncertainty                                                            -0.1000     3.4090
  library setup time                                          1.0000           -1.3551     2.0539
  data required time                                                                       2.0539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0539
  data arrival time                                                                       -2.2736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2197

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2197 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2085 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1926   1.0000            1.2358     4.8386 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.8482 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1926   1.0000   0.0000   0.0000     4.8386 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_RVT)          0.1516   1.0000            0.3789     5.2175 f
  n376 (net)                   4   2.1749 
  U251/A2 (AO22X1_HVT)                      0.0000   0.1516   1.0000   0.0000   0.0000     5.2175 f
  U251/Y (AO22X1_HVT)                                0.1802   1.0000            0.6152     5.8326 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/ZBUF_4_inst_28733/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8326 f
  I_SDRAM_TOP/ZBUF_4_inst_28733/Y (NBUFFX8_HVT)      0.1100   1.0000            0.3007     6.1334 f
  I_SDRAM_TOP/ZBUF_4_864 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1334 f
  data arrival time                                                                        6.1334

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1168     5.9148
  data required time                                                                       5.9148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9148
  data arrival time                                                                       -6.1334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2186

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2186 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1610 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.2774 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.2774 f
  data arrival time                                                                        2.2774

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0776     3.5006
  clock uncertainty                                                            -0.1000     3.4006
  library setup time                                          1.0000           -1.3337     2.0669
  data required time                                                                       2.0669
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0669
  data arrival time                                                                       -2.2774
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2105

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2105 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1952 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8237 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0859     3.5090
  clock uncertainty                                                            -0.1000     3.4090
  library setup time                                          1.0000           -1.3334     2.0756
  data required time                                                                       2.0756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0756
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1991

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.1991 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1879 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/Return_Addr[3] (net)
                               2   0.8034 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0859     3.5090
  clock uncertainty                                                            -0.1000     3.4090
  library setup time                                          1.0000           -1.3330     2.0760
  data required time                                                                       2.0760
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0760
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1979

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.1979 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1867 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2384   1.0000            1.2933     4.8961 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   4.9047 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2384   1.0000   0.0000   0.0000     4.8961 f
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX8_HVT)         0.0699   1.0000            0.3095     5.2056 f
  n354 (net)                   1   0.4455 
  U299/A4 (AOI22X1_HVT)                     0.0000   0.0699   1.0000   0.0000   0.0000     5.2056 f
  U299/Y (AOI22X1_HVT)                               0.1182   1.0000            0.4781     5.6837 r
  n613 (net)                   1   0.5503 
  U436/A2 (NAND3X0_RVT)                     0.0000   0.1182   1.0000   0.0000   0.0000     5.6837 r
  U436/Y (NAND3X0_RVT)                               0.1969   1.0000            0.2131     5.8968 f
  n668 (net)                   1   1.7135 
  I_PCI_TOP/HFSBUF_180_240/A (NBUFFX16_RVT)
                                            0.0000   0.1969   1.0000   0.0000   0.0000     5.8968 f
  I_PCI_TOP/HFSBUF_180_240/Y (NBUFFX16_RVT)          0.0643   1.0000            0.2301     6.1269 f
  I_PCI_TOP/HFSNET_45 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0643   1.0000   0.0000   0.0000     6.1269 f
  data arrival time                                                                        6.1269

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1334     5.9294
  data required time                                                                       5.9294
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9294
  data arrival time                                                                       -6.1269
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1975

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.1975 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1400 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4561 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4561 r
  data arrival time                                                                        2.4561

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2170     2.2591
  data required time                                                                       2.2591
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2591
  data arrival time                                                                       -2.4561
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1970

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1970 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1823 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5711 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8563 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8563 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4331 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4331 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5723 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5723 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6605 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6605 f
  data arrival time                                                                        3.6605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1405     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.6605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5711 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8563 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8563 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4331 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4331 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5723 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5723 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6605 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6605 f
  data arrival time                                                                        3.6605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1405     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.6605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5711 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8563 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8563 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4331 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4331 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5723 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5723 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6605 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6605 f
  data arrival time                                                                        3.6605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1405     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.6605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1827 



  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX1_HVT)
                                                     0.1942   1.0000            1.1038     2.2268 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   2.1453 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2268 f
  data arrival time                                                                        2.2268

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1033     3.5230
  clock uncertainty                                                            -0.1000     3.4230
  library setup time                                          1.0000           -1.3885     2.0345
  data required time                                                                       2.0345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0345
  data arrival time                                                                       -2.2268
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1923

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.1923 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1923 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     2.4420 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.4420 f
  data arrival time                                                                        2.4420

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2492     2.2535
  data required time                                                                       2.2535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2535
  data arrival time                                                                       -2.4420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1885

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1885 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1885 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4168   1.0000            1.0095     2.2122 r
  I_RISC_CORE/n283 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_355_4634/A (INVX8_HVT)
                                            0.0000   0.4168   1.0000   0.0000   0.0000     2.2122 r
  I_RISC_CORE/HFSINV_355_4634/Y (INVX8_HVT)          0.1720   1.0000            0.2374     2.4496 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.9609 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFX1_HVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000     2.4496 f
  data arrival time                                                                        2.4496

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2366     2.2662
  data required time                                                                       2.2662
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2662
  data arrival time                                                                       -2.4496
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1834

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1834 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1834 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.9037 
  I_RISC_CORE/U198/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U198/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.6132 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.2096 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.6132 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9641 f
  n398 (net)                   2   0.8946 
  U475/A4 (AOI22X1_RVT)                     0.0000   0.0749   1.0000   0.0000   0.0000     4.9641 f
  U475/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2525     5.2166 r
  n412 (net)                   1   0.3942 
  U478/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2166 r
  U478/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.9147 f
  n654 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_216/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.9147 f
  I_PCI_TOP/HFSBUF_23_216/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.1124 f
  I_PCI_TOP/HFSNET_44 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.1124 f
  data arrival time                                                                        6.1124

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9344
  data required time                                                                       5.9344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9344
  data arrival time                                                                       -6.1124
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1780

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1780 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1204 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2888 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2888 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4890 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4890 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6160 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6160 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1580 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1580 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2666 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2666 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6135 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6135 f
  data arrival time                                                                        3.6135

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.6135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2888 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2888 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4890 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4890 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6160 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6160 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1580 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1580 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2666 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2666 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6135 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6135 f
  data arrival time                                                                        3.6135

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.6135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2888 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2888 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4890 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4890 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6160 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6160 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1580 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1580 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2666 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2666 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6135 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6135 f
  data arrival time                                                                        3.6135

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1103     3.4362
  data required time                                                                       3.4362
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4362
  data arrival time                                                                       -3.6135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.2949   1.0000            0.8331     4.4358 r
  I_RISC_CORE/n275 (net)       1   0.6041 
  I_RISC_CORE/HFSINV_324_4540/A (IBUFFX8_LVT)
                                            0.0000   0.2949   1.0000   0.0000   0.0000     4.4358 r
  I_RISC_CORE/HFSINV_324_4540/Y (IBUFFX8_LVT)        0.0453   1.0000            0.2212     4.6570 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.6426 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0453   1.0000   0.0000   0.0000     4.6570 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_RVT)         0.1397   1.0000            0.2442     4.9012 f
  n362 (net)                   1   0.5464 
  U308/A4 (AOI22X1_LVT)                     0.0000   0.1397   1.0000   0.0000   0.0000     4.9012 f
  U308/Y (AOI22X1_LVT)                               0.0292   1.0000            0.1739     5.0751 r
  n205 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0292   1.0000   0.0000   0.0000     5.0751 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.6960     5.7712 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_9/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.7712 f
  I_PCI_TOP/HFSBUF_290_9/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.0766 f
  I_PCI_TOP/HFSNET_4 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.0766 f
  data arrival time                                                                        6.0766

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9021
  data required time                                                                       5.9021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9021
  data arrival time                                                                       -6.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1745

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.1745 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1170 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2173   1.0000            1.2695     4.8723 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.4807 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2173   1.0000   0.0000   0.0000     4.8723 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2986     5.1708 f
  n370 (net)                   4   1.7121 
  U240/A2 (AO22X1_HVT)                      0.0000   0.0779   1.0000   0.0000   0.0000     5.1708 f
  U240/Y (AO22X1_HVT)                                0.1948   1.0000            0.5709     5.7418 f
  n737 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_190/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7418 f
  I_SDRAM_TOP/HFSBUF_23_190/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.0690 f
  I_SDRAM_TOP/HFSNET_64 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[9] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0690 f
  data arrival time                                                                        6.0690

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0690
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1599

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1599 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1023 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1161 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1906   1.0000            1.3058     2.4219 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8750 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1906   1.0000   0.0000   0.0000     2.4219 r
  data arrival time                                                                        2.4219

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2099     2.2663
  data required time                                                                       2.2663
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2663
  data arrival time                                                                       -2.4219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1556 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1408 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX2_HVT)
                                                     0.1750   1.0000            1.2256     2.4395 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1750   1.0000   0.0000   0.0000     2.4395 f
  data arrival time                                                                        2.4395

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.2232     2.2908
  data required time                                                                       2.2908
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2908
  data arrival time                                                                       -2.4395
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.1488 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1488 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     4.6927 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     4.6927 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     5.0370 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     5.0370 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX8_LVT)         0.0352   1.0000            0.1563     5.1933 f
  n366 (net)                   4   2.1477 
  U245/A2 (AO22X1_HVT)                      0.0000   0.0352   1.0000   0.0000   0.0000     5.1933 f
  U245/Y (AO22X1_HVT)                                0.1948   1.0000            0.5370     5.7303 f
  n698 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_2_inst_30260/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7303 f
  I_SDRAM_TOP/ZBUF_2_inst_30260/Y (NBUFFX16_HVT)     0.1224   1.0000            0.3273     6.0576 f
  I_SDRAM_TOP/ZBUF_2_1413 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[13] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0576 f
  data arrival time                                                                        6.0576

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0576
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1484

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1484 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0908 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1434   1.0000            1.0611     2.2639 f
  I_RISC_CORE/aps_rename_52_ (net)
                               1   0.4886 
  I_RISC_CORE/ZBUF_184_inst_27132/A (NBUFFX2_RVT)
                                            0.0000   0.1434   1.0000   0.0000   0.0000     2.2639 f
  I_RISC_CORE/ZBUF_184_inst_27132/Y (NBUFFX2_RVT)    0.0688   1.0000            0.2061     2.4700 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               4   1.7799 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.0688   1.0000   0.0000   0.0000     2.4700 f
  data arrival time                                                                        2.4700

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.1807     2.3221
  data required time                                                                       2.3221
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3221
  data arrival time                                                                       -2.4700
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1479 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1479 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.9037 
  I_RISC_CORE/U196/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U196/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5626 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   0.7836 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX2_RVT)   0.0000   0.2391   1.0000   0.0000   0.0000     4.5626 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX2_RVT)            0.1025   1.0000            0.3515     4.9141 f
  n397 (net)                   2   0.8946 
  U314/A4 (AOI22X1_RVT)                     0.0000   0.1025   1.0000   0.0000   0.0000     4.9141 f
  U314/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2693     5.1834 r
  n210 (net)                   1   0.3942 
  U317/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.1834 r
  U317/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.8815 f
  n655 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_215/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.8815 f
  I_PCI_TOP/HFSBUF_23_215/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.0792 f
  I_PCI_TOP/HFSNET_43 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.0792 f
  data arrival time                                                                        6.0792

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9344
  data required time                                                                       5.9344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9344
  data arrival time                                                                       -6.0792
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1448

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1448 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0873 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0466 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1230 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2893   1.0000            0.8246     1.9476 r
  I_RISC_CORE/n1294 (net)      1   0.7793 
  I_RISC_CORE/ZINV_1959_inst_29563/A (INVX1_LVT)
                                            0.0000   0.2893   1.0000   0.0000   0.0000     1.9476 r
  I_RISC_CORE/ZINV_1959_inst_29563/Y (INVX1_LVT)     0.1527   1.0000            0.1038     2.0514 f
  I_RISC_CORE/ZINV_1959_1147 (net)
                               3   5.0946 
  I_RISC_CORE/ZINV_1400_inst_29562/A (INVX4_HVT)
                                            0.0000   0.1527   1.0000   0.0000   0.0000     2.0514 f
  I_RISC_CORE/ZINV_1400_inst_29562/Y (INVX4_HVT)     0.1015   1.0000            0.1545     2.2059 r
  I_RISC_CORE/ZINV_1400_1147 (net)
                               6   4.9928 
  I_RISC_CORE/HFSINV_708_3070/A (INVX4_LVT)
                                            0.0000   0.1015   1.0000   0.0000   0.0000     2.2059 r
  I_RISC_CORE/HFSINV_708_3070/Y (INVX4_LVT)          0.0562   1.0000            0.0436     2.2495 f
  I_RISC_CORE/HFSNET_8 (net)  19   7.6643 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.0562   1.0000   0.0000   0.0000     2.2495 f
  data arrival time                                                                        2.2495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1033     3.5230
  clock uncertainty                                                            -0.1000     3.4230
  library setup time                                          1.0000           -1.3128     2.1102
  data required time                                                                       2.1102
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1102
  data arrival time                                                                       -2.2495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1393

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.1393 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1393 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6623 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6623 f
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1581   1.0000            0.3209     4.9832 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2085 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1581   1.0000   0.0000   0.0000     4.9832 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0481   1.0000            0.1860     5.1692 f
  n372 (net)                   4   2.2099 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0481   1.0000   0.0000   0.0000     5.1692 f
  U248/Y (AO22X1_HVT)                                0.1948   1.0000            0.5471     5.7163 f
  n756 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28731/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7163 f
  I_SDRAM_TOP/ZBUF_23_inst_28731/Y (NBUFFX16_HVT)    0.1224   1.0000            0.3273     6.0436 f
  I_SDRAM_TOP/ZBUF_23_862 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0436 f
  data arrival time                                                                        6.0436

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1344

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1344 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0768 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2623 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2623 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5711 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5711 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8563 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8563 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4331 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4331 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5723 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_6_inst_33255/A (INVX1_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5723 r
  I_RISC_CORE/ZINV_6_inst_33255/Y (INVX1_LVT)        0.0414   1.0000            0.0171     3.5894 f
  I_RISC_CORE/ZINV_6_2851 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0414   1.0000   0.0000   0.0000     3.5894 f
  data arrival time                                                                        3.5894

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1449     3.4708
  data required time                                                                       3.4708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4708
  data arrival time                                                                       -3.5894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1187

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1187 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1073 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4449 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4449 r
  data arrival time                                                                        3.4449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4449 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4449 r
  data arrival time                                                                        3.4449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4449 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4449 r
  data arrival time                                                                        3.4449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4449 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4449 r
  data arrival time                                                                        3.4449

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4448 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4448 r
  data arrival time                                                                        3.4448

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.4448
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2222 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2222 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5409 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5409 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1084 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1084 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4448 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4448 r
  data arrival time                                                                        3.4448

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.4448
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     4.6888 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     4.6888 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3560     5.0448 f
  n368 (net)                   3   2.1637 
  U243/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0448 f
  U243/Y (AO22X1_HVT)                                0.1949   1.0000            0.6308     5.6756 f
  n753 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_172/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.6756 f
  I_SDRAM_TOP/HFSBUF_4_172/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.0029 f
  I_SDRAM_TOP/HFSNET_46 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[11] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0029 f
  data arrival time                                                                        6.0029

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0937

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0937 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0361 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8960 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1276 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0120 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0120 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3039 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3039 f
  data arrival time                                                                        2.3039

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0776     3.5694
  clock uncertainty                                                            -0.1000     3.4694
  library setup time                                          1.0000           -1.2507     2.2188
  data required time                                                                       2.2188
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2188
  data arrival time                                                                       -2.3039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0852

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0852 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0663 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4869 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4869 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0812 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4177 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4177 r
  data arrival time                                                                        3.4177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4869 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4869 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0812 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4177 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4177 r
  data arrival time                                                                        3.4177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4869 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4869 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0812 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4177 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4177 r
  data arrival time                                                                        3.4177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1814 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1814 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4869 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4869 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0812 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4177 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4177 r
  data arrival time                                                                        3.4177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5080 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5080 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0799 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0799 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4164 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4164 r
  data arrival time                                                                        3.4164

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5080 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5080 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0799 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0799 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4164 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4164 r
  data arrival time                                                                        3.4164

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5080 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5080 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0799 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0799 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4164 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4164 r
  data arrival time                                                                        3.4164

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5080 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5080 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0799 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0799 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4164 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4164 r
  data arrival time                                                                        3.4164

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0090     3.3349
  data required time                                                                       3.3349
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3349
  data arrival time                                                                       -3.4164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1639   1.0000            1.1026     2.3165 f
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1493 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/SI (SDFFX1_HVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000     2.3165 f
  data arrival time                                                                        2.3165

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0776     3.5694
  clock uncertainty                                                            -0.1000     3.4694
  library setup time                                          1.0000           -1.2321     2.2373
  data required time                                                                       2.2373
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2373
  data arrival time                                                                       -2.3165
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0792

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0792 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0603 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4255   1.0000            0.9244     4.5271 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_388_4635/A (INVX8_LVT)
                                            0.0000   0.4255   1.0000   0.0000   0.0000     4.5271 f
  I_RISC_CORE/HFSINV_388_4635/Y (INVX8_LVT)          0.1550   1.0000            0.1304     4.6575 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   1.8684 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1550   1.0000   0.0000   0.0000     4.6575 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX2_RVT)         0.0582   1.0000            0.1365     4.7940 r
  n361 (net)                   1   0.4180 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0582   1.0000   0.0000   0.0000     4.7940 r
  U283/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5915     5.3854 f
  n610 (net)                   1   0.4803 
  U329/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.3854 f
  U329/Y (NAND3X0_RVT)                               0.1650   1.0000            0.1785     5.5639 r
  n673 (net)                   1   1.6433 
  I_PCI_TOP/ZBUF_188_inst_29439/A (NBUFFX16_HVT)
                                            0.0000   0.1650   1.0000   0.0000   0.0000     5.5639 r
  I_PCI_TOP/ZBUF_188_inst_29439/Y (NBUFFX16_HVT)     0.1349   1.0000            0.3160     5.8799 r
  I_PCI_TOP/ZBUF_188_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0000   0.0000   0.0000     5.8799 r
  data arrival time                                                                        5.8799

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.0076     5.8036
  data required time                                                                       5.8036
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8036
  data arrival time                                                                       -5.8799
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0763

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.0763 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0188 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX1_HVT)
                                                     0.2928   1.0000            0.8299     2.0327 r
  I_RISC_CORE/n294 (net)       1   0.5561 
  I_RISC_CORE/ZBUF_2_inst_79240/A (NBUFFX2_RVT)
                                            0.0000   0.2928   1.0000   0.0000   0.0000     2.0327 r
  I_RISC_CORE/ZBUF_2_inst_79240/Y (NBUFFX2_RVT)      0.1305   1.0000            0.2827     2.3154 r
  I_RISC_CORE/ZBUF_2_18 (net)
                               1   5.2975 
  I_RISC_CORE/HFSINV_228_4632/A (INVX8_RVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     2.3154 r
  I_RISC_CORE/HFSINV_228_4632/Y (INVX8_RVT)          0.0564   1.0000            0.0596     2.3750 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9824 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (SDFFX2_HVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     2.3750 f
  data arrival time                                                                        2.3750

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.1943     2.3084
  data required time                                                                       2.3084
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3084
  data arrival time                                                                       -2.3750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0666

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0666 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0666 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     3.2864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     4.6888 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     4.6888 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     4.8890 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     4.8890 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     5.0619 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     5.0619 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0439   1.0000            0.1516     5.2135 f
  n373 (net)                   4   2.1749 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0439   1.0000   0.0000   0.0000     5.2135 f
  U252/Y (AO22X1_HVT)                                0.1990   1.0000            0.5483     5.7618 f
  n729 (net)                   1   1.7135 
  I_SDRAM_TOP/HFSBUF_23_197/A (NBUFFX16_RVT)
                                            0.0000   0.1990   1.0000   0.0000   0.0000     5.7618 f
  I_SDRAM_TOP/HFSBUF_23_197/Y (NBUFFX16_RVT)         0.0646   1.0000            0.2316     5.9934 f
  I_SDRAM_TOP/HFSNET_71 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.0646   1.0000   0.0000   0.0000     5.9934 f
  data arrival time                                                                        5.9934

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1371     5.9351
  data required time                                                                       5.9351
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9351
  data arrival time                                                                       -5.9934
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0582

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0582 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0006 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5626 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7836 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5626 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9138 f
  n401 (net)                   2   0.8723 
  U265/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9138 f
  U265/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.5931 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28744/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.5931 f
  I_SDRAM_TOP/ZBUF_23_inst_28744/Y (NBUFFX16_HVT)    0.1222   1.0000            0.3723     5.9654 f
  I_SDRAM_TOP/ZBUF_23_868 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9654 f
  data arrival time                                                                        5.9654

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1113     5.9093
  data required time                                                                       5.9093
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9093
  data arrival time                                                                       -5.9654
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0562

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0562 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0014 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5626 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7836 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5626 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9138 f
  n404 (net)                   2   0.8723 
  U268/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9138 f
  U268/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.5931 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_184/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.5931 f
  I_SDRAM_TOP/HFSBUF_23_184/Y (NBUFFX16_HVT)         0.1222   1.0000            0.3723     5.9654 f
  I_SDRAM_TOP/HFSNET_58 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9654 f
  data arrival time                                                                        5.9654

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1113     5.9093
  data required time                                                                       5.9093
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9093
  data arrival time                                                                       -5.9654
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0561

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0561 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0015 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3052 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   0.8271 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1540   1.0000   0.0000   0.0000     2.3052 f
  data arrival time                                                                        2.3052

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2513
  data required time                                                                       2.2513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2513
  data arrival time                                                                       -2.3052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0539

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0539 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0392 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     2.2888 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX2_HVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     2.2888 f
  data arrival time                                                                        2.2888

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0776     3.5788
  clock uncertainty                                                            -0.1000     3.4788
  library setup time                                          1.0000           -1.2411     2.2377
  data required time                                                                       2.2377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2377
  data arrival time                                                                       -2.2888
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0511

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0511 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0317 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1843   1.0000            1.1064     2.3091 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.8218 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.1843   1.0000   0.0000   0.0000     2.3091 f
  data arrival time                                                                        2.3091

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2434     2.2593
  data required time                                                                       2.2593
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2593
  data arrival time                                                                       -2.3091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0498

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0498 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0498 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX1_HVT)
                                                     0.1830   1.0000            1.1050     2.3078 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.7799 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFX1_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3078 f
  data arrival time                                                                        2.3078

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1109     3.6027
  clock uncertainty                                                            -0.1000     3.5027
  library setup time                                          1.0000           -1.2427     2.2600
  data required time                                                                       2.2600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2600
  data arrival time                                                                       -2.3078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0477 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0477 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.3969 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.3969 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5184 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5184 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0426 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0426 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.3790 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.3790 r
  data arrival time                                                                        3.3790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.3790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2049 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2049 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.3969 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.3969 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5184 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5184 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0426 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0426 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.3790 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.3790 r
  data arrival time                                                                        3.3790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.3790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4329 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4329 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7851 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7851 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3867 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3867 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4954 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_33102/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4954 r
  I_RISC_CORE/ZINV_6_inst_33102/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5130 f
  I_RISC_CORE/ZINV_6_2770 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5130 f
  data arrival time                                                                        3.5130

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.1478     3.4737
  data required time                                                                       3.4737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4737
  data arrival time                                                                       -3.5130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0393

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0393 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0280 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4045 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4045 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0361 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0361 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3725 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3725 r
  data arrival time                                                                        3.3725

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.3725
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4045 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4045 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0361 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0361 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3725 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3725 r
  data arrival time                                                                        3.3725

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.3725
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4045 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4045 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0361 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0361 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3725 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3725 r
  data arrival time                                                                        3.3725

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0091     3.3350
  data required time                                                                       3.3350
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3350
  data arrival time                                                                       -3.3725
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0776     3.5694
  clock uncertainty                                                            -0.1000     3.4694
  library setup time                                          1.0000           -1.2267     2.2427
  data required time                                                                       2.2427
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2427
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0324 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0135 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2309 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2309 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2565 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2565 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3421 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3421 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8154 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8154 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9966 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9966 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3768 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3768 r
  data arrival time                                                                        3.3768

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0148     3.3490
  data required time                                                                       3.3490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3490
  data arrival time                                                                       -3.3768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2309 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2309 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2565 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2565 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3421 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3421 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8154 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8154 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9966 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9966 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3768 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3768 r
  data arrival time                                                                        3.3768

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0148     3.3490
  data required time                                                                       3.3490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3490
  data arrival time                                                                       -3.3768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2309 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2309 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2565 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2565 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3421 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3421 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8154 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8154 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9966 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9966 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3768 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3768 r
  data arrival time                                                                        3.3768

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0859     3.4342
  clock uncertainty                                                            -0.1000     3.3342
  library setup time                                          1.0000            0.0148     3.3490
  data required time                                                                       3.3490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3490
  data arrival time                                                                       -3.3768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/Q (SDFFX1_HVT)
                                                     0.1675   1.0000            1.1062     2.3201 f
  I_RISC_CORE/Op_Result[8] (net)
                               3   1.2648 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000     2.3201 f
  data arrival time                                                                        2.3201

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.2191     2.2948
  data required time                                                                       2.2948
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2948
  data arrival time                                                                       -2.3201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0253

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0253 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0253 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2250     2.2511
  data required time                                                                       2.2511
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2511
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2751 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2751 f
  data arrival time                                                                        2.2751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2249     2.2512
  data required time                                                                       2.2512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2512
  data arrival time                                                                       -2.2751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.2748 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2748 f
  data arrival time                                                                        2.2748

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2748
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0235 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0087 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2248     2.2514
  data required time                                                                       2.2514
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2514
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2746 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2746 f
  data arrival time                                                                        2.2746

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2247     2.2515
  data required time                                                                       2.2515
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2515
  data arrival time                                                                       -2.2746
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/n2 (net)         2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2739 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2739 f
  data arrival time                                                                        2.2739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2244     2.2518
  data required time                                                                       2.2518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2518
  data arrival time                                                                       -2.2739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2737 f
  I_RISC_CORE/Return_Addr[4] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2737 f
  data arrival time                                                                        2.2737

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2243     2.2519
  data required time                                                                       2.2519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2519
  data arrival time                                                                       -2.2737
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0218

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0218 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0070 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1528   1.0000            1.0741     2.2735 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7918 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0000     2.2735 f
  data arrival time                                                                        2.2735

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2242     2.2520
  data required time                                                                       2.2520
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2520
  data arrival time                                                                       -2.2735
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0215

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0215 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0067 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2720 f
  data arrival time                                                                        2.2720

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0859     3.5762
  clock uncertainty                                                            -0.1000     3.4762
  library setup time                                          1.0000           -1.2236     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     3.2108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     3.2960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2960 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3726 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3726 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4466 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4466 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5290 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5290 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7497 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7497 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5624 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.7793 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2389   1.0000   0.0000   0.0000     4.5624 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1426   1.0000            0.4035     4.9659 f
  n395 (net)                   2   0.8543 
  U259/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9659 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5896 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_188/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5896 f
  I_SDRAM_TOP/HFSBUF_23_188/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9169 f
  I_SDRAM_TOP/HFSNET_62 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9169 f
  data arrival time                                                                        5.9169

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -5.9169
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0077 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0499 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8864 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000  -0.0000     0.8864 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0970 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2027 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4045 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U216/A2 (AO22X1_HVT)          0.0000   0.2130   1.0000   0.0000   0.0000     2.4045 r
  I_RISC_CORE/U216/Y (AO22X1_HVT)                    0.1947   1.0000            0.6263     3.0308 r
  I_RISC_CORE/RegPort_C_9 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_23_inst_31930/A (NBUFFX2_HVT)
                                            0.0000   0.1947   1.0000   0.0000   0.0000     3.0308 r
  I_RISC_CORE/ZBUF_23_inst_31930/Y (NBUFFX2_HVT)     0.1179   1.0000            0.3134     3.3442 r
  I_RISC_CORE/ZBUF_23_2149 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1179   1.0000   0.0000   0.0000     3.3442 r
  data arrival time                                                                        3.3442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0776     3.4259
  clock uncertainty                                                            -0.1000     3.3259
  library setup time                                          1.0000            0.0149     3.3408
  data required time                                                                       3.3408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3408
  data arrival time                                                                       -3.3442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0035 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0079 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3052 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   0.8271 
  I_RISC_CORE/R_33/SI (SDFFX1_HVT)          0.0000   0.1540   1.0000   0.0000   0.0000     2.3052 f
  data arrival time                                                                        2.3052

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.2120     2.3019
  data required time                                                                       2.3019
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3019
  data arrival time                                                                       -2.3052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0033

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0033 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2139 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2139 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3052 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.1540   1.0000   0.0000   0.0000     2.3052 f
  data arrival time                                                                        2.3052

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1127     3.6139
  clock uncertainty                                                            -0.1000     3.5139
  library setup time                                          1.0000           -1.2120     2.3019
  data required time                                                                       2.3019
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3019
  data arrival time                                                                       -2.3052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0033

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0033 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1091     3.5993
  clock uncertainty                                                            -0.1000     3.4993
  library setup time                                          1.0000           -1.2250     2.2743
  data required time                                                                       2.2743
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2743
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0010 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0010 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0598   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0598   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0913     0.8108 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8108 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0852     0.8960 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000  -0.0000     0.8960 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1013 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.1993 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2747 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2747 f
  data arrival time                                                                        2.2747

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1091     3.5993
  clock uncertainty                                                            -0.1000     3.4993
  library setup time                                          1.0000           -1.2248     2.2746
  data required time                                                                       2.2746
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2746
  data arrival time                                                                       -2.2747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0001

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0001 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0001 



1
