
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.08 source latency main_reg[9]$_SDFFE_PN0P_/CK ^
  -0.09 target latency shadow_reg[9]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: main_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.67    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     8   13.40    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.09 ^ main_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.18    0.01    0.09    0.18 ^ main_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         main_reg[7] (net)
                  0.01    0.00    0.18 ^ _418_/B (MUX2_X1)
     1    1.12    0.01    0.03    0.21 ^ _418_/Z (MUX2_X1)
                                         _174_ (net)
                  0.01    0.00    0.21 ^ _419_/A2 (AND2_X1)
     1    1.29    0.01    0.03    0.24 ^ _419_/ZN (AND2_X1)
                                         _061_ (net)
                  0.01    0.00    0.24 ^ shadow_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.67    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     8   13.40    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.09 ^ shadow_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.01    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.81    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (CLKBUF_X3)
     5   19.18    0.02    0.04    0.24 ^ _426_/Z (CLKBUF_X3)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _438_/A (BUF_X4)
    10   29.30    0.02    0.04    0.28 ^ _438_/Z (BUF_X4)
                                         _181_ (net)
                  0.02    0.00    0.28 ^ _444_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.34 v _444_/Z (MUX2_X1)
                                         net80 (net)
                  0.01    0.00    0.34 v output80/A (BUF_X1)
     1    0.34    0.00    0.02    0.36 v output80/Z (BUF_X1)
                                         main_data_out[23] (net)
                  0.00    0.00    0.36 v main_data_out[23] (out)
                                  0.36   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: use_shadow_out (input port clocked by core_clock)
Endpoint: main_data_out[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.81    0.00    0.00    0.20 ^ use_shadow_out (in)
                                         use_shadow_out (net)
                  0.00    0.00    0.20 ^ _426_/A (CLKBUF_X3)
     5   19.18    0.02    0.04    0.24 ^ _426_/Z (CLKBUF_X3)
                                         _179_ (net)
                  0.02    0.00    0.24 ^ _438_/A (BUF_X4)
    10   29.30    0.02    0.04    0.28 ^ _438_/Z (BUF_X4)
                                         _181_ (net)
                  0.02    0.00    0.28 ^ _444_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.34 v _444_/Z (MUX2_X1)
                                         net80 (net)
                  0.01    0.00    0.34 v output80/A (BUF_X1)
     1    0.34    0.00    0.02    0.36 v output80/Z (BUF_X1)
                                         main_data_out[23] (net)
                  0.00    0.00    0.36 v main_data_out[23] (out)
                                  0.36   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.17555022239685059

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8842

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
55.60346221923828

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9156

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shadow_reg[15]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ shadow_reg[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.17 v shadow_reg[15]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.23 v _342_/Z (MUX2_X1)
   0.06    0.29 v _343_/Z (MUX2_X1)
   0.03    0.32 v _344_/ZN (AND2_X1)
   0.00    0.32 v shadow_reg[15]$_SDFFE_PN0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    1.09 ^ shadow_reg[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.09   clock reconvergence pessimism
  -0.03    1.05   library setup time
           1.05   data required time
---------------------------------------------------------
           1.05   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ main_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.18 ^ main_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.21 ^ _418_/Z (MUX2_X1)
   0.03    0.24 ^ _419_/ZN (AND2_X1)
   0.00    0.24 ^ shadow_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ shadow_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0834

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0854

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.3616

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4384

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
121.238938

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.07e-04   1.58e-05   4.99e-06   4.28e-04  48.0%
Combinational          1.28e-04   5.87e-05   1.04e-05   1.98e-04  22.2%
Clock                  1.11e-04   1.54e-04   4.01e-07   2.66e-04  29.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.46e-04   2.29e-04   1.58e-05   8.91e-04 100.0%
                          72.6%      25.7%       1.8%
