

================================================================
== Vivado HLS Report for 'computeS3'
================================================================
* Date:           Wed Apr 26 23:43:21 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |    min   |    max   |    min   |    max   |   Type   |
    +----------+----------+----------+----------+----------+
    |  84160175|  84160175|  16777477|  16777477| dataflow |
    +----------+----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 86, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inStr_V_V = alloca i8, align 1" [S3/Compute.cpp:33]   --->   Operation 87 'alloca' 'inStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%in_1_V_V = alloca i8, align 1" [S3/Compute.cpp:35]   --->   Operation 88 'alloca' 'in_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%in_2_V_V = alloca i8, align 1" [S3/Compute.cpp:37]   --->   Operation 89 'alloca' 'in_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%in_3_V_V = alloca i8, align 1" [S3/Compute.cpp:39]   --->   Operation 90 'alloca' 'in_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cnv_48_V_V = alloca i8, align 1" [S3/Compute.cpp:41]   --->   Operation 91 'alloca' 'cnv_48_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%cnv_49_V_V = alloca i8, align 1" [S3/Compute.cpp:43]   --->   Operation 92 'alloca' 'cnv_49_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%cnv_50_V_V = alloca i8, align 1" [S3/Compute.cpp:45]   --->   Operation 93 'alloca' 'cnv_50_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%cnv_51PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:47]   --->   Operation 94 'alloca' 'cnv_51PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%cnv_52PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:49]   --->   Operation 95 'alloca' 'cnv_52PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%cnv_53_V_V = alloca i8, align 1" [S3/Compute.cpp:51]   --->   Operation 96 'alloca' 'cnv_53_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%cnv_54_V_V = alloca i8, align 1" [S3/Compute.cpp:53]   --->   Operation 97 'alloca' 'cnv_54_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%cnv_55PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:55]   --->   Operation 98 'alloca' 'cnv_55PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%cnv_56PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:57]   --->   Operation 99 'alloca' 'cnv_56PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%cnv_57_V_V = alloca i8, align 1" [S3/Compute.cpp:59]   --->   Operation 100 'alloca' 'cnv_57_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%cnv_58_V_V = alloca i8, align 1" [S3/Compute.cpp:61]   --->   Operation 101 'alloca' 'cnv_58_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%cnv_59PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:63]   --->   Operation 102 'alloca' 'cnv_59PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%cnv_60PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:65]   --->   Operation 103 'alloca' 'cnv_60PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%cnv_61_V_V = alloca i8, align 1" [S3/Compute.cpp:67]   --->   Operation 104 'alloca' 'cnv_61_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%cnv_62_V_V = alloca i8, align 1" [S3/Compute.cpp:69]   --->   Operation 105 'alloca' 'cnv_62_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%cnv_63PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:71]   --->   Operation 106 'alloca' 'cnv_63PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%cnv_64PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:73]   --->   Operation 107 'alloca' 'cnv_64PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%cnv_65_V_V = alloca i8, align 1" [S3/Compute.cpp:75]   --->   Operation 108 'alloca' 'cnv_65_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%cnv_66_V_V = alloca i8, align 1" [S3/Compute.cpp:77]   --->   Operation 109 'alloca' 'cnv_66_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%cnv_67PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:79]   --->   Operation 110 'alloca' 'cnv_67PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%cnv_68PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:81]   --->   Operation 111 'alloca' 'cnv_68PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%cnv_69_V_V = alloca i8, align 1" [S3/Compute.cpp:83]   --->   Operation 112 'alloca' 'cnv_69_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%cnv_70_V_V = alloca i8, align 1" [S3/Compute.cpp:85]   --->   Operation 113 'alloca' 'cnv_70_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%cnv_71_V_V = alloca i8, align 1" [S3/Compute.cpp:87]   --->   Operation 114 'alloca' 'cnv_71_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%cnv_72PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:89]   --->   Operation 115 'alloca' 'cnv_72PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%cnv_73PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:91]   --->   Operation 116 'alloca' 'cnv_73PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%cnv_74_V_V = alloca i8, align 1" [S3/Compute.cpp:93]   --->   Operation 117 'alloca' 'cnv_74_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%cnv_75_V_V = alloca i8, align 1" [S3/Compute.cpp:95]   --->   Operation 118 'alloca' 'cnv_75_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%cnv_76PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:97]   --->   Operation 119 'alloca' 'cnv_76PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%cnv_77PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:99]   --->   Operation 120 'alloca' 'cnv_77PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%cnv_78_V_V = alloca i8, align 1" [S3/Compute.cpp:101]   --->   Operation 121 'alloca' 'cnv_78_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%cnv_79_V_V = alloca i8, align 1" [S3/Compute.cpp:103]   --->   Operation 122 'alloca' 'cnv_79_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%cnv_80PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:105]   --->   Operation 123 'alloca' 'cnv_80PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%cnv_81PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:107]   --->   Operation 124 'alloca' 'cnv_81PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%cnv_82_V_V = alloca i8, align 1" [S3/Compute.cpp:109]   --->   Operation 125 'alloca' 'cnv_82_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%cnv_83_V_V = alloca i8, align 1" [S3/Compute.cpp:111]   --->   Operation 126 'alloca' 'cnv_83_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%cnv_84PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:113]   --->   Operation 127 'alloca' 'cnv_84PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%cnv_85PRL_V_V = alloca i32, align 4" [S3/Compute.cpp:115]   --->   Operation 128 'alloca' 'cnv_85PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%cnv_86_V_V = alloca i8, align 1" [S3/Compute.cpp:117]   --->   Operation 129 'alloca' 'cnv_86_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%outStr_V_V = alloca i8, align 1" [S3/Compute.cpp:119]   --->   Operation 130 'alloca' 'outStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.3(i64* %inputGrp_V_V, i8* %inStr_V_V)" [S3/Compute.cpp:122]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 132 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.2(i64* %input1_V_V, i8* %cnv_48_V_V)" [S3/Compute.cpp:123]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.3(i64* %inputGrp_V_V, i8* %inStr_V_V)" [S3/Compute.cpp:122]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.2(i64* %input1_V_V, i8* %cnv_48_V_V)" [S3/Compute.cpp:123]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (0.00ns)   --->   "call fastcc void @CloneStream(i8* %inStr_V_V, i8* %in_1_V_V, i8* %in_2_V_V, i8* %in_3_V_V)" [S3/Compute.cpp:124]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @CloneStream(i8* %inStr_V_V, i8* %in_1_V_V, i8* %in_2_V_V, i8* %in_3_V_V)" [S3/Compute.cpp:124]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @grouperPE.1(i8* %in_1_V_V, i8* %cnv_48_V_V, i8* %cnv_49_V_V)" [S3/Compute.cpp:129]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i8* %in_3_V_V, i64* %outputGrp_V_V)" [S3/Compute.cpp:179]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @grouperPE.1(i8* %in_1_V_V, i8* %cnv_48_V_V, i8* %cnv_49_V_V)" [S3/Compute.cpp:129]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i8* %in_3_V_V, i64* %outputGrp_V_V)" [S3/Compute.cpp:179]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new396(i8* %cnv_49_V_V, i8* %cnv_50_V_V)" [S3/Compute.cpp:130]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new396(i8* %cnv_49_V_V, i8* %cnv_50_V_V)" [S3/Compute.cpp:130]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 143 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new397(i8* %cnv_50_V_V, i32* %cnv_51PRL_V_V)" [S3/Compute.cpp:131]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 144 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new397(i8* %cnv_50_V_V, i32* %cnv_51PRL_V_V)" [S3/Compute.cpp:131]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 145 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D398(i32* %cnv_51PRL_V_V, i32* %cnv_52PRL_V_V)" [S3/Compute.cpp:132]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D398(i32* %cnv_51PRL_V_V, i32* %cnv_52PRL_V_V)" [S3/Compute.cpp:132]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i32* %cnv_52PRL_V_V, i8* %cnv_53_V_V)" [S3/Compute.cpp:133]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 148 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i32* %cnv_52PRL_V_V, i8* %cnv_53_V_V)" [S3/Compute.cpp:133]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 149 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new400(i8* %cnv_53_V_V, i8* %cnv_54_V_V)" [S3/Compute.cpp:135]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 150 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new400(i8* %cnv_53_V_V, i8* %cnv_54_V_V)" [S3/Compute.cpp:135]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 151 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new401(i8* %cnv_54_V_V, i32* %cnv_55PRL_V_V)" [S3/Compute.cpp:136]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 152 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new401(i8* %cnv_54_V_V, i32* %cnv_55PRL_V_V)" [S3/Compute.cpp:136]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 153 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D402(i32* %cnv_55PRL_V_V, i32* %cnv_56PRL_V_V)" [S3/Compute.cpp:137]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D402(i32* %cnv_55PRL_V_V, i32* %cnv_56PRL_V_V)" [S3/Compute.cpp:137]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i32* %cnv_56PRL_V_V, i8* %cnv_57_V_V)" [S3/Compute.cpp:138]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 156 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i32* %cnv_56PRL_V_V, i8* %cnv_57_V_V)" [S3/Compute.cpp:138]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 157 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new404(i8* %cnv_57_V_V, i8* %cnv_58_V_V)" [S3/Compute.cpp:140]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 158 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new404(i8* %cnv_57_V_V, i8* %cnv_58_V_V)" [S3/Compute.cpp:140]   --->   Operation 158 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 159 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new405(i8* %cnv_58_V_V, i32* %cnv_59PRL_V_V)" [S3/Compute.cpp:141]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new405(i8* %cnv_58_V_V, i32* %cnv_59PRL_V_V)" [S3/Compute.cpp:141]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 161 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D406(i32* %cnv_59PRL_V_V, i32* %cnv_60PRL_V_V)" [S3/Compute.cpp:142]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 162 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D406(i32* %cnv_59PRL_V_V, i32* %cnv_60PRL_V_V)" [S3/Compute.cpp:142]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 163 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_60PRL_V_V, i8* %cnv_61_V_V)" [S3/Compute.cpp:143]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_60PRL_V_V, i8* %cnv_61_V_V)" [S3/Compute.cpp:143]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 165 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new408(i8* %cnv_61_V_V, i8* %cnv_62_V_V)" [S3/Compute.cpp:145]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new408(i8* %cnv_61_V_V, i8* %cnv_62_V_V)" [S3/Compute.cpp:145]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 167 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new409(i8* %cnv_62_V_V, i32* %cnv_63PRL_V_V)" [S3/Compute.cpp:146]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new409(i8* %cnv_62_V_V, i32* %cnv_63PRL_V_V)" [S3/Compute.cpp:146]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 169 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D410(i32* %cnv_63PRL_V_V, i32* %cnv_64PRL_V_V)" [S3/Compute.cpp:147]   --->   Operation 169 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 170 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D410(i32* %cnv_63PRL_V_V, i32* %cnv_64PRL_V_V)" [S3/Compute.cpp:147]   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 171 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_64PRL_V_V, i8* %cnv_65_V_V)" [S3/Compute.cpp:148]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_64PRL_V_V, i8* %cnv_65_V_V)" [S3/Compute.cpp:148]   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 173 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_65_V_V, i8* %cnv_66_V_V)" [S3/Compute.cpp:150]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_65_V_V, i8* %cnv_66_V_V)" [S3/Compute.cpp:150]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 175 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_66_V_V, i32* %cnv_67PRL_V_V)" [S3/Compute.cpp:151]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_66_V_V, i32* %cnv_67PRL_V_V)" [S3/Compute.cpp:151]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 177 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D.1(i32* %cnv_67PRL_V_V, i32* %cnv_68PRL_V_V)" [S3/Compute.cpp:152]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 178 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D.1(i32* %cnv_67PRL_V_V, i32* %cnv_68PRL_V_V)" [S3/Compute.cpp:152]   --->   Operation 178 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 179 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i32* %cnv_68PRL_V_V, i8* %cnv_69_V_V)" [S3/Compute.cpp:153]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 180 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i32* %cnv_68PRL_V_V, i8* %cnv_69_V_V)" [S3/Compute.cpp:153]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 181 [2/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Pre(i8* %cnv_69_V_V, i8* %cnv_70_V_V)" [S3/Compute.cpp:155]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Pre(i8* %cnv_69_V_V, i8* %cnv_70_V_V)" [S3/Compute.cpp:155]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 183 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new412(i8* %cnv_70_V_V, i8* %cnv_71_V_V)" [S3/Compute.cpp:157]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 184 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new412(i8* %cnv_70_V_V, i8* %cnv_71_V_V)" [S3/Compute.cpp:157]   --->   Operation 184 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 185 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new413(i8* %cnv_71_V_V, i32* %cnv_72PRL_V_V)" [S3/Compute.cpp:158]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new413(i8* %cnv_71_V_V, i32* %cnv_72PRL_V_V)" [S3/Compute.cpp:158]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 187 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D414(i32* %cnv_72PRL_V_V, i32* %cnv_73PRL_V_V)" [S3/Compute.cpp:159]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 188 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D414(i32* %cnv_72PRL_V_V, i32* %cnv_73PRL_V_V)" [S3/Compute.cpp:159]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 189 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.7(i32* %cnv_73PRL_V_V, i8* %cnv_74_V_V)" [S3/Compute.cpp:160]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.7(i32* %cnv_73PRL_V_V, i8* %cnv_74_V_V)" [S3/Compute.cpp:160]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 191 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new416(i8* %cnv_74_V_V, i8* %cnv_75_V_V)" [S3/Compute.cpp:162]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 192 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new416(i8* %cnv_74_V_V, i8* %cnv_75_V_V)" [S3/Compute.cpp:162]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 193 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new417(i8* %cnv_75_V_V, i32* %cnv_76PRL_V_V)" [S3/Compute.cpp:163]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new417(i8* %cnv_75_V_V, i32* %cnv_76PRL_V_V)" [S3/Compute.cpp:163]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 195 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D418(i32* %cnv_76PRL_V_V, i32* %cnv_77PRL_V_V)" [S3/Compute.cpp:164]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 196 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D418(i32* %cnv_76PRL_V_V, i32* %cnv_77PRL_V_V)" [S3/Compute.cpp:164]   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 197 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.6(i32* %cnv_77PRL_V_V, i8* %cnv_78_V_V)" [S3/Compute.cpp:165]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.6(i32* %cnv_77PRL_V_V, i8* %cnv_78_V_V)" [S3/Compute.cpp:165]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 199 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new420(i8* %cnv_78_V_V, i8* %cnv_79_V_V)" [S3/Compute.cpp:167]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 200 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new420(i8* %cnv_78_V_V, i8* %cnv_79_V_V)" [S3/Compute.cpp:167]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 201 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new421(i8* %cnv_79_V_V, i32* %cnv_80PRL_V_V)" [S3/Compute.cpp:168]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new421(i8* %cnv_79_V_V, i32* %cnv_80PRL_V_V)" [S3/Compute.cpp:168]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 203 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D422(i32* %cnv_80PRL_V_V, i32* %cnv_81PRL_V_V)" [S3/Compute.cpp:169]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 204 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D422(i32* %cnv_80PRL_V_V, i32* %cnv_81PRL_V_V)" [S3/Compute.cpp:169]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 205 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i32* %cnv_81PRL_V_V, i8* %cnv_82_V_V)" [S3/Compute.cpp:170]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i32* %cnv_81PRL_V_V, i8* %cnv_82_V_V)" [S3/Compute.cpp:170]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 207 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_82_V_V, i8* %cnv_83_V_V)" [S3/Compute.cpp:172]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_82_V_V, i8* %cnv_83_V_V)" [S3/Compute.cpp:172]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 209 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_83_V_V, i32* %cnv_84PRL_V_V)" [S3/Compute.cpp:173]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_83_V_V, i32* %cnv_84PRL_V_V)" [S3/Compute.cpp:173]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 211 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_84PRL_V_V, i32* %cnv_85PRL_V_V)" [S3/Compute.cpp:174]   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_84PRL_V_V, i32* %cnv_85PRL_V_V)" [S3/Compute.cpp:174]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 213 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.8(i32* %cnv_85PRL_V_V, i8* %cnv_86_V_V)" [S3/Compute.cpp:175]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 0.00>
ST_81 : Operation 214 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.8(i32* %cnv_85PRL_V_V, i8* %cnv_86_V_V)" [S3/Compute.cpp:175]   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 0.00>
ST_82 : Operation 215 [2/2] (0.00ns)   --->   "call fastcc void @grouperPE(i8* %in_2_V_V, i8* %cnv_86_V_V, i8* %outStr_V_V)" [S3/Compute.cpp:177]   --->   Operation 215 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 0.00>
ST_83 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @grouperPE(i8* %in_2_V_V, i8* %cnv_86_V_V, i8* %outStr_V_V)" [S3/Compute.cpp:177]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s3_out_V_V)" [S3/Compute.cpp:180]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s3_out_V_V)" [S3/Compute.cpp:180]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind" [S3/Compute.cpp:126]   --->   Operation 219 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input1_V_V), !map !1026"   --->   Operation 220 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inputGrp_V_V), !map !1032"   --->   Operation 221 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outputGrp_V_V), !map !1036"   --->   Operation 222 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %s3_out_V_V), !map !1040"   --->   Operation 223 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @computeS3_str) nounwind"   --->   Operation 224 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 225 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @inStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str447, [1 x i8]* @p_str447, i32 2, i32 2, i8* %inStr_V_V, i8* %inStr_V_V)"   --->   Operation 225 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str448, i32 0, i32 0, [1 x i8]* @p_str449, [1 x i8]* @p_str450, [1 x i8]* @p_str451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str452, [1 x i8]* @p_str453)"   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 227 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str454, [1 x i8]* @p_str454, i32 2, i32 2, i8* %in_1_V_V, i8* %in_1_V_V)"   --->   Operation 227 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str455, i32 0, i32 0, [1 x i8]* @p_str456, [1 x i8]* @p_str457, [1 x i8]* @p_str458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str459, [1 x i8]* @p_str460)"   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 229 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str461, [1 x i8]* @p_str461, i32 2, i32 2, i8* %in_2_V_V, i8* %in_2_V_V)"   --->   Operation 229 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str462, i32 0, i32 0, [1 x i8]* @p_str463, [1 x i8]* @p_str464, [1 x i8]* @p_str465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str466, [1 x i8]* @p_str467)"   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 231 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str468, [1 x i8]* @p_str468, i32 2, i32 2, i8* %in_3_V_V, i8* %in_3_V_V)"   --->   Operation 231 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str469, i32 0, i32 0, [1 x i8]* @p_str470, [1 x i8]* @p_str471, [1 x i8]* @p_str472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str473, [1 x i8]* @p_str474)"   --->   Operation 232 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 233 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_48_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str475, [1 x i8]* @p_str475, i32 2, i32 2, i8* %cnv_48_V_V, i8* %cnv_48_V_V)"   --->   Operation 233 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str476, i32 0, i32 0, [1 x i8]* @p_str477, [1 x i8]* @p_str478, [1 x i8]* @p_str479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str480, [1 x i8]* @p_str481)"   --->   Operation 234 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 235 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_49_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str482, [1 x i8]* @p_str482, i32 2, i32 2, i8* %cnv_49_V_V, i8* %cnv_49_V_V)"   --->   Operation 235 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str483, i32 0, i32 0, [1 x i8]* @p_str484, [1 x i8]* @p_str485, [1 x i8]* @p_str486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str487, [1 x i8]* @p_str488)"   --->   Operation 236 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 237 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_50_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str489, [1 x i8]* @p_str489, i32 2, i32 2, i8* %cnv_50_V_V, i8* %cnv_50_V_V)"   --->   Operation 237 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str490, i32 0, i32 0, [1 x i8]* @p_str491, [1 x i8]* @p_str492, [1 x i8]* @p_str493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str494, [1 x i8]* @p_str495)"   --->   Operation 238 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 239 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_51PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str496, [1 x i8]* @p_str496, i32 2, i32 2, i32* %cnv_51PRL_V_V, i32* %cnv_51PRL_V_V)"   --->   Operation 239 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_51PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str497, i32 0, i32 0, [1 x i8]* @p_str498, [1 x i8]* @p_str499, [1 x i8]* @p_str500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str501, [1 x i8]* @p_str502)"   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 241 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_52PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str503, [1 x i8]* @p_str503, i32 2, i32 2, i32* %cnv_52PRL_V_V, i32* %cnv_52PRL_V_V)"   --->   Operation 241 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_52PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str504, i32 0, i32 0, [1 x i8]* @p_str505, [1 x i8]* @p_str506, [1 x i8]* @p_str507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str508, [1 x i8]* @p_str509)"   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 243 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_53_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str510, [1 x i8]* @p_str510, i32 2, i32 2, i8* %cnv_53_V_V, i8* %cnv_53_V_V)"   --->   Operation 243 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str511, i32 0, i32 0, [1 x i8]* @p_str512, [1 x i8]* @p_str513, [1 x i8]* @p_str514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str515, [1 x i8]* @p_str516)"   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 245 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_54_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str517, [1 x i8]* @p_str517, i32 2, i32 2, i8* %cnv_54_V_V, i8* %cnv_54_V_V)"   --->   Operation 245 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str518, i32 0, i32 0, [1 x i8]* @p_str519, [1 x i8]* @p_str520, [1 x i8]* @p_str521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str522, [1 x i8]* @p_str523)"   --->   Operation 246 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 247 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_55PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str524, [1 x i8]* @p_str524, i32 2, i32 2, i32* %cnv_55PRL_V_V, i32* %cnv_55PRL_V_V)"   --->   Operation 247 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_55PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str525, i32 0, i32 0, [1 x i8]* @p_str526, [1 x i8]* @p_str527, [1 x i8]* @p_str528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str529, [1 x i8]* @p_str530)"   --->   Operation 248 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 249 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_56PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str531, [1 x i8]* @p_str531, i32 2, i32 2, i32* %cnv_56PRL_V_V, i32* %cnv_56PRL_V_V)"   --->   Operation 249 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_56PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str532, i32 0, i32 0, [1 x i8]* @p_str533, [1 x i8]* @p_str534, [1 x i8]* @p_str535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str536, [1 x i8]* @p_str537)"   --->   Operation 250 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 251 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_57_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str538, [1 x i8]* @p_str538, i32 2, i32 2, i8* %cnv_57_V_V, i8* %cnv_57_V_V)"   --->   Operation 251 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str539, i32 0, i32 0, [1 x i8]* @p_str540, [1 x i8]* @p_str541, [1 x i8]* @p_str542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str543, [1 x i8]* @p_str544)"   --->   Operation 252 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 253 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_58_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str545, [1 x i8]* @p_str545, i32 2, i32 2, i8* %cnv_58_V_V, i8* %cnv_58_V_V)"   --->   Operation 253 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str546, i32 0, i32 0, [1 x i8]* @p_str547, [1 x i8]* @p_str548, [1 x i8]* @p_str549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str550, [1 x i8]* @p_str551)"   --->   Operation 254 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 255 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_59PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str552, [1 x i8]* @p_str552, i32 2, i32 2, i32* %cnv_59PRL_V_V, i32* %cnv_59PRL_V_V)"   --->   Operation 255 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_59PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str553, i32 0, i32 0, [1 x i8]* @p_str554, [1 x i8]* @p_str555, [1 x i8]* @p_str556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str557, [1 x i8]* @p_str558)"   --->   Operation 256 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 257 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_60PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str559, [1 x i8]* @p_str559, i32 2, i32 2, i32* %cnv_60PRL_V_V, i32* %cnv_60PRL_V_V)"   --->   Operation 257 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_60PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str560, i32 0, i32 0, [1 x i8]* @p_str561, [1 x i8]* @p_str562, [1 x i8]* @p_str563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str564, [1 x i8]* @p_str565)"   --->   Operation 258 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 259 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_61_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str566, [1 x i8]* @p_str566, i32 2, i32 2, i8* %cnv_61_V_V, i8* %cnv_61_V_V)"   --->   Operation 259 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str567, i32 0, i32 0, [1 x i8]* @p_str568, [1 x i8]* @p_str569, [1 x i8]* @p_str570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str571, [1 x i8]* @p_str572)"   --->   Operation 260 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 261 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_62_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str573, [1 x i8]* @p_str573, i32 2, i32 2, i8* %cnv_62_V_V, i8* %cnv_62_V_V)"   --->   Operation 261 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str574, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str576, [1 x i8]* @p_str577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str578, [1 x i8]* @p_str579)"   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 263 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_63PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str580, [1 x i8]* @p_str580, i32 2, i32 2, i32* %cnv_63PRL_V_V, i32* %cnv_63PRL_V_V)"   --->   Operation 263 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_63PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str581, i32 0, i32 0, [1 x i8]* @p_str582, [1 x i8]* @p_str583, [1 x i8]* @p_str584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str585, [1 x i8]* @p_str586)"   --->   Operation 264 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 265 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_64PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str587, [1 x i8]* @p_str587, i32 2, i32 2, i32* %cnv_64PRL_V_V, i32* %cnv_64PRL_V_V)"   --->   Operation 265 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_64PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str588, i32 0, i32 0, [1 x i8]* @p_str589, [1 x i8]* @p_str590, [1 x i8]* @p_str591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str592, [1 x i8]* @p_str593)"   --->   Operation 266 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 267 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_65_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 2, i32 2, i8* %cnv_65_V_V, i8* %cnv_65_V_V)"   --->   Operation 267 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str595, i32 0, i32 0, [1 x i8]* @p_str596, [1 x i8]* @p_str597, [1 x i8]* @p_str598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str599, [1 x i8]* @p_str600)"   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 269 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_66_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str601, [1 x i8]* @p_str601, i32 2, i32 2, i8* %cnv_66_V_V, i8* %cnv_66_V_V)"   --->   Operation 269 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str602, i32 0, i32 0, [1 x i8]* @p_str603, [1 x i8]* @p_str604, [1 x i8]* @p_str605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str606, [1 x i8]* @p_str607)"   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 271 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_67PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str608, [1 x i8]* @p_str608, i32 2, i32 2, i32* %cnv_67PRL_V_V, i32* %cnv_67PRL_V_V)"   --->   Operation 271 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_67PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str609, i32 0, i32 0, [1 x i8]* @p_str610, [1 x i8]* @p_str611, [1 x i8]* @p_str612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str613, [1 x i8]* @p_str614)"   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 273 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_68PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str615, [1 x i8]* @p_str615, i32 2, i32 2, i32* %cnv_68PRL_V_V, i32* %cnv_68PRL_V_V)"   --->   Operation 273 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_68PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str616, i32 0, i32 0, [1 x i8]* @p_str617, [1 x i8]* @p_str618, [1 x i8]* @p_str619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str620, [1 x i8]* @p_str621)"   --->   Operation 274 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 275 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_69_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str622, [1 x i8]* @p_str622, i32 2, i32 2, i8* %cnv_69_V_V, i8* %cnv_69_V_V)"   --->   Operation 275 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str623, i32 0, i32 0, [1 x i8]* @p_str624, [1 x i8]* @p_str625, [1 x i8]* @p_str626, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str627, [1 x i8]* @p_str628)"   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 277 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_70_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str629, [1 x i8]* @p_str629, i32 2, i32 2, i8* %cnv_70_V_V, i8* %cnv_70_V_V)"   --->   Operation 277 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str630, i32 0, i32 0, [1 x i8]* @p_str631, [1 x i8]* @p_str632, [1 x i8]* @p_str633, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str634, [1 x i8]* @p_str635)"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 279 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_71_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str636, [1 x i8]* @p_str636, i32 2, i32 2, i8* %cnv_71_V_V, i8* %cnv_71_V_V)"   --->   Operation 279 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str637, i32 0, i32 0, [1 x i8]* @p_str638, [1 x i8]* @p_str639, [1 x i8]* @p_str640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str641, [1 x i8]* @p_str642)"   --->   Operation 280 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 281 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_72PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str643, [1 x i8]* @p_str643, i32 2, i32 2, i32* %cnv_72PRL_V_V, i32* %cnv_72PRL_V_V)"   --->   Operation 281 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_72PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str644, i32 0, i32 0, [1 x i8]* @p_str645, [1 x i8]* @p_str646, [1 x i8]* @p_str647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str648, [1 x i8]* @p_str649)"   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 283 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_73PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str650, [1 x i8]* @p_str650, i32 2, i32 2, i32* %cnv_73PRL_V_V, i32* %cnv_73PRL_V_V)"   --->   Operation 283 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_73PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str651, i32 0, i32 0, [1 x i8]* @p_str652, [1 x i8]* @p_str653, [1 x i8]* @p_str654, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str655, [1 x i8]* @p_str656)"   --->   Operation 284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 285 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_74_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str657, [1 x i8]* @p_str657, i32 2, i32 2, i8* %cnv_74_V_V, i8* %cnv_74_V_V)"   --->   Operation 285 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str658, i32 0, i32 0, [1 x i8]* @p_str659, [1 x i8]* @p_str660, [1 x i8]* @p_str661, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str662, [1 x i8]* @p_str663)"   --->   Operation 286 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 287 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_75_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str664, [1 x i8]* @p_str664, i32 2, i32 2, i8* %cnv_75_V_V, i8* %cnv_75_V_V)"   --->   Operation 287 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str665, i32 0, i32 0, [1 x i8]* @p_str666, [1 x i8]* @p_str667, [1 x i8]* @p_str668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str669, [1 x i8]* @p_str670)"   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 289 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_76PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str671, [1 x i8]* @p_str671, i32 2, i32 2, i32* %cnv_76PRL_V_V, i32* %cnv_76PRL_V_V)"   --->   Operation 289 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_76PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str672, i32 0, i32 0, [1 x i8]* @p_str673, [1 x i8]* @p_str674, [1 x i8]* @p_str675, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str676, [1 x i8]* @p_str677)"   --->   Operation 290 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 291 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_77PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str678, [1 x i8]* @p_str678, i32 2, i32 2, i32* %cnv_77PRL_V_V, i32* %cnv_77PRL_V_V)"   --->   Operation 291 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_77PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str679, i32 0, i32 0, [1 x i8]* @p_str680, [1 x i8]* @p_str681, [1 x i8]* @p_str682, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str683, [1 x i8]* @p_str684)"   --->   Operation 292 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 293 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_78_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str685, [1 x i8]* @p_str685, i32 2, i32 2, i8* %cnv_78_V_V, i8* %cnv_78_V_V)"   --->   Operation 293 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str686, i32 0, i32 0, [1 x i8]* @p_str687, [1 x i8]* @p_str688, [1 x i8]* @p_str689, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str690, [1 x i8]* @p_str691)"   --->   Operation 294 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 295 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_79_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str692, [1 x i8]* @p_str692, i32 2, i32 2, i8* %cnv_79_V_V, i8* %cnv_79_V_V)"   --->   Operation 295 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str693, i32 0, i32 0, [1 x i8]* @p_str694, [1 x i8]* @p_str695, [1 x i8]* @p_str696, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str697, [1 x i8]* @p_str698)"   --->   Operation 296 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 297 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_80PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str699, [1 x i8]* @p_str699, i32 2, i32 2, i32* %cnv_80PRL_V_V, i32* %cnv_80PRL_V_V)"   --->   Operation 297 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_80PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str700, i32 0, i32 0, [1 x i8]* @p_str701, [1 x i8]* @p_str702, [1 x i8]* @p_str703, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str704, [1 x i8]* @p_str705)"   --->   Operation 298 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 299 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_81PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str706, [1 x i8]* @p_str706, i32 2, i32 2, i32* %cnv_81PRL_V_V, i32* %cnv_81PRL_V_V)"   --->   Operation 299 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_81PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str707, i32 0, i32 0, [1 x i8]* @p_str708, [1 x i8]* @p_str709, [1 x i8]* @p_str710, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str711, [1 x i8]* @p_str712)"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 301 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_82_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str713, [1 x i8]* @p_str713, i32 2, i32 2, i8* %cnv_82_V_V, i8* %cnv_82_V_V)"   --->   Operation 301 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str714, i32 0, i32 0, [1 x i8]* @p_str715, [1 x i8]* @p_str716, [1 x i8]* @p_str717, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str718, [1 x i8]* @p_str719)"   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 303 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_83_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str720, [1 x i8]* @p_str720, i32 2, i32 2, i8* %cnv_83_V_V, i8* %cnv_83_V_V)"   --->   Operation 303 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str721, i32 0, i32 0, [1 x i8]* @p_str722, [1 x i8]* @p_str723, [1 x i8]* @p_str724, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str725, [1 x i8]* @p_str726)"   --->   Operation 304 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 305 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_84PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str727, [1 x i8]* @p_str727, i32 2, i32 2, i32* %cnv_84PRL_V_V, i32* %cnv_84PRL_V_V)"   --->   Operation 305 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_84PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str728, i32 0, i32 0, [1 x i8]* @p_str729, [1 x i8]* @p_str730, [1 x i8]* @p_str731, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str732, [1 x i8]* @p_str733)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 307 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_85PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str734, [1 x i8]* @p_str734, i32 2, i32 2, i32* %cnv_85PRL_V_V, i32* %cnv_85PRL_V_V)"   --->   Operation 307 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_85PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str735, i32 0, i32 0, [1 x i8]* @p_str736, [1 x i8]* @p_str737, [1 x i8]* @p_str738, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str739, [1 x i8]* @p_str740)"   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 309 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_86_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str741, [1 x i8]* @p_str741, i32 2, i32 2, i8* %cnv_86_V_V, i8* %cnv_86_V_V)"   --->   Operation 309 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str742, i32 0, i32 0, [1 x i8]* @p_str743, [1 x i8]* @p_str744, [1 x i8]* @p_str745, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str746, [1 x i8]* @p_str747)"   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 311 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @outStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str748, [1 x i8]* @p_str748, i32 2, i32 2, i8* %outStr_V_V, i8* %outStr_V_V)"   --->   Operation 311 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str749, i32 0, i32 0, [1 x i8]* @p_str750, [1 x i8]* @p_str751, [1 x i8]* @p_str752, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str753, [1 x i8]* @p_str754)"   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input1_V_V, [5 x i8]* @p_str22, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S3/Compute.cpp:28]   --->   Operation 313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inputGrp_V_V, [5 x i8]* @p_str22, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S3/Compute.cpp:29]   --->   Operation 314 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outputGrp_V_V, [5 x i8]* @p_str22, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S3/Compute.cpp:30]   --->   Operation 315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %s3_out_V_V, [5 x i8]* @p_str22, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S3/Compute.cpp:31]   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 317 [1/1] (0.00ns)   --->   "ret void" [S3/Compute.cpp:182]   --->   Operation 317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
