$date
  Fri Jan 21 15:51:36 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module syncresff_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 8 # d[7:0] $end
$var reg 8 $ q[7:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 8 ' d[7:0] $end
$var reg 8 ( q[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000001 #
b00000000 $
0%
1&
b00000001 '
b00000000 (
#10000000
1!
0"
b00000001 $
1%
0&
b00000001 (
#20000000
