Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's420_1_bench' from file '../rtl/s420_1.v'.
  Done elaborating 's420_1_bench'.
Mapping s420_1_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       7308    -888  X_1_reg/CK --> X_15_reg/D
 area_map         7072    -865  X_1_reg/CK --> X_15_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7072    -865         0 X_1_reg/CK --> X_15_reg/D
 incr_delay       7208    -807         0 X_1_reg/CK --> X_15_reg/D
 incr_delay       7208    -807         0 X_1_reg/CK --> X_15_reg/D

  Done mapping s420_1_bench
  Synthesis succeeded.
  Incrementally optimizing s420_1_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7208    -807         0 X_1_reg/CK --> X_15_reg/D
 incr_delay       8651    -620         0 X_8_reg/CK --> X_11_reg/D
 incr_delay       8714    -606         0 X_6_reg/CK --> Z
 incr_delay       8933    -602         0 X_3_reg/CK --> X_14_reg/D
 incr_delay       8803    -589         0 X_3_reg/CK --> X_13_reg/D
 init_drc         8803    -589         0 X_3_reg/CK --> X_13_reg/D
 init_area        8803    -589         0 X_3_reg/CK --> X_13_reg/D
 rem_buf          8484    -589         0 X_3_reg/CK --> X_13_reg/D
 rem_inv          8285    -589         0 X_3_reg/CK --> X_13_reg/D
 merge_bi         8092    -589         0 X_3_reg/CK --> X_13_reg/D
 glob_area        8055    -589         0 X_2_reg/CK --> X_13_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8055    -589         0 X_2_reg/CK --> X_13_reg/D
 incr_delay       8207    -586         0 X_7_reg/CK --> X_11_reg/D
 init_drc         8207    -586         0 X_7_reg/CK --> X_11_reg/D
 init_area        8207    -586         0 X_7_reg/CK --> X_11_reg/D
 rem_buf          8123    -586         0 X_7_reg/CK --> X_11_reg/D
 merge_bi         8097    -586         0 X_7_reg/CK --> X_11_reg/D
 glob_area        8081    -586         0 X_7_reg/CK --> X_11_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8081    -586         0 X_7_reg/CK --> X_11_reg/D
 init_area        8081    -586         0 X_7_reg/CK --> X_11_reg/D
 rem_buf          8060    -586         0 X_7_reg/CK --> X_11_reg/D
 merge_bi         8045    -586         0 X_7_reg/CK --> X_11_reg/D

  Done mapping s420_1_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:12 PM
  Module:                 s420_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
X_7_reg/CK                                    0               0 R
X_7_reg/Q           DFFSRX1      4   25.2    68    +118     118 F
g28/A                                                +0     118  
g28/Y               AND2X1       2   14.4    36     +71     189 F
g1070/C                                              +0     189  
g1070/Y             NAND3X1      2   14.3    69     +63     252 R
g60/A                                                +0     252  
g60/Y               INVX1        2   14.4    42     +42     294 F
g1172/A                                              +0     294  
g1172/Y             NAND3X1      1   11.5    65     +44     338 R
g1169/B                                              +0     338  
g1169/Y             XOR2X1       1   18.7    84     +86     424 R
X_11_reg/D          DFFSRX1                          +0     424  
X_11_reg/CK         setup                     0    +163     587 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -587ps (TIMING VIOLATION)
Start-point  : X_7_reg/CK
End-point    : X_11_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:12 PM
  Module:                 s420_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          12   376.356    gsclib 
AOI22X1          3   125.454    gsclib 
CLKBUFX1        11   287.496    gsclib 
CLKBUFX2         1    31.363    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1         15  2430.645    gsclib 
INVX1           35   731.815    gsclib 
INVX2           12   313.632    gsclib 
INVX4            1    31.363    gsclib 
MX2X1            5   313.630    gsclib 
NAND2X1         12   313.632    gsclib 
NAND2X2          1    36.590    gsclib 
NAND3X1         16   585.440    gsclib 
NAND4X1         21   878.178    gsclib 
NOR2X1          28   731.808    gsclib 
OAI21X1          1    41.818    gsclib 
OR2X1            5   156.815    gsclib 
SDFFSRX1         1   282.269    gsclib 
XOR2X1           6   344.994    gsclib 
---------------------------------------
total          187  8044.661           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        16 2712.914   33.7 
inverter          48 1076.810   13.4 
buffer            13  350.222    4.4 
logic            110 3904.715   48.5 
-------------------------------------
total            187 8044.661  100.0 

Normal exit.
