[2021-09-09 10:03:59,699]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 10:03:59,699]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:04:00,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; ".

Peak memory: 14270464 bytes

[2021-09-09 10:04:00,027]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:04:00,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34566144 bytes

[2021-09-09 10:04:00,204]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 10:04:00,204]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:04:00,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6430720 bytes

[2021-09-09 10:04:00,231]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 12:04:17,876]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 12:04:17,876]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:04:18,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; ".

Peak memory: 14168064 bytes

[2021-09-09 12:04:18,167]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:04:18,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34770944 bytes

[2021-09-09 12:04:18,342]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 12:04:18,342]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:04:20,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14364672 bytes

[2021-09-09 12:04:20,284]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 13:34:15,609]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 13:34:15,609]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:34:15,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; ".

Peak memory: 14520320 bytes

[2021-09-09 13:34:15,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:34:16,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 13:34:16,023]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 13:34:16,023]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:34:17,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14520320 bytes

[2021-09-09 13:34:17,801]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 15:08:31,522]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 15:08:31,522]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:31,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:31,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34902016 bytes

[2021-09-09 15:08:31,657]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 15:08:31,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:33,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14450688 bytes

[2021-09-09 15:08:33,635]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-09 15:37:35,852]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 15:37:35,853]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:35,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:35,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34377728 bytes

[2021-09-09 15:37:35,989]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 15:37:35,989]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:37,971]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14499840 bytes

[2021-09-09 15:37:37,971]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-09 16:15:39,386]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 16:15:39,387]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:39,387]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:39,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 16:15:39,554]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 16:15:39,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:41,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14299136 bytes

[2021-09-09 16:15:41,501]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-09 16:50:23,316]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 16:50:23,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:23,317]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:23,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 16:50:23,445]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 16:50:23,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:25,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14356480 bytes

[2021-09-09 16:50:25,375]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-09 17:26:43,809]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-09 17:26:43,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:43,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:43,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34480128 bytes

[2021-09-09 17:26:43,944]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 17:26:43,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:45,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14512128 bytes

[2021-09-09 17:26:45,926]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-13 23:31:30,269]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-13 23:31:30,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:30,270]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:30,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34492416 bytes

[2021-09-13 23:31:30,395]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-13 23:31:30,396]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:32,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12738560 bytes

[2021-09-13 23:31:32,092]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-13 23:42:36,732]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-13 23:42:36,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:36,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:36,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34267136 bytes

[2021-09-13 23:42:36,864]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-13 23:42:36,864]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:36,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6504448 bytes

[2021-09-13 23:42:36,888]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-14 09:01:22,282]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-14 09:01:22,283]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:22,283]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:22,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34185216 bytes

[2021-09-14 09:01:22,449]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-14 09:01:22,449]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:24,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14598144 bytes

[2021-09-14 09:01:24,155]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-14 09:21:35,236]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-14 09:21:35,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:35,237]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:35,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34136064 bytes

[2021-09-14 09:21:35,357]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-14 09:21:35,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:35,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6586368 bytes

[2021-09-14 09:21:35,390]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-15 15:34:38,730]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-15 15:34:38,730]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:38,730]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:38,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34295808 bytes

[2021-09-15 15:34:38,840]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-15 15:34:38,840]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:40,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 14700544 bytes

[2021-09-15 15:34:40,434]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-15 15:54:55,422]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-15 15:54:55,422]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:55,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:55,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34328576 bytes

[2021-09-15 15:54:55,533]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-15 15:54:55,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:55,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6377472 bytes

[2021-09-15 15:54:55,565]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-18 14:05:08,030]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-18 14:05:08,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:08,031]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:08,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34091008 bytes

[2021-09-18 14:05:08,143]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-18 14:05:08,144]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:09,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12247040 bytes

[2021-09-18 14:05:09,780]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-18 16:29:42,186]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-18 16:29:42,187]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:42,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:42,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34160640 bytes

[2021-09-18 16:29:42,361]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-18 16:29:42,361]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:43,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12443648 bytes

[2021-09-18 16:29:43,991]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-22 08:59:37,474]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-22 08:59:37,474]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:37,475]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:37,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34476032 bytes

[2021-09-22 08:59:37,593]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-22 08:59:37,593]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:38,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-09-22 08:59:38,446]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-22 11:28:22,001]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-22 11:28:22,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:22,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:22,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34508800 bytes

[2021-09-22 11:28:22,171]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-22 11:28:22,172]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:23,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-09-22 11:28:23,774]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-23 16:47:27,369]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-23 16:47:27,369]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:27,369]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:27,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34488320 bytes

[2021-09-23 16:47:27,557]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 16:47:27,557]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:29,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:7
rewriting!
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11821056 bytes

[2021-09-23 16:47:29,127]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-23 17:10:25,205]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-23 17:10:25,205]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:25,206]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:25,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34222080 bytes

[2021-09-23 17:10:25,370]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 17:10:25,371]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:27,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:7
rewriting!
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-09-23 17:10:27,027]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-23 18:12:01,631]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-23 18:12:01,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:01,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:01,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34275328 bytes

[2021-09-23 18:12:01,743]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 18:12:01,743]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:03,290]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:7
rewriting!
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11759616 bytes

[2021-09-23 18:12:03,290]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-27 16:39:09,360]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-27 16:39:09,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:09,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:09,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34205696 bytes

[2021-09-27 16:39:09,474]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-27 16:39:09,475]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:11,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:7
rewriting!
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12316672 bytes

[2021-09-27 16:39:11,138]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-27 17:45:53,088]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-27 17:45:53,088]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:53,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:53,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34205696 bytes

[2021-09-27 17:45:53,259]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-27 17:45:53,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:54,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:7
rewriting!
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-09-27 17:45:54,881]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-28 02:12:06,512]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-28 02:12:06,512]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:06,512]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:06,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34500608 bytes

[2021-09-28 02:12:06,624]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 02:12:06,624]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:08,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12406784 bytes

[2021-09-28 02:12:08,222]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-28 16:51:29,973]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-28 16:51:29,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:29,973]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:30,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34009088 bytes

[2021-09-28 16:51:30,088]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 16:51:30,088]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:31,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-09-28 16:51:31,698]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-09-28 17:30:32,508]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-09-28 17:30:32,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:32,508]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:32,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34234368 bytes

[2021-09-28 17:30:32,622]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 17:30:32,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:34,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 12984320 bytes

[2021-09-28 17:30:34,170]mapper_test.py:220:[INFO]: area: 15 level: 4
[2021-10-09 10:42:55,811]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-09 10:42:55,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:55,812]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:55,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34390016 bytes

[2021-10-09 10:42:55,925]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 10:42:55,925]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:55,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :19
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6709248 bytes

[2021-10-09 10:42:55,958]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-09 11:25:28,352]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-09 11:25:28,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:28,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:28,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-10-09 11:25:28,464]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 11:25:28,464]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:28,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :19
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6733824 bytes

[2021-10-09 11:25:28,491]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-09 16:33:33,652]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-09 16:33:33,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:33,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:33,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33959936 bytes

[2021-10-09 16:33:33,820]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 16:33:33,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:34,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11120640 bytes

[2021-10-09 16:33:34,642]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-09 16:50:37,126]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-09 16:50:37,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:37,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:37,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-10-09 16:50:37,236]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 16:50:37,237]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:38,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:50:38,106]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-12 11:01:54,906]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-12 11:01:54,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:54,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:55,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34430976 bytes

[2021-10-12 11:01:55,023]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 11:01:55,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:56,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 10899456 bytes

[2021-10-12 11:01:56,709]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-12 11:19:45,135]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-12 11:19:45,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:45,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:45,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-10-12 11:19:45,251]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 11:19:45,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:45,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :19
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6299648 bytes

[2021-10-12 11:19:45,282]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-12 13:37:23,505]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-12 13:37:23,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:23,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:23,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34414592 bytes

[2021-10-12 13:37:23,671]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 13:37:23,671]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:25,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 10870784 bytes

[2021-10-12 13:37:25,433]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-12 15:08:02,558]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-12 15:08:02,558]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:02,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:02,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34504704 bytes

[2021-10-12 15:08:02,731]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 15:08:02,732]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:04,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-12 15:08:04,372]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-12 18:53:00,693]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-12 18:53:00,694]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:00,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:00,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34418688 bytes

[2021-10-12 18:53:00,810]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 18:53:00,810]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:02,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-12 18:53:02,484]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-18 11:46:32,484]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-18 11:46:32,485]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:32,485]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:32,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34193408 bytes

[2021-10-18 11:46:32,645]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-18 11:46:32,645]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:34,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-18 11:46:34,287]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-18 12:04:26,985]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-18 12:04:26,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:26,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:27,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34230272 bytes

[2021-10-18 12:04:27,104]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-18 12:04:27,104]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:27,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5881856 bytes

[2021-10-18 12:04:27,123]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-19 14:12:23,113]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-19 14:12:23,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:23,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:23,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34336768 bytes

[2021-10-19 14:12:23,230]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-19 14:12:23,230]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:23,257]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-19 14:12:23,257]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-22 13:34:48,077]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-22 13:34:48,078]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:48,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:48,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 13:34:48,193]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 13:34:48,193]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:48,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:34:48,242]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-22 13:55:40,850]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-22 13:55:40,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:40,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:40,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34123776 bytes

[2021-10-22 13:55:40,967]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 13:55:40,967]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:41,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:55:41,042]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-22 14:02:44,224]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-22 14:02:44,224]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:44,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:44,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34312192 bytes

[2021-10-22 14:02:44,342]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 14:02:44,342]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:44,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-22 14:02:44,362]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-22 14:06:05,208]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-22 14:06:05,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:05,209]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:05,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34320384 bytes

[2021-10-22 14:06:05,323]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 14:06:05,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:05,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-22 14:06:05,352]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-23 13:35:58,016]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-23 13:35:58,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:58,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:58,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34557952 bytes

[2021-10-23 13:35:58,133]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-23 13:35:58,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:59,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :23
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():23
		max delay       :4
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-10-23 13:35:59,771]mapper_test.py:224:[INFO]: area: 23 level: 4
[2021-10-24 17:47:39,135]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-24 17:47:39,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:39,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:39,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33988608 bytes

[2021-10-24 17:47:39,299]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-24 17:47:39,299]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:40,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :23
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-24 17:47:40,991]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-24 18:08:04,274]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-24 18:08:04,274]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:04,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:04,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-10-24 18:08:04,391]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-24 18:08:04,391]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:06,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:7
	current map manager:
		current min nodes:68
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-10-24 18:08:06,012]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-26 10:25:58,622]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-26 10:25:58,622]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:58,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:58,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34082816 bytes

[2021-10-26 10:25:58,737]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 10:25:58,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:58,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5935104 bytes

[2021-10-26 10:25:58,767]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-26 11:05:59,879]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-26 11:05:59,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:59,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:00,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34230272 bytes

[2021-10-26 11:06:00,045]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 11:06:00,045]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:01,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():16
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-10-26 11:06:01,688]mapper_test.py:224:[INFO]: area: 16 level: 4
[2021-10-26 11:26:37,901]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-26 11:26:37,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:37,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:38,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34406400 bytes

[2021-10-26 11:26:38,062]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 11:26:38,062]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:39,687]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :4
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-26 11:26:39,688]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-26 12:24:43,826]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-26 12:24:43,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:43,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:43,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34492416 bytes

[2021-10-26 12:24:43,994]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 12:24:43,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:45,633]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-26 12:24:45,634]mapper_test.py:224:[INFO]: area: 15 level: 4
[2021-10-26 14:13:26,189]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-26 14:13:26,189]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:26,189]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:26,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33984512 bytes

[2021-10-26 14:13:26,305]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 14:13:26,305]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:26,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5644288 bytes

[2021-10-26 14:13:26,330]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-29 16:10:31,353]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-10-29 16:10:31,353]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:31,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:31,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34082816 bytes

[2021-10-29 16:10:31,470]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-29 16:10:31,470]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:31,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :50
		klut.num_gates():27
		max delay       :4
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
Peak memory: 5853184 bytes

[2021-10-29 16:10:31,488]mapper_test.py:224:[INFO]: area: 27 level: 4
[2021-11-03 09:52:26,285]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-03 09:52:26,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:26,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:26,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34107392 bytes

[2021-11-03 09:52:26,401]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 09:52:26,401]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:26,421]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :50
		klut.num_gates():27
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :13
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig_output.v
	Peak memory: 5935104 bytes

[2021-11-03 09:52:26,422]mapper_test.py:226:[INFO]: area: 27 level: 4
[2021-11-03 10:04:37,473]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-03 10:04:37,473]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:37,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:37,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-11-03 10:04:37,589]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 10:04:37,589]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:37,607]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig_output.v
	Peak memory: 5877760 bytes

[2021-11-03 10:04:37,608]mapper_test.py:226:[INFO]: area: 33 level: 4
[2021-11-03 13:44:37,494]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-03 13:44:37,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:37,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:37,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-11-03 13:44:37,612]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 13:44:37,612]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:37,633]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig_output.v
	Peak memory: 5877760 bytes

[2021-11-03 13:44:37,633]mapper_test.py:226:[INFO]: area: 33 level: 4
[2021-11-03 13:50:52,595]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-03 13:50:52,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:52,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:52,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34471936 bytes

[2021-11-03 13:50:52,718]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 13:50:52,718]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:52,741]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig_output.v
	Peak memory: 5898240 bytes

[2021-11-03 13:50:52,742]mapper_test.py:226:[INFO]: area: 33 level: 4
[2021-11-04 15:57:50,203]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-04 15:57:50,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:50,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:50,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34508800 bytes

[2021-11-04 15:57:50,320]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-04 15:57:50,321]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:50,342]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig_output.v
	Peak memory: 5808128 bytes

[2021-11-04 15:57:50,342]mapper_test.py:226:[INFO]: area: 18 level: 4
[2021-11-16 12:28:37,042]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-16 12:28:37,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:37,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:37,167]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34185216 bytes

[2021-11-16 12:28:37,168]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 12:28:37,169]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:37,184]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.000876 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-16 12:28:37,185]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-16 14:17:34,926]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-16 14:17:34,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:34,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:35,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34279424 bytes

[2021-11-16 14:17:35,041]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 14:17:35,041]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:35,065]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.000755 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-16 14:17:35,065]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-16 14:23:56,037]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-16 14:23:56,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:56,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:56,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34332672 bytes

[2021-11-16 14:23:56,155]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 14:23:56,155]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:56,181]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.000774 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-16 14:23:56,181]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-17 16:36:33,919]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-17 16:36:33,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:33,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:34,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34275328 bytes

[2021-11-17 16:36:34,036]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-17 16:36:34,036]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:34,054]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.001283 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-17 16:36:34,055]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-18 10:19:11,314]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-18 10:19:11,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:11,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:11,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33939456 bytes

[2021-11-18 10:19:11,487]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-18 10:19:11,487]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:11,518]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.002904 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-18 10:19:11,518]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-23 16:12:01,842]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-23 16:12:01,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:01,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:01,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34123776 bytes

[2021-11-23 16:12:01,964]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-23 16:12:01,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:01,994]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.00271 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-23 16:12:01,995]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-23 16:43:00,671]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-23 16:43:00,672]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:00,672]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:00,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34234368 bytes

[2021-11-23 16:43:00,794]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-23 16:43:00,795]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:00,825]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.002746 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 6184960 bytes

[2021-11-23 16:43:00,826]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 11:39:12,541]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 11:39:12,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:12,542]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:12,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 11:39:12,661]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 11:39:12,661]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:12,676]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 5.5e-05 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-24 11:39:12,677]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 12:02:26,443]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 12:02:26,443]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:26,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:26,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34050048 bytes

[2021-11-24 12:02:26,559]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:02:26,559]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:26,587]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 6.1e-05 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-24 12:02:26,587]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 12:06:13,394]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 12:06:13,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:13,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:13,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:06:13,511]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:06:13,511]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:13,536]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.000808 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5795840 bytes

[2021-11-24 12:06:13,536]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 12:11:48,875]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 12:11:48,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:48,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:48,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34107392 bytes

[2021-11-24 12:11:48,992]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:11:48,992]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:49,008]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00039 secs
	Report mapping result:
		klut_size()     :36
		klut.num_gates():13
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5566464 bytes

[2021-11-24 12:11:49,009]mapper_test.py:228:[INFO]: area: 13 level: 4
[2021-11-24 12:58:12,094]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 12:58:12,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:12,095]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:12,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34443264 bytes

[2021-11-24 12:58:12,208]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:58:12,209]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:12,226]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.001463 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-24 12:58:12,226]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 13:13:01,367]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 13:13:01,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:01,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:01,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34250752 bytes

[2021-11-24 13:13:01,531]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 13:13:01,531]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:03,228]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 0.000796 secs
Mapping time: 0.000868 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 11100160 bytes

[2021-11-24 13:13:03,229]mapper_test.py:228:[INFO]: area: 15 level: 4
[2021-11-24 13:35:51,975]mapper_test.py:79:[INFO]: run case "mux_comb"
[2021-11-24 13:35:51,975]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:51,975]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:52,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      15.0.  Edge =       53.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      159.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      131.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 13:35:52,092]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 13:35:52,093]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:53,728]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
Mapping time: 4e-05 secs
Mapping time: 4.1e-05 secs
	Report mapping result:
		klut_size()     :38
		klut.num_gates():15
		max delay       :4
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v
	Peak memory: 11014144 bytes

[2021-11-24 13:35:53,729]mapper_test.py:228:[INFO]: area: 15 level: 4
