
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.092684                       # Number of seconds simulated
sim_ticks                                1092683656000                       # Number of ticks simulated
final_tick                               1092683656000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 436856                       # Simulator instruction rate (inst/s)
host_op_rate                                   708959                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              948828891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665084                       # Number of bytes of host memory used
host_seconds                                  1151.61                       # Real time elapsed on the host
sim_insts                                   503088773                       # Number of instructions simulated
sim_ops                                     816446127                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18640384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18663168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17362432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17362432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           291256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              291612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        271288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17059269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17080120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15889715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15889715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15889715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17059269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32969835                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245984                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673335211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2185367312                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   503088773                       # Number of instructions committed
system.cpu.committedOps                     816446127                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             811630008                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565892                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    811630008                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855627                       # number of times the integer registers were read
system.cpu.num_int_register_writes          704741320                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904594                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620637                       # number of memory refs
system.cpu.num_load_insts                   238245979                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2185367312                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772148                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 504014371     61.73%     61.90% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::MemRead                238245919     29.18%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  816446127                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.825864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.433345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.825864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923735                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630011                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64102243                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64102243                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301732254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301732254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301732254                       # number of overall hits
system.cpu.dcache.overall_hits::total       301732254                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615973                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       272416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272416                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       888389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         888389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       888389                       # number of overall misses
system.cpu.dcache.overall_misses::total        888389                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  97448342000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  97448342000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20102844500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20102844500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 117551186500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117551186500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 117551186500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117551186500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620643                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004232                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002936                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 158202.294581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 158202.294581                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73794.654132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73794.654132                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 132319.497990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 132319.497990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 132319.497990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 132319.497990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657247                       # number of writebacks
system.cpu.dcache.writebacks::total            657247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       272416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272416                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       888389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       888389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       888389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       888389                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  96832369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  96832369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19830428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19830428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 116662797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116662797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 116662797500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116662797500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 157202.294581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 157202.294581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72794.654132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72794.654132                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 131319.497990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 131319.497990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 131319.497990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 131319.497990                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681937                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.492794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673335211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1891391.042135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.492794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.551744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1346670778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1346670778                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673334855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673334855                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673334855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673334855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673334855                       # number of overall hits
system.cpu.icache.overall_hits::total       673334855                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65365500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65365500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65365500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65365500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65365500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65365500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    673335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    673335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    673335211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    673335211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    673335211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    673335211                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 183610.955056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 183610.955056                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 183610.955056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 183610.955056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 183610.955056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 183610.955056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65009500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65009500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65009500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65009500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65009500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65009500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 182610.955056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182610.955056                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 182610.955056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182610.955056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 182610.955056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182610.955056                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.652142                       # Cycle average of tags in use
system.l2.tags.total_refs                     1570726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.027415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.020887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.919487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.711768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13084642                       # Number of tag accesses
system.l2.tags.data_accesses                 13084642                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657247                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            205940                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               205940                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161030                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518735                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518735                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17227514500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17227514500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64472500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  94217594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94217594500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  111445109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     111509581500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64472500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 111445109000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    111509581500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        205940                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           205940                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682805                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682805                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759712                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759712                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 271573.152469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 271573.152469                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181102.528090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181102.528090                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 207097.580356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207097.580356                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181102.528090                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 214987.700119                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214964.445237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181102.528090                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 214987.700119                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214964.445237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               509079                       # number of writebacks
system.l2.writebacks::total                    509079                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518735                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16593154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16593154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60912500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60912500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  89668164500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89668164500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60912500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 106261319000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106322231500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60912500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 106261319000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106322231500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759712                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 261573.152469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 261573.152469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171102.528090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171102.528090                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 197097.580356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 197097.580356                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171102.528090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 204987.700119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 204964.445237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171102.528090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 204987.700119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 204964.445237                       # average overall mshr miss latency
system.l2.replacements                         516786                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16157.830181                       # Cycle average of tags in use
system.l3.tags.total_refs                     1031856                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    479813                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.150538                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1568.678312                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         13.747891                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14575.403977                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.095745                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000839                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.889612                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986196                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  17042181                       # Number of tag accesses
system.l3.tags.data_accesses                 17042181                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       509079                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           509079                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                768                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   768                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         226355                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            226355                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                227123                       # number of demand (read+write) hits
system.l3.demand_hits::total                   227123                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               227123                       # number of overall hits
system.l3.overall_hits::total                  227123                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62668                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62668                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       228588                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          228944                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              291256                       # number of demand (read+write) misses
system.l3.demand_misses::total                 291612                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             291256                       # number of overall misses
system.l3.overall_misses::total                291612                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  15882686500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   15882686500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56996500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  80921805500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  80978802000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56996500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   96804492000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      96861488500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56996500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  96804492000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     96861488500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       509079                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       509079                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455299                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518735                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518735                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987893                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987893                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.502454                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.502843                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.561859                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.562160                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.561859                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.562160                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 253441.732623                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 253441.732623                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160102.528090                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 354007.233538                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 353705.718429                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160102.528090                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 332369.091109                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 332158.788047                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160102.528090                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 332369.091109                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 332158.788047                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               271288                       # number of writebacks
system.l3.writebacks::total                    271288                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         3292                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3292                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62668                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62668                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       228588                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       228944                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         291256                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            291612                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        291256                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           291612                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  14879998500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14879998500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51300500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  77264397500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  77315698000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51300500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  92144396000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  92195696500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51300500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  92144396000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  92195696500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987893                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987893                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.502454                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.502843                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.561859                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.562160                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.561859                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.562160                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 237441.732623                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 237441.732623                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144102.528090                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 338007.233538                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 337705.718429                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144102.528090                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 316369.091109                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 316158.788047                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144102.528090                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 316369.091109                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 316158.788047                       # average overall mshr miss latency
system.l3.replacements                         463429                       # number of replacements
system.membus.snoop_filter.tot_requests        586038                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       294426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             228944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271288                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3657                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62668                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228944                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       858169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       858169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 858169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36025600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36025600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36025600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            291612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  291612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              291612                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1671621000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1458066000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1570726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       887921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          77451                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        77451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1437614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          224538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          205940                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         205940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2458715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2459471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85740544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85766144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          980215                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49943488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1868960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1791509     95.86%     95.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  77451      4.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1868960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1442654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1126643500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1092683656000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455299                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       780367                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          199475                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455299                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65780096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          463429                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17362432                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1498595                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.309242                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.462181                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035166     69.08%     69.08% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 463429     30.92%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1498595                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026670982                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778102518                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
