<stg><name>makeSuperPoint_alignedToLine</name>


<trans_list>

<trans id="774" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="24" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="27" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="30" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
<literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="31" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
<literal name="icmp_ln1181" val="1"/>
</and_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="0"/>
</and_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="0"/>
</and_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
<literal name="icmp_ln1234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="31" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="31" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="31" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
<literal name="icmp_ln1181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="35" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="36" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="39" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="40" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="43" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="44" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="46" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="48" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="50" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="53" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
:23 %row_list = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_list"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
:24 %zext_ln1141 = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln1141"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1141

]]></Node>
<StgValue><ssdm name="radii_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="3">
<![CDATA[
:26 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1141

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:28 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %leftRight_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight_offset

]]></Node>
<StgValue><ssdm name="leftRight_offset_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %init_patch_addr = getelementptr i64 %init_patch, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %init_patch_addr_1 = getelementptr i64 %init_patch, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="init_patch_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %init_patch_addr_2 = getelementptr i64 %init_patch, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="init_patch_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %init_patch1_addr = getelementptr i64 %init_patch1, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="init_patch1_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %init_patch1_addr_1 = getelementptr i64 %init_patch1, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="init_patch1_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %init_patch1_addr_2 = getelementptr i64 %init_patch1, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="init_patch1_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %init_patch2_addr = getelementptr i64 %init_patch2, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="init_patch2_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %init_patch2_addr_1 = getelementptr i64 %init_patch2, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="init_patch2_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %init_patch2_addr_2 = getelementptr i64 %init_patch2, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="init_patch2_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %init_patch3_addr = getelementptr i64 %init_patch3, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="init_patch3_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %init_patch3_addr_1 = getelementptr i64 %init_patch3, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="init_patch3_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %init_patch3_addr_2 = getelementptr i64 %init_patch3, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="init_patch3_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %init_patch4_addr = getelementptr i64 %init_patch4, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="init_patch4_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %init_patch4_addr_1 = getelementptr i64 %init_patch4, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="init_patch4_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %init_patch4_addr_2 = getelementptr i64 %init_patch4, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="init_patch4_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="3">
<![CDATA[
:26 %y = load i3 %radii_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:28 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %icmp_ln1145 = icmp_sgt  i32 %GDn_points_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1145"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30 %br_ln1145 = br i1 %icmp_ln1145, void %._crit_edge38, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="br_ln1145"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph37:0 %trunc_ln54 = trunc i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph37:1 %shl_ln54_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln54_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph37:2 %zext_ln54 = zext i16 %shl_ln54_s

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph37:3 %shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph37:4 %zext_ln54_2 = zext i14 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph37:5 %sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph37:6 %or_ln54 = or i17 %sub_ln54, i17 16

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="38" op_0_bw="17">
<![CDATA[
.lr.ph37:7 %sext_ln1145 = sext i17 %or_ln54

]]></Node>
<StgValue><ssdm name="sext_ln1145"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph37:8 %br_ln1145 = br void

]]></Node>
<StgValue><ssdm name="br_ln1145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %row_list_size = phi i31 %add_ln1147_1, void %.split38, i31 0, void %.lr.ph37

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln1147_1 = add i31 %row_list_size, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1147_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln1145_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln54

]]></Node>
<StgValue><ssdm name="icmp_ln1145_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1145 = br i1 %icmp_ln1145_1, void %.split38, void %._crit_edge38.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1145"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="36" op_1_bw="31" op_2_bw="5">
<![CDATA[
.split38:2 %shl_ln54_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i31.i5, i31 %row_list_size, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="37" op_0_bw="36">
<![CDATA[
.split38:3 %zext_ln54_3 = zext i36 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="34" op_0_bw="34" op_1_bw="31" op_2_bw="3">
<![CDATA[
.split38:4 %shl_ln54_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %row_list_size, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="37" op_0_bw="34">
<![CDATA[
.split38:5 %zext_ln54_4 = zext i34 %shl_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.split38:6 %sub_ln54_5 = sub i37 %zext_ln54_3, i37 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="38" op_0_bw="37">
<![CDATA[
.split38:7 %sext_ln54 = sext i37 %sub_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split38:8 %add_ln54 = add i38 %sext_ln54, i38 %sext_ln1145

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="38">
<![CDATA[
.split38:9 %sext_ln1147 = sext i38 %add_ln54

]]></Node>
<StgValue><ssdm name="sext_ln1147"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="129" op_0_bw="64">
<![CDATA[
.split38:10 %zext_ln1147 = zext i64 %sext_ln1147

]]></Node>
<StgValue><ssdm name="zext_ln1147"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split38:11 %mul_ln1147 = mul i129 %zext_ln1147, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln1147"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split38:12 %tmp_118 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1147, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="60">
<![CDATA[
.split38:13 %zext_ln1147_3 = zext i60 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln1147_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:14 %GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1147_3

]]></Node>
<StgValue><ssdm name="GDarray_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="192" op_0_bw="11">
<![CDATA[
.split38:15 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split38:16 %tmp_106 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1147, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split38:17 %shl_ln1147_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_106, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1147_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split38:18 %shl_ln1147_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_118, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1147_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="63">
<![CDATA[
.split38:19 %zext_ln1147_1 = zext i63 %shl_ln1147_2

]]></Node>
<StgValue><ssdm name="zext_ln1147_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:20 %sub_ln1147 = sub i64 %zext_ln1147_1, i64 %shl_ln1147_1

]]></Node>
<StgValue><ssdm name="sub_ln1147"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %add_ln1147 = add i64 %sub_ln1147, i64 %sext_ln1147

]]></Node>
<StgValue><ssdm name="add_ln1147"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="31">
<![CDATA[
.split38:0 %row_list_size_cast9 = zext i31 %row_list_size

]]></Node>
<StgValue><ssdm name="row_list_size_cast9"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:1 %specloopname_ln1143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln1143"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="192" op_0_bw="11">
<![CDATA[
.split38:15 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split38:22 %shl_ln = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1147, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="192" op_0_bw="67">
<![CDATA[
.split38:23 %zext_ln1147_2 = zext i67 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1147_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split38:24 %lshr_ln1147 = lshr i192 %GDarray_load, i192 %zext_ln1147_2

]]></Node>
<StgValue><ssdm name="lshr_ln1147"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="192">
<![CDATA[
.split38:25 %trunc_ln1147 = trunc i192 %lshr_ln1147

]]></Node>
<StgValue><ssdm name="trunc_ln1147"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:26 %row_list_addr = getelementptr i64 %row_list, i64 0, i64 %row_list_size_cast9

]]></Node>
<StgValue><ssdm name="row_list_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.split38:27 %store_ln1147 = store i64 %trunc_ln1147, i8 %row_list_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.split38:28 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38.loopexit:0 %br_ln0 = br void %._crit_edge38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge38:1 %sub_ln1151 = sub i64 %z_top_read, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln1151"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:2 %conv9 = sitofp i64 %sub_ln1151

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge38:3 %add_ln1151 = add i25 %y, i25 28554432

]]></Node>
<StgValue><ssdm name="add_ln1151"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="25">
<![CDATA[
._crit_edge38:4 %zext_ln1151 = zext i25 %add_ln1151

]]></Node>
<StgValue><ssdm name="zext_ln1151"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:5 %conv = sitofp i64 %zext_ln1151

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:8 %conv6 = sitofp i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:2 %conv9 = sitofp i64 %sub_ln1151

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:5 %conv = sitofp i64 %zext_ln1151

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge38:8 %conv6 = sitofp i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %div = fdiv i32 %conv, i32 2e+07

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:7 %mul = fmul i32 %conv9, i32 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:7 %mul = fmul i32 %conv9, i32 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:9 %dc = fadd i32 %mul, i32 %conv6

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:9 %dc = fadd i32 %mul, i32 %conv6

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:9 %dc = fadd i32 %mul, i32 %conv6

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge38:0 %row_list_size_assign = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge38.loopexit

]]></Node>
<StgValue><ssdm name="row_list_size_assign"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge38:10 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge38:11 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge38:12 %tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge38:13 %tmp_137 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge38:14 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_137, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="111" op_0_bw="25">
<![CDATA[
._crit_edge38:15 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge38:16 %zext_ln341 = zext i8 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge38:17 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge38:18 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge38:19 %sub_ln1311 = sub i8 127, i8 %tmp_136

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge38:20 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge38:21 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge38:22 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="111" op_0_bw="32">
<![CDATA[
._crit_edge38:23 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
._crit_edge38:24 %r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="111" op_0_bw="111" op_1_bw="111">
<![CDATA[
._crit_edge38:25 %r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="111" op_2_bw="32">
<![CDATA[
._crit_edge38:26 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge38:27 %zext_ln662 = zext i1 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="111" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge38:28 %tmp_110 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge38:29 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge38:30 %result_V_15 = sub i64 0, i64 %val

]]></Node>
<StgValue><ssdm name="result_V_15"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge38:31 %result_V = select i1 %p_Result_s, i64 %result_V_15, i64 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38:32 %br_ln1275 = br void

]]></Node>
<StgValue><ssdm name="br_ln1275"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %start_index = phi i32 0, void %._crit_edge38, i32 %select_ln1277, void %.split.i

]]></Node>
<StgValue><ssdm name="start_index"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %start_value = phi i64 9223372036854775807, void %._crit_edge38, i64 %select_ln1277_1, void %.split.i

]]></Node>
<StgValue><ssdm name="start_value"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i32 0, void %._crit_edge38, i32 %add_ln1275, void %.split.i

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %p_x_assign_7 = phi i64 9223372036854775807, void %._crit_edge38, i64 %select_ln1277_2, void %.split.i

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln1275 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1275"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln1275 = icmp_eq  i32 %j_1, i32 %row_list_size_assign

]]></Node>
<StgValue><ssdm name="icmp_ln1275"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1275 = br i1 %icmp_ln1275, void %.split.i, void %mSP_findStartIndex.exit

]]></Node>
<StgValue><ssdm name="br_ln1275"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
.split.i:0 %trunc_ln1279_cast = zext i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln1279_cast"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:2 %row_list_addr_1 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1279_cast

]]></Node>
<StgValue><ssdm name="row_list_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
.split.i:3 %row_list_load = load i8 %row_list_addr_1

]]></Node>
<StgValue><ssdm name="row_list_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
.split.i:3 %row_list_load = load i8 %row_list_addr_1

]]></Node>
<StgValue><ssdm name="row_list_load"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:4 %sub_ln1277 = sub i64 %row_list_load, i64 %result_V

]]></Node>
<StgValue><ssdm name="sub_ln1277"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
.split.i:5 %dc_9 = sitodp i64 %sub_ln1277

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="192" st_id="22" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
.split.i:5 %dc_9 = sitodp i64 %sub_ln1277

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.split.i:11 %dc_10 = sitodp i64 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="dc_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
.split.i:6 %data_V_10 = bitcast i64 %dc_9

]]></Node>
<StgValue><ssdm name="data_V_10"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="64">
<![CDATA[
.split.i:7 %trunc_ln368 = trunc i64 %data_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="64">
<![CDATA[
.split.i:8 %trunc_ln1277 = trunc i64 %data_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln1277"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split.i:9 %p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64">
<![CDATA[
.split.i:10 %bitcast_ln521 = bitcast i64 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
.split.i:11 %dc_10 = sitodp i64 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="dc_10"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
.split.i:12 %data_V_11 = bitcast i64 %dc_10

]]></Node>
<StgValue><ssdm name="data_V_11"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="64">
<![CDATA[
.split.i:13 %trunc_ln368_1 = trunc i64 %data_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="52" op_0_bw="64">
<![CDATA[
.split.i:14 %trunc_ln1277_1 = trunc i64 %data_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln1277_1"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split.i:15 %p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368_1

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
.split.i:16 %bitcast_ln521_6 = bitcast i64 %p_Result_10

]]></Node>
<StgValue><ssdm name="bitcast_ln521_6"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:17 %tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:18 %tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.i:19 %icmp_ln1277 = icmp_ne  i11 %tmp_107, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1277"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split.i:20 %icmp_ln1277_1 = icmp_eq  i52 %trunc_ln1277, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1277_1"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.i:22 %icmp_ln1277_2 = icmp_ne  i11 %tmp_108, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1277_2"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split.i:23 %icmp_ln1277_3 = icmp_eq  i52 %trunc_ln1277_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1277_3"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:26 %tmp_s = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:1 %specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln500"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:21 %or_ln1277 = or i1 %icmp_ln1277_1, i1 %icmp_ln1277

]]></Node>
<StgValue><ssdm name="or_ln1277"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:24 %or_ln1277_1 = or i1 %icmp_ln1277_3, i1 %icmp_ln1277_2

]]></Node>
<StgValue><ssdm name="or_ln1277_1"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:25 %and_ln1277 = and i1 %or_ln1277, i1 %or_ln1277_1

]]></Node>
<StgValue><ssdm name="and_ln1277"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:26 %tmp_s = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:27 %and_ln1277_1 = and i1 %and_ln1277, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln1277_1"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i:28 %select_ln1277 = select i1 %and_ln1277_1, i32 %j_1, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1277"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:29 %select_ln1277_1 = select i1 %and_ln1277_1, i64 %sub_ln1277, i64 %start_value

]]></Node>
<StgValue><ssdm name="select_ln1277_1"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:30 %select_ln1277_2 = select i1 %and_ln1277_1, i64 %sub_ln1277, i64 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln1277_2"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.split.i:31 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
mSP_findStartIndex.exit:0 %trapezoid_edges_addr = getelementptr i26 %trapezoid_edges, i64 0, i64 %zext_ln1141

]]></Node>
<StgValue><ssdm name="trapezoid_edges_addr"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="3">
<![CDATA[
mSP_findStartIndex.exit:1 %trapezoid_edges_load = load i3 %trapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="trapezoid_edges_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="224" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="3">
<![CDATA[
mSP_findStartIndex.exit:1 %trapezoid_edges_load = load i3 %trapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="trapezoid_edges_load"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="26">
<![CDATA[
mSP_findStartIndex.exit:2 %zext_ln1254 = zext i26 %trapezoid_edges_load

]]></Node>
<StgValue><ssdm name="zext_ln1254"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
mSP_findStartIndex.exit:3 %br_ln1254 = br void

]]></Node>
<StgValue><ssdm name="br_ln1254"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %j_9 = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1256, void %.split.i60

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %right_bound = phi i32 0, void %mSP_findStartIndex.exit, i32 %select_ln1262, void %.split.i60

]]></Node>
<StgValue><ssdm name="right_bound"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_2 = phi i32 0, void %mSP_findStartIndex.exit, i32 %add_ln1254, void %.split.i60

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %rbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %p_Result_11, void %.split.i60

]]></Node>
<StgValue><ssdm name="rbVal"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %lbVal = phi i64 9223372036854775807, void %mSP_findStartIndex.exit, i64 %lbVal_2, void %.split.i60

]]></Node>
<StgValue><ssdm name="lbVal"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln1254 = add i32 %j_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1254"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln1254 = icmp_eq  i32 %j_2, i32 %row_list_size_assign

]]></Node>
<StgValue><ssdm name="icmp_ln1254"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln1254 = br i1 %icmp_ln1254, void %.split.i60, void %mSP_findLRBounds.exit

]]></Node>
<StgValue><ssdm name="br_ln1254"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
.split.i60:0 %trunc_ln1258_cast = zext i32 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln1258_cast"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i60:2 %row_list_addr_2 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1258_cast

]]></Node>
<StgValue><ssdm name="row_list_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
.split.i60:3 %row_list_load_1 = load i8 %row_list_addr_2

]]></Node>
<StgValue><ssdm name="row_list_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="239" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
.split.i60:3 %row_list_load_1 = load i8 %row_list_addr_2

]]></Node>
<StgValue><ssdm name="row_list_load_1"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i60:4 %add_ln1256 = add i64 %row_list_load_1, i64 %zext_ln1254

]]></Node>
<StgValue><ssdm name="add_ln1256"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:5 %dc_11 = sitodp i64 %add_ln1256

]]></Node>
<StgValue><ssdm name="dc_11"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i60:28 %sub_ln1262 = sub i64 %row_list_load_1, i64 %zext_ln1254

]]></Node>
<StgValue><ssdm name="sub_ln1262"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:29 %dc_12 = sitodp i64 %sub_ln1262

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="244" st_id="29" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:5 %dc_11 = sitodp i64 %add_ln1256

]]></Node>
<StgValue><ssdm name="dc_11"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:6 %data_V_12 = bitcast i64 %dc_11

]]></Node>
<StgValue><ssdm name="data_V_12"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i60:7 %tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="52" op_0_bw="64">
<![CDATA[
.split.i60:8 %tmp_139 = trunc i64 %data_V_12

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:29 %dc_12 = sitodp i64 %sub_ln1262

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64">
<![CDATA[
.split.i60:30 %data_V_13 = bitcast i64 %dc_12

]]></Node>
<StgValue><ssdm name="data_V_13"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i60:31 %tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="52" op_0_bw="64">
<![CDATA[
.split.i60:32 %tmp_141 = trunc i64 %data_V_13

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i60:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split.i60:9 %mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_139, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_4"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="169" op_0_bw="54">
<![CDATA[
.split.i60:10 %zext_ln15_4 = zext i54 %mantissa_4

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="11">
<![CDATA[
.split.i60:11 %zext_ln510 = zext i11 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i60:12 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split.i60:13 %isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.i60:14 %sub_ln1311_4 = sub i11 1023, i11 %tmp_138

]]></Node>
<StgValue><ssdm name="sub_ln1311_4"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="11">
<![CDATA[
.split.i60:15 %sext_ln1311_4 = sext i11 %sub_ln1311_4

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i60:16 %ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_4"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="12">
<![CDATA[
.split.i60:17 %sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i12 %ush_4

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="169" op_0_bw="32">
<![CDATA[
.split.i60:18 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split.i60:19 %r_V_10 = lshr i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split.i60:20 %r_V_11 = shl i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split.i60:21 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_10, i32 53

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="1">
<![CDATA[
.split.i60:22 %zext_ln662_4 = zext i1 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln662_4"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i60:23 %tmp_119 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i60:24 %val_4 = select i1 %isNeg_4, i64 %zext_ln662_4, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="val_4"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i60:25 %icmp_ln1256 = icmp_slt  i64 %val_4, i64 %lbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1256"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i60:26 %select_ln1256 = select i1 %icmp_ln1256, i32 %j_2, i32 %j_9

]]></Node>
<StgValue><ssdm name="select_ln1256"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i60:27 %lbVal_2 = select i1 %icmp_ln1256, i64 %val_4, i64 %lbVal

]]></Node>
<StgValue><ssdm name="lbVal_2"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split.i60:33 %mantissa_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_141, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_5"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="169" op_0_bw="54">
<![CDATA[
.split.i60:34 %zext_ln15_5 = zext i54 %mantissa_5

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="11">
<![CDATA[
.split.i60:35 %zext_ln510_1 = zext i11 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i60:36 %add_ln510_1 = add i12 %zext_ln510_1, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split.i60:37 %isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_5"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.i60:38 %sub_ln1311_5 = sub i11 1023, i11 %tmp_140

]]></Node>
<StgValue><ssdm name="sub_ln1311_5"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="11">
<![CDATA[
.split.i60:39 %sext_ln1311_5 = sext i11 %sub_ln1311_5

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i60:40 %ush_5 = select i1 %isNeg_5, i12 %sext_ln1311_5, i12 %add_ln510_1

]]></Node>
<StgValue><ssdm name="ush_5"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
.split.i60:41 %sh_prom_i_i_i_i_i59_i_cast_cast_cast = sext i12 %ush_5

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i59_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="169" op_0_bw="32">
<![CDATA[
.split.i60:42 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i59_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split.i60:43 %r_V_12 = lshr i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split.i60:44 %r_V_13 = shl i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i59_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split.i60:45 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="1">
<![CDATA[
.split.i60:46 %zext_ln662_5 = zext i1 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln662_5"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i60:47 %tmp_121 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i60:48 %val_5 = select i1 %isNeg_5, i64 %zext_ln662_5, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="val_5"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i60:49 %icmp_ln1262 = icmp_slt  i64 %val_5, i64 %rbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i60:50 %select_ln1262 = select i1 %icmp_ln1262, i32 %j_2, i32 %right_bound

]]></Node>
<StgValue><ssdm name="select_ln1262"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i60:51 %p_Result_11 = select i1 %icmp_ln1262, i64 %val_5, i64 %rbVal

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.split.i60:52 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mSP_findLRBounds.exit:0 %br_ln1172 = br i1 %leftRight_offset_read, void %._crit_edge9, void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:0 %add_ln1205 = add i32 %row_list_size_assign, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1205"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:1 %icmp_ln1205 = icmp_ne  i32 %start_index, i32 %add_ln1205

]]></Node>
<StgValue><ssdm name="icmp_ln1205"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge9:2 %icmp_ln1210 = icmp_slt  i64 %start_value, i64 18446744073709551606

]]></Node>
<StgValue><ssdm name="icmp_ln1210"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:3 %and_ln1205 = and i1 %icmp_ln1205, i1 %icmp_ln1210

]]></Node>
<StgValue><ssdm name="and_ln1205"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:4 %start_index_2 = add i32 %start_index, i32 1

]]></Node>
<StgValue><ssdm name="start_index_2"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge9:5 %select_ln1205 = select i1 %and_ln1205, i32 %start_index_2, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1205"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:6 %sub_ln1220 = sub i32 %select_ln1205, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1220"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:7 %j_10 = add i32 %sub_ln1220, i32 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:8 %icmp_ln1220 = icmp_slt  i32 %j_10, i32 %j_9

]]></Node>
<StgValue><ssdm name="icmp_ln1220"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:9 %br_ln1220 = br i1 %icmp_ln1220, void, void

]]></Node>
<StgValue><ssdm name="br_ln1220"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1234 = icmp_sgt  i32 %j_10, i32 %select_ln1205

]]></Node>
<StgValue><ssdm name="icmp_ln1234"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1234 = br i1 %icmp_ln1234, void %.lr.ph30, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1222 = icmp_sgt  i32 %original_ppl_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1222"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1222 = br i1 %icmp_ln1222, void %._crit_edge, void %.lr.ph22

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph22:0 %sext_ln1222 = sext i32 %j_9

]]></Node>
<StgValue><ssdm name="sext_ln1222"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph22:1 %trunc_ln1222 = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="trunc_ln1222"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph22:2 %shl_ln54_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph22:3 %zext_ln54_9 = zext i16 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph22:4 %shl_ln54_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_9"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph22:5 %zext_ln54_10 = zext i14 %shl_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph22:6 %sub_ln54_8 = sub i17 %zext_ln54_9, i17 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="sub_ln54_8"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="33" op_0_bw="31">
<![CDATA[
.lr.ph22:7 %zext_ln1222 = zext i31 %trunc_ln1222

]]></Node>
<StgValue><ssdm name="zext_ln1222"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="33" op_0_bw="33" op_1_bw="31" op_2_bw="2">
<![CDATA[
.lr.ph22:8 %p_shl = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1222, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph22:9 %sub_ln1222 = sub i33 %p_shl, i33 %zext_ln1222

]]></Node>
<StgValue><ssdm name="sub_ln1222"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="1"/>
<literal name="icmp_ln1222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph22:10 %br_ln1222 = br void

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:0 %icmp_ln1174 = icmp_ne  i32 %start_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1174"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7:1 %icmp_ln1174_1 = icmp_sgt  i64 %start_value, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln1174_1"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7:2 %and_ln1174 = and i1 %icmp_ln1174, i1 %icmp_ln1174_1

]]></Node>
<StgValue><ssdm name="and_ln1174"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:3 %start_index_1 = add i32 %start_index, i32 4294967295

]]></Node>
<StgValue><ssdm name="start_index_1"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7:4 %j_4 = select i1 %and_ln1174, i32 %start_index_1, i32 %start_index

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:5 %add_ln1179 = add i32 %j_4, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add_ln1179"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:6 %add_ln1179_1 = add i32 %right_bound, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1179_1"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:7 %icmp_ln1179 = icmp_sgt  i32 %add_ln1179, i32 %add_ln1179_1

]]></Node>
<StgValue><ssdm name="icmp_ln1179"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:8 %br_ln1179 = br i1 %icmp_ln1179, void, void

]]></Node>
<StgValue><ssdm name="br_ln1179"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1193 = icmp_sgt  i32 %original_ppl_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1193"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1193 = br i1 %icmp_ln1193, void %._crit_edge, void %.lr.ph14

]]></Node>
<StgValue><ssdm name="br_ln1193"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:0 %sext_ln1193 = sext i32 %j_4

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph14:1 %trunc_ln1193 = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="trunc_ln1193"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph14:2 %shl_ln54_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph14:3 %zext_ln54_7 = zext i16 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph14:4 %shl_ln54_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph14:5 %zext_ln54_8 = zext i14 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph14:6 %sub_ln54_7 = sub i17 %zext_ln54_7, i17 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="33" op_0_bw="31">
<![CDATA[
.lr.ph14:7 %zext_ln1193 = zext i31 %trunc_ln1193

]]></Node>
<StgValue><ssdm name="zext_ln1193"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="33" op_0_bw="33" op_1_bw="31" op_2_bw="2">
<![CDATA[
.lr.ph14:8 %p_shl6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1193, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph14:9 %sub_ln1193 = sub i33 %p_shl6, i33 %zext_ln1193

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="0"/>
<literal name="icmp_ln1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:10 %br_ln1193 = br void

]]></Node>
<StgValue><ssdm name="br_ln1193"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %j_3 = sub i32 %add_ln1179_1, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln1181 = icmp_sgt  i32 %j_3, i32 %right_bound

]]></Node>
<StgValue><ssdm name="icmp_ln1181"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1181 = br i1 %icmp_ln1181, void %.lr.ph, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1181"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="343" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph30:0 %sub_ln1234_1 = sub i32 1, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1234_1"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph30:1 %add_ln1234 = add i32 %sub_ln1234_1, i32 %select_ln1205

]]></Node>
<StgValue><ssdm name="add_ln1234"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph30:2 %sext_ln1234 = sext i32 %add_ln1234

]]></Node>
<StgValue><ssdm name="sext_ln1234"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph30:3 %sext_ln1234_1 = sext i32 %add_ln1234

]]></Node>
<StgValue><ssdm name="sext_ln1234_1"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="32">
<![CDATA[
.lr.ph30:4 %sext_ln1234_2 = sext i32 %add_ln1234

]]></Node>
<StgValue><ssdm name="sext_ln1234_2"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph30:5 %sext_ln1234_3 = sext i32 %select_ln1205

]]></Node>
<StgValue><ssdm name="sext_ln1234_3"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph30:6 %add_ln1234_1 = add i33 %sext_ln1234_3, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1234_1"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="34" op_0_bw="33">
<![CDATA[
.lr.ph30:7 %sext_ln1234_4 = sext i33 %add_ln1234_1

]]></Node>
<StgValue><ssdm name="sext_ln1234_4"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.lr.ph30:8 %sub_ln1234 = sub i34 %sext_ln1234_4, i34 %sext_ln1234_2

]]></Node>
<StgValue><ssdm name="sub_ln1234"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph30:9 %icmp_ln1234_1 = icmp_ne  i33 %add_ln1234_1, i33 %sext_ln1234_1

]]></Node>
<StgValue><ssdm name="icmp_ln1234_1"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
.lr.ph30:10 %select_ln1234 = select i1 %icmp_ln1234_1, i34 %sub_ln1234, i34 1

]]></Node>
<StgValue><ssdm name="select_ln1234"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph30:11 %shl_ln54_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln54_10"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph30:12 %zext_ln54_11 = zext i16 %shl_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph30:13 %shl_ln54_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_11"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph30:14 %zext_ln54_12 = zext i14 %shl_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph30:15 %sub_ln54_9 = sub i17 %zext_ln54_11, i17 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="sub_ln54_9"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="34">
<![CDATA[
.lr.ph30:16 %sext_ln1234_5 = sext i34 %select_ln1234

]]></Node>
<StgValue><ssdm name="sext_ln1234_5"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="66" op_0_bw="64">
<![CDATA[
.lr.ph30:17 %zext_ln1234 = zext i64 %sext_ln1234_5

]]></Node>
<StgValue><ssdm name="zext_ln1234"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
.lr.ph30:18 %mul_ln1234 = mul i66 %zext_ln1234, i66 3

]]></Node>
<StgValue><ssdm name="mul_ln1234"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph30:19 %br_ln1234 = br void

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="363" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="66" op_0_bw="66" op_1_bw="0" op_2_bw="66" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten23 = phi i66 0, void %.lr.ph30, i66 %add_ln1234_3, void %.split34

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %temp_size_3 = phi i64 0, void %.lr.ph30, i64 %select_ln1234_1, void %.split34

]]></Node>
<StgValue><ssdm name="temp_size_3"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %j_8 = phi i64 %sext_ln1234, void %.lr.ph30, i64 %select_ln1234_2, void %.split34

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z_3 = phi i2 0, void %.lr.ph30, i2 %add_ln1236, void %.split34

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
:4 %add_ln1234_3 = add i66 %indvar_flatten23, i66 1

]]></Node>
<StgValue><ssdm name="add_ln1234_3"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %shl_ln54_17 = shl i64 %j_8, i64 5

]]></Node>
<StgValue><ssdm name="shl_ln54_17"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %shl_ln54_18 = shl i64 %j_8, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln54_18"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %sub_ln54_13 = sub i64 %shl_ln54_17, i64 %shl_ln54_18

]]></Node>
<StgValue><ssdm name="sub_ln54_13"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
:9 %icmp_ln1234_2 = icmp_eq  i66 %indvar_flatten23, i66 %mul_ln1234

]]></Node>
<StgValue><ssdm name="icmp_ln1234_2"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1234 = br i1 %icmp_ln1234_2, void %.split34, void %._crit_edge.loopexit113

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:0 %add_ln1240 = add i64 %temp_size_3, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1240"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:1 %add_ln1234_2 = add i64 %j_8, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1234_2"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split34:3 %icmp_ln1236 = icmp_eq  i2 %z_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split34:4 %select_ln1170_2 = select i1 %icmp_ln1236, i2 0, i2 %z_3

]]></Node>
<StgValue><ssdm name="select_ln1170_2"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:5 %shl_ln54_21 = shl i64 %add_ln1234_2, i64 5

]]></Node>
<StgValue><ssdm name="shl_ln54_21"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:6 %shl_ln54_22 = shl i64 %add_ln1234_2, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln54_22"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:7 %sub_ln54_17 = sub i64 %shl_ln54_21, i64 %shl_ln54_22

]]></Node>
<StgValue><ssdm name="sub_ln54_17"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:8 %select_ln1170_3 = select i1 %icmp_ln1236, i64 %sub_ln54_17, i64 %sub_ln54_13

]]></Node>
<StgValue><ssdm name="select_ln1170_3"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:10 %select_ln1234_1 = select i1 %icmp_ln1236, i64 %add_ln1240, i64 %temp_size_3

]]></Node>
<StgValue><ssdm name="select_ln1234_1"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="64">
<![CDATA[
.split34:11 %trunc_ln1238 = trunc i64 %select_ln1234_1

]]></Node>
<StgValue><ssdm name="trunc_ln1238"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="64">
<![CDATA[
.split34:12 %trunc_ln1238_1 = trunc i64 %select_ln1234_1

]]></Node>
<StgValue><ssdm name="trunc_ln1238_1"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split34:13 %p_shl16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1238_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split34:14 %sub_ln1238_1 = sub i10 %p_shl16_cast, i10 %trunc_ln1238

]]></Node>
<StgValue><ssdm name="sub_ln1238_1"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:15 %select_ln1234_2 = select i1 %icmp_ln1236, i64 %add_ln1234_2, i64 %j_8

]]></Node>
<StgValue><ssdm name="select_ln1234_2"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="2">
<![CDATA[
.split34:16 %zext_ln1238 = zext i2 %select_ln1170_2

]]></Node>
<StgValue><ssdm name="zext_ln1238"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split34:17 %add_ln1238_1 = add i10 %sub_ln1238_1, i10 %zext_ln1238

]]></Node>
<StgValue><ssdm name="add_ln1238_1"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:21 %tmp_115 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_9, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split34:22 %tmp3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_115, i2 %select_ln1170_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="17">
<![CDATA[
.split34:23 %sext_ln54_18 = sext i17 %tmp3

]]></Node>
<StgValue><ssdm name="sext_ln54_18"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:24 %add_ln54_7 = add i64 %sext_ln54_18, i64 %select_ln1170_3

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split34:42 %add_ln1236 = add i2 %select_ln1170_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1236"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="129" op_0_bw="64">
<![CDATA[
.split34:25 %zext_ln1238_4 = zext i64 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln1238_4"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split34:26 %mul_ln1238 = mul i129 %zext_ln1238_4, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln1238"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:27 %tmp_135 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1238, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="60">
<![CDATA[
.split34:28 %zext_ln1238_5 = zext i60 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln1238_5"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:29 %GDarray_addr_7 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1238_5

]]></Node>
<StgValue><ssdm name="GDarray_addr_7"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="192" op_0_bw="11">
<![CDATA[
.split34:30 %GDarray_load_7 = load i11 %GDarray_addr_7

]]></Node>
<StgValue><ssdm name="GDarray_load_7"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:31 %tmp_126 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1238, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split34:32 %shl_ln1238_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_126, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1238_1"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split34:33 %shl_ln1238_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_135, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1238_2"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="63">
<![CDATA[
.split34:34 %zext_ln1238_1 = zext i63 %shl_ln1238_2

]]></Node>
<StgValue><ssdm name="zext_ln1238_1"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:35 %sub_ln1238 = sub i64 %zext_ln1238_1, i64 %shl_ln1238_1

]]></Node>
<StgValue><ssdm name="sub_ln1238"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:36 %add_ln1238 = add i64 %sub_ln1238, i64 %add_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln1238"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1234_7_VITIS_LOOP_1236_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split34:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
.split34:18 %zext_ln1238_3 = zext i10 %add_ln1238_1

]]></Node>
<StgValue><ssdm name="zext_ln1238_3"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:19 %temp_addr_3 = getelementptr i64 %temp, i64 0, i64 %zext_ln1238_3

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:20 %specloopname_ln1236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln1236"/></StgValue>
</operation>

<operation id="412" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="192" op_0_bw="11">
<![CDATA[
.split34:30 %GDarray_load_7 = load i11 %GDarray_addr_7

]]></Node>
<StgValue><ssdm name="GDarray_load_7"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split34:37 %shl_ln8 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1238, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="192" op_0_bw="67">
<![CDATA[
.split34:38 %zext_ln1238_2 = zext i67 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln1238_2"/></StgValue>
</operation>

<operation id="415" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split34:39 %lshr_ln1238 = lshr i192 %GDarray_load_7, i192 %zext_ln1238_2

]]></Node>
<StgValue><ssdm name="lshr_ln1238"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="192">
<![CDATA[
.split34:40 %trunc_ln1238_2 = trunc i192 %lshr_ln1238

]]></Node>
<StgValue><ssdm name="trunc_ln1238_2"/></StgValue>
</operation>

<operation id="417" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split34:41 %store_ln1238 = store i64 %trunc_ln1238_2, i10 %temp_addr_3

]]></Node>
<StgValue><ssdm name="store_ln1238"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.split34:43 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
<literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="34">
<![CDATA[
._crit_edge.loopexit113:0 %trunc_ln1245_1 = trunc i34 %sub_ln1234

]]></Node>
<StgValue><ssdm name="trunc_ln1245_1"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln1220" val="0"/>
<literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit113:1 %br_ln1245 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
<literal name="icmp_ln1181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="34">
<![CDATA[
._crit_edge.loopexit:0 %trunc_ln1245 = trunc i34 %sub_ln1181

]]></Node>
<StgValue><ssdm name="trunc_ln1245"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln1179" val="1"/>
<literal name="icmp_ln1181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln1245 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
._crit_edge:0 %temp_size_4 = phi i32 %trunc_ln1245, void %._crit_edge.loopexit, i32 %trunc_ln1245_1, void %._crit_edge.loopexit113, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %original_ppl_read, void %._crit_edge.loopexit396, i32 %original_ppl_read, void %._crit_edge.loopexit397

]]></Node>
<StgValue><ssdm name="temp_size_4"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %add_ln1245 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:2 %sext_ln5 = sext i32 %temp_size_4

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge:3 %trunc_ln5 = trunc i32 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
._crit_edge:4 %switch_ln5 = switch i3 %trunc_ln5, void %branch44, i3 0, void %branch40, i3 1, void %branch41, i3 2, void %branch42, i3 3, void %branch43

]]></Node>
<StgValue><ssdm name="switch_ln5"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch43:0 %store_ln5 = store i64 %sext_ln5, i8 %init_patch3_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch43:1 %store_ln6 = store i64 9223372036854775807, i8 %init_patch3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch42:0 %store_ln5 = store i64 %sext_ln5, i8 %init_patch2_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch42:1 %store_ln6 = store i64 9223372036854775807, i8 %init_patch2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch41:0 %store_ln5 = store i64 %sext_ln5, i8 %init_patch1_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch41:1 %store_ln6 = store i64 9223372036854775807, i8 %init_patch1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch40:0 %store_ln5 = store i64 %sext_ln5, i8 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch40:1 %store_ln6 = store i64 9223372036854775807, i8 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch44:0 %store_ln5 = store i64 %sext_ln5, i8 %init_patch4_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch44:1 %store_ln6 = store i64 9223372036854775807, i8 %init_patch4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten15 = phi i33 0, void %.lr.ph22, i33 %add_ln1222_1, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %temp_size_2 = phi i31 0, void %.lr.ph22, i31 %select_ln1222_1, void %.split28

]]></Node>
<StgValue><ssdm name="temp_size_2"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:2 %j_7 = phi i33 %sext_ln1222, void %.lr.ph22, i33 %select_ln1222_3, void %.split28

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z_2 = phi i2 0, void %.lr.ph22, i2 %add_ln1224, void %.split28

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %add_ln1222_1 = add i33 %indvar_flatten15, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1222_1"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
:5 %shl_ln54_15 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_15"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="39" op_0_bw="38">
<![CDATA[
:6 %sext_ln54_11 = sext i38 %shl_ln54_15

]]></Node>
<StgValue><ssdm name="sext_ln54_11"/></StgValue>
</operation>

<operation id="445" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="36" op_0_bw="36" op_1_bw="33" op_2_bw="3">
<![CDATA[
:7 %shl_ln54_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_16"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="39" op_0_bw="36">
<![CDATA[
:8 %sext_ln54_12 = sext i36 %shl_ln54_16

]]></Node>
<StgValue><ssdm name="sext_ln54_12"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:9 %sub_ln54_12 = sub i39 %sext_ln54_11, i39 %sext_ln54_12

]]></Node>
<StgValue><ssdm name="sub_ln54_12"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11 %icmp_ln1222_1 = icmp_eq  i33 %indvar_flatten15, i33 %sub_ln1222

]]></Node>
<StgValue><ssdm name="icmp_ln1222_1"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln1222 = br i1 %icmp_ln1222_1, void %.split28, void %._crit_edge.loopexit396

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split28:0 %add_ln1228 = add i31 %temp_size_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1228"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split28:1 %add_ln1222 = add i33 %j_7, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1222"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:3 %icmp_ln1224 = icmp_eq  i2 %z_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1224"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split28:4 %select_ln1222 = select i1 %icmp_ln1224, i2 0, i2 %z_2

]]></Node>
<StgValue><ssdm name="select_ln1222"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split28:5 %select_ln1222_1 = select i1 %icmp_ln1224, i31 %add_ln1228, i31 %temp_size_2

]]></Node>
<StgValue><ssdm name="select_ln1222_1"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="31">
<![CDATA[
.split28:6 %trunc_ln1226 = trunc i31 %select_ln1222_1

]]></Node>
<StgValue><ssdm name="trunc_ln1226"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="31">
<![CDATA[
.split28:7 %trunc_ln1226_1 = trunc i31 %select_ln1222_1

]]></Node>
<StgValue><ssdm name="trunc_ln1226_1"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split28:8 %tmp_151_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1226_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split28:9 %sub_ln1226_1 = sub i10 %tmp_151_cast, i10 %trunc_ln1226

]]></Node>
<StgValue><ssdm name="sub_ln1226_1"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
.split28:10 %shl_ln54_26_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1222, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_26_mid1"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="39" op_0_bw="38">
<![CDATA[
.split28:11 %sext_ln54_19 = sext i38 %shl_ln54_26_mid1

]]></Node>
<StgValue><ssdm name="sext_ln54_19"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="36" op_0_bw="36" op_1_bw="33" op_2_bw="3">
<![CDATA[
.split28:12 %shl_ln54_27_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1222, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_27_mid1"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="39" op_0_bw="36">
<![CDATA[
.split28:13 %sext_ln54_20 = sext i36 %shl_ln54_27_mid1

]]></Node>
<StgValue><ssdm name="sext_ln54_20"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split28:14 %sub_ln54_16 = sub i39 %sext_ln54_19, i39 %sext_ln54_20

]]></Node>
<StgValue><ssdm name="sub_ln54_16"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split28:15 %select_ln1222_2 = select i1 %icmp_ln1224, i39 %sub_ln54_16, i39 %sub_ln54_12

]]></Node>
<StgValue><ssdm name="select_ln1222_2"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split28:17 %select_ln1222_3 = select i1 %icmp_ln1224, i33 %add_ln1222, i33 %j_7

]]></Node>
<StgValue><ssdm name="select_ln1222_3"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="2">
<![CDATA[
.split28:18 %zext_ln1226 = zext i2 %select_ln1222

]]></Node>
<StgValue><ssdm name="zext_ln1226"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split28:19 %add_ln1226_1 = add i10 %sub_ln1226_1, i10 %zext_ln1226

]]></Node>
<StgValue><ssdm name="add_ln1226_1"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:23 %tmp_114 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_8, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split28:24 %tmp2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_114, i2 %select_ln1222, i3 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="39" op_0_bw="17">
<![CDATA[
.split28:25 %sext_ln54_17 = sext i17 %tmp2

]]></Node>
<StgValue><ssdm name="sext_ln54_17"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split28:26 %add_ln54_6 = add i39 %sext_ln54_17, i39 %select_ln1222_2

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:45 %add_ln1224 = add i2 %select_ln1222, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1224"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="474" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="39">
<![CDATA[
.split28:27 %sext_ln1226 = sext i39 %add_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln1226"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="129" op_0_bw="64">
<![CDATA[
.split28:28 %zext_ln1226_4 = zext i64 %sext_ln1226

]]></Node>
<StgValue><ssdm name="zext_ln1226_4"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split28:29 %mul_ln1226 = mul i129 %zext_ln1226_4, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln1226"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:30 %tmp_134 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1226, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="60">
<![CDATA[
.split28:31 %zext_ln1226_5 = zext i60 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln1226_5"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:32 %GDarray_addr_6 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1226_5

]]></Node>
<StgValue><ssdm name="GDarray_addr_6"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="192" op_0_bw="11">
<![CDATA[
.split28:33 %GDarray_load_6 = load i11 %GDarray_addr_6

]]></Node>
<StgValue><ssdm name="GDarray_load_6"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:34 %tmp_125 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1226, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split28:35 %shl_ln1226_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_125, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1226_1"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split28:36 %shl_ln1226_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_134, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1226_2"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="63">
<![CDATA[
.split28:37 %zext_ln1226_1 = zext i63 %shl_ln1226_2

]]></Node>
<StgValue><ssdm name="zext_ln1226_1"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:38 %sub_ln1226 = sub i64 %zext_ln1226_1, i64 %shl_ln1226_1

]]></Node>
<StgValue><ssdm name="sub_ln1226"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:39 %add_ln1226 = add i64 %sub_ln1226, i64 %sext_ln1226

]]></Node>
<StgValue><ssdm name="add_ln1226"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="487" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1222_5_VITIS_LOOP_1224_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="488" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split28:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="489" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
.split28:20 %zext_ln1226_2 = zext i10 %add_ln1226_1

]]></Node>
<StgValue><ssdm name="zext_ln1226_2"/></StgValue>
</operation>

<operation id="490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:21 %temp_addr_2 = getelementptr i64 %temp, i64 0, i64 %zext_ln1226_2

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="491" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:22 %specloopname_ln1224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln1224"/></StgValue>
</operation>

<operation id="492" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="192" op_0_bw="11">
<![CDATA[
.split28:33 %GDarray_load_6 = load i11 %GDarray_addr_6

]]></Node>
<StgValue><ssdm name="GDarray_load_6"/></StgValue>
</operation>

<operation id="493" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split28:40 %shl_ln7 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1226, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="192" op_0_bw="67">
<![CDATA[
.split28:41 %zext_ln1226_3 = zext i67 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln1226_3"/></StgValue>
</operation>

<operation id="495" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split28:42 %lshr_ln1226 = lshr i192 %GDarray_load_6, i192 %zext_ln1226_3

]]></Node>
<StgValue><ssdm name="lshr_ln1226"/></StgValue>
</operation>

<operation id="496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="192">
<![CDATA[
.split28:43 %trunc_ln1226_2 = trunc i192 %lshr_ln1226

]]></Node>
<StgValue><ssdm name="trunc_ln1226_2"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split28:44 %store_ln1226 = store i64 %trunc_ln1226_2, i10 %temp_addr_2

]]></Node>
<StgValue><ssdm name="store_ln1226"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1222_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.split28:46 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="499" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit396:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten7 = phi i33 0, void %.lr.ph14, i33 %add_ln1193_1, void %.split22

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %temp_size_1 = phi i31 0, void %.lr.ph14, i31 %select_ln1193_1, void %.split22

]]></Node>
<StgValue><ssdm name="temp_size_1"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:2 %j_6 = phi i33 %sext_ln1193, void %.lr.ph14, i33 %select_ln1193_3, void %.split22

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z_1 = phi i2 0, void %.lr.ph14, i2 %add_ln1195, void %.split22

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %add_ln1193_1 = add i33 %indvar_flatten7, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
:5 %shl_ln54_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_6, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_13"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="39" op_0_bw="38">
<![CDATA[
:6 %sext_ln54_9 = sext i38 %shl_ln54_13

]]></Node>
<StgValue><ssdm name="sext_ln54_9"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="36" op_0_bw="36" op_1_bw="33" op_2_bw="3">
<![CDATA[
:7 %shl_ln54_14 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_14"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="39" op_0_bw="36">
<![CDATA[
:8 %sext_ln54_10 = sext i36 %shl_ln54_14

]]></Node>
<StgValue><ssdm name="sext_ln54_10"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:9 %sub_ln54_11 = sub i39 %sext_ln54_9, i39 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="sub_ln54_11"/></StgValue>
</operation>

<operation id="510" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="511" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11 %icmp_ln1193_1 = icmp_eq  i33 %indvar_flatten7, i33 %sub_ln1193

]]></Node>
<StgValue><ssdm name="icmp_ln1193_1"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln1193 = br i1 %icmp_ln1193_1, void %.split22, void %._crit_edge.loopexit397

]]></Node>
<StgValue><ssdm name="br_ln1193"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split22:0 %add_ln1199 = add i31 %temp_size_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1199"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split22:1 %add_ln1193 = add i33 %j_6, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split22:3 %icmp_ln1195 = icmp_eq  i2 %z_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1195"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split22:4 %select_ln1193 = select i1 %icmp_ln1195, i2 0, i2 %z_1

]]></Node>
<StgValue><ssdm name="select_ln1193"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split22:5 %select_ln1193_1 = select i1 %icmp_ln1195, i31 %add_ln1199, i31 %temp_size_1

]]></Node>
<StgValue><ssdm name="select_ln1193_1"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="31">
<![CDATA[
.split22:6 %trunc_ln1197 = trunc i31 %select_ln1193_1

]]></Node>
<StgValue><ssdm name="trunc_ln1197"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="31">
<![CDATA[
.split22:7 %trunc_ln1197_1 = trunc i31 %select_ln1193_1

]]></Node>
<StgValue><ssdm name="trunc_ln1197_1"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split22:8 %tmp_148_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1197_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split22:9 %sub_ln1197_1 = sub i10 %tmp_148_cast, i10 %trunc_ln1197

]]></Node>
<StgValue><ssdm name="sub_ln1197_1"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
.split22:10 %shl_ln54_24_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1193, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_24_mid1"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="39" op_0_bw="38">
<![CDATA[
.split22:11 %sext_ln54_14 = sext i38 %shl_ln54_24_mid1

]]></Node>
<StgValue><ssdm name="sext_ln54_14"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="36" op_0_bw="36" op_1_bw="33" op_2_bw="3">
<![CDATA[
.split22:12 %shl_ln54_25_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1193, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_25_mid1"/></StgValue>
</operation>

<operation id="525" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="39" op_0_bw="36">
<![CDATA[
.split22:13 %sext_ln54_15 = sext i36 %shl_ln54_25_mid1

]]></Node>
<StgValue><ssdm name="sext_ln54_15"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split22:14 %sub_ln54_15 = sub i39 %sext_ln54_14, i39 %sext_ln54_15

]]></Node>
<StgValue><ssdm name="sub_ln54_15"/></StgValue>
</operation>

<operation id="527" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split22:15 %select_ln1193_2 = select i1 %icmp_ln1195, i39 %sub_ln54_15, i39 %sub_ln54_11

]]></Node>
<StgValue><ssdm name="select_ln1193_2"/></StgValue>
</operation>

<operation id="528" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split22:17 %select_ln1193_3 = select i1 %icmp_ln1195, i33 %add_ln1193, i33 %j_6

]]></Node>
<StgValue><ssdm name="select_ln1193_3"/></StgValue>
</operation>

<operation id="529" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="2">
<![CDATA[
.split22:18 %zext_ln1197 = zext i2 %select_ln1193

]]></Node>
<StgValue><ssdm name="zext_ln1197"/></StgValue>
</operation>

<operation id="530" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split22:19 %add_ln1197_1 = add i10 %sub_ln1197_1, i10 %zext_ln1197

]]></Node>
<StgValue><ssdm name="add_ln1197_1"/></StgValue>
</operation>

<operation id="531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split22:23 %tmp_113 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_7, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="532" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split22:24 %tmp1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_113, i2 %select_ln1193, i3 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="39" op_0_bw="17">
<![CDATA[
.split22:25 %sext_ln54_16 = sext i17 %tmp1

]]></Node>
<StgValue><ssdm name="sext_ln54_16"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split22:26 %add_ln54_5 = add i39 %sext_ln54_16, i39 %select_ln1193_2

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split22:45 %add_ln1195 = add i2 %select_ln1193, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1195"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="39">
<![CDATA[
.split22:27 %sext_ln1197 = sext i39 %add_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln1197"/></StgValue>
</operation>

<operation id="537" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="129" op_0_bw="64">
<![CDATA[
.split22:28 %zext_ln1197_4 = zext i64 %sext_ln1197

]]></Node>
<StgValue><ssdm name="zext_ln1197_4"/></StgValue>
</operation>

<operation id="538" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split22:29 %mul_ln1197 = mul i129 %zext_ln1197_4, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln1197"/></StgValue>
</operation>

<operation id="539" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split22:30 %tmp_133 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1197, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="540" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="60">
<![CDATA[
.split22:31 %zext_ln1197_5 = zext i60 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln1197_5"/></StgValue>
</operation>

<operation id="541" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:32 %GDarray_addr_5 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1197_5

]]></Node>
<StgValue><ssdm name="GDarray_addr_5"/></StgValue>
</operation>

<operation id="542" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="192" op_0_bw="11">
<![CDATA[
.split22:33 %GDarray_load_5 = load i11 %GDarray_addr_5

]]></Node>
<StgValue><ssdm name="GDarray_load_5"/></StgValue>
</operation>

<operation id="543" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split22:34 %tmp_124 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1197, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split22:35 %shl_ln1197_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_124, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1197_1"/></StgValue>
</operation>

<operation id="545" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split22:36 %shl_ln1197_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_133, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1197_2"/></StgValue>
</operation>

<operation id="546" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="63">
<![CDATA[
.split22:37 %zext_ln1197_1 = zext i63 %shl_ln1197_2

]]></Node>
<StgValue><ssdm name="zext_ln1197_1"/></StgValue>
</operation>

<operation id="547" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:38 %sub_ln1197 = sub i64 %zext_ln1197_1, i64 %shl_ln1197_1

]]></Node>
<StgValue><ssdm name="sub_ln1197"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:39 %add_ln1197 = add i64 %sub_ln1197, i64 %sext_ln1197

]]></Node>
<StgValue><ssdm name="add_ln1197"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="549" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1193_3_VITIS_LOOP_1195_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="550" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split22:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="10">
<![CDATA[
.split22:20 %zext_ln1197_2 = zext i10 %add_ln1197_1

]]></Node>
<StgValue><ssdm name="zext_ln1197_2"/></StgValue>
</operation>

<operation id="552" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:21 %temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln1197_2

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:22 %specloopname_ln1195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln1195"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="192" op_0_bw="11">
<![CDATA[
.split22:33 %GDarray_load_5 = load i11 %GDarray_addr_5

]]></Node>
<StgValue><ssdm name="GDarray_load_5"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split22:40 %shl_ln6 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1197, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="192" op_0_bw="67">
<![CDATA[
.split22:41 %zext_ln1197_3 = zext i67 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln1197_3"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split22:42 %lshr_ln1197 = lshr i192 %GDarray_load_5, i192 %zext_ln1197_3

]]></Node>
<StgValue><ssdm name="lshr_ln1197"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="192">
<![CDATA[
.split22:43 %trunc_ln1197_2 = trunc i192 %lshr_ln1197

]]></Node>
<StgValue><ssdm name="trunc_ln1197_2"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split22:44 %store_ln1197 = store i64 %trunc_ln1197_2, i10 %temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln1197"/></StgValue>
</operation>

<operation id="560" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
.split22:46 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="561" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit397:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="562" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:0 %sext_ln1181 = sext i32 %j_3

]]></Node>
<StgValue><ssdm name="sext_ln1181"/></StgValue>
</operation>

<operation id="563" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph:1 %sext_ln1181_1 = sext i32 %j_3

]]></Node>
<StgValue><ssdm name="sext_ln1181_1"/></StgValue>
</operation>

<operation id="564" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="32">
<![CDATA[
.lr.ph:2 %sext_ln1181_2 = sext i32 %j_3

]]></Node>
<StgValue><ssdm name="sext_ln1181_2"/></StgValue>
</operation>

<operation id="565" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph:3 %sext_ln1181_3 = sext i32 %right_bound

]]></Node>
<StgValue><ssdm name="sext_ln1181_3"/></StgValue>
</operation>

<operation id="566" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph:4 %add_ln1181 = add i33 %sext_ln1181_3, i33 1

]]></Node>
<StgValue><ssdm name="add_ln1181"/></StgValue>
</operation>

<operation id="567" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="34" op_0_bw="33">
<![CDATA[
.lr.ph:5 %sext_ln1181_4 = sext i33 %add_ln1181

]]></Node>
<StgValue><ssdm name="sext_ln1181_4"/></StgValue>
</operation>

<operation id="568" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.lr.ph:6 %sub_ln1181 = sub i34 %sext_ln1181_4, i34 %sext_ln1181_2

]]></Node>
<StgValue><ssdm name="sub_ln1181"/></StgValue>
</operation>

<operation id="569" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph:7 %icmp_ln1181_1 = icmp_ne  i33 %add_ln1181, i33 %sext_ln1181_1

]]></Node>
<StgValue><ssdm name="icmp_ln1181_1"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
.lr.ph:8 %select_ln1181 = select i1 %icmp_ln1181_1, i34 %sub_ln1181, i34 1

]]></Node>
<StgValue><ssdm name="select_ln1181"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph:9 %shl_ln54_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph:10 %zext_ln54_5 = zext i16 %shl_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph:11 %shl_ln54_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="574" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph:12 %zext_ln54_6 = zext i14 %shl_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="575" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph:13 %sub_ln54_6 = sub i17 %zext_ln54_5, i17 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="576" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="34">
<![CDATA[
.lr.ph:14 %sext_ln1181_5 = sext i34 %select_ln1181

]]></Node>
<StgValue><ssdm name="sext_ln1181_5"/></StgValue>
</operation>

<operation id="577" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="66" op_0_bw="64">
<![CDATA[
.lr.ph:15 %zext_ln1181 = zext i64 %sext_ln1181_5

]]></Node>
<StgValue><ssdm name="zext_ln1181"/></StgValue>
</operation>

<operation id="578" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
.lr.ph:16 %mul_ln1181 = mul i66 %zext_ln1181, i66 3

]]></Node>
<StgValue><ssdm name="mul_ln1181"/></StgValue>
</operation>

<operation id="579" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:17 %br_ln1181 = br void

]]></Node>
<StgValue><ssdm name="br_ln1181"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="580" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="66" op_0_bw="66" op_1_bw="0" op_2_bw="66" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i66 0, void %.lr.ph, i66 %add_ln1181_2, void %.split17

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="581" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %temp_size = phi i64 0, void %.lr.ph, i64 %select_ln1181_1, void %.split17

]]></Node>
<StgValue><ssdm name="temp_size"/></StgValue>
</operation>

<operation id="582" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %j_5 = phi i64 %sext_ln1181, void %.lr.ph, i64 %select_ln1181_2, void %.split17

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="583" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %z = phi i2 0, void %.lr.ph, i2 %add_ln1183, void %.split17

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="584" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
:4 %add_ln1181_2 = add i66 %indvar_flatten, i66 1

]]></Node>
<StgValue><ssdm name="add_ln1181_2"/></StgValue>
</operation>

<operation id="585" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %shl_ln54 = shl i64 %j_5, i64 5

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="586" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %shl_ln54_12 = shl i64 %j_5, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln54_12"/></StgValue>
</operation>

<operation id="587" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %sub_ln54_10 = sub i64 %shl_ln54, i64 %shl_ln54_12

]]></Node>
<StgValue><ssdm name="sub_ln54_10"/></StgValue>
</operation>

<operation id="588" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="589" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
:9 %icmp_ln1181_2 = icmp_eq  i66 %indvar_flatten, i66 %mul_ln1181

]]></Node>
<StgValue><ssdm name="icmp_ln1181_2"/></StgValue>
</operation>

<operation id="590" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1181 = br i1 %icmp_ln1181_2, void %.split17, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1181"/></StgValue>
</operation>

<operation id="591" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:0 %add_ln1187 = add i64 %temp_size, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1187"/></StgValue>
</operation>

<operation id="592" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:1 %add_ln1181_1 = add i64 %j_5, i64 1

]]></Node>
<StgValue><ssdm name="add_ln1181_1"/></StgValue>
</operation>

<operation id="593" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split17:3 %icmp_ln1183 = icmp_eq  i2 %z, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1183"/></StgValue>
</operation>

<operation id="594" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split17:4 %select_ln1170 = select i1 %icmp_ln1183, i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="select_ln1170"/></StgValue>
</operation>

<operation id="595" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:5 %shl_ln54_19 = shl i64 %add_ln1181_1, i64 5

]]></Node>
<StgValue><ssdm name="shl_ln54_19"/></StgValue>
</operation>

<operation id="596" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:6 %shl_ln54_20 = shl i64 %add_ln1181_1, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln54_20"/></StgValue>
</operation>

<operation id="597" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:7 %sub_ln54_14 = sub i64 %shl_ln54_19, i64 %shl_ln54_20

]]></Node>
<StgValue><ssdm name="sub_ln54_14"/></StgValue>
</operation>

<operation id="598" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:8 %select_ln1170_1 = select i1 %icmp_ln1183, i64 %sub_ln54_14, i64 %sub_ln54_10

]]></Node>
<StgValue><ssdm name="select_ln1170_1"/></StgValue>
</operation>

<operation id="599" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:10 %select_ln1181_1 = select i1 %icmp_ln1183, i64 %add_ln1187, i64 %temp_size

]]></Node>
<StgValue><ssdm name="select_ln1181_1"/></StgValue>
</operation>

<operation id="600" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="64">
<![CDATA[
.split17:11 %trunc_ln1185 = trunc i64 %select_ln1181_1

]]></Node>
<StgValue><ssdm name="trunc_ln1185"/></StgValue>
</operation>

<operation id="601" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="64">
<![CDATA[
.split17:12 %trunc_ln1185_1 = trunc i64 %select_ln1181_1

]]></Node>
<StgValue><ssdm name="trunc_ln1185_1"/></StgValue>
</operation>

<operation id="602" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split17:13 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1185_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="603" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:14 %sub_ln1185_1 = sub i10 %p_shl_cast, i10 %trunc_ln1185

]]></Node>
<StgValue><ssdm name="sub_ln1185_1"/></StgValue>
</operation>

<operation id="604" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:15 %select_ln1181_2 = select i1 %icmp_ln1183, i64 %add_ln1181_1, i64 %j_5

]]></Node>
<StgValue><ssdm name="select_ln1181_2"/></StgValue>
</operation>

<operation id="605" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="2">
<![CDATA[
.split17:16 %zext_ln1185 = zext i2 %select_ln1170

]]></Node>
<StgValue><ssdm name="zext_ln1185"/></StgValue>
</operation>

<operation id="606" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:17 %add_ln1185_1 = add i10 %sub_ln1185_1, i10 %zext_ln1185

]]></Node>
<StgValue><ssdm name="add_ln1185_1"/></StgValue>
</operation>

<operation id="607" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:21 %tmp_112 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_6, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="608" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="2" op_3_bw="3">
<![CDATA[
.split17:22 %tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_112, i2 %select_ln1170, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="609" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="17">
<![CDATA[
.split17:23 %sext_ln54_13 = sext i17 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln54_13"/></StgValue>
</operation>

<operation id="610" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:24 %add_ln54_4 = add i64 %sext_ln54_13, i64 %select_ln1170_1

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="611" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split17:42 %add_ln1183 = add i2 %select_ln1170, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1183"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="612" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="129" op_0_bw="64">
<![CDATA[
.split17:25 %zext_ln1185_4 = zext i64 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln1185_4"/></StgValue>
</operation>

<operation id="613" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split17:26 %mul_ln1185 = mul i129 %zext_ln1185_4, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln1185"/></StgValue>
</operation>

<operation id="614" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:27 %tmp_132 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1185, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="615" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="60">
<![CDATA[
.split17:28 %zext_ln1185_5 = zext i60 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln1185_5"/></StgValue>
</operation>

<operation id="616" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:29 %GDarray_addr_4 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1185_5

]]></Node>
<StgValue><ssdm name="GDarray_addr_4"/></StgValue>
</operation>

<operation id="617" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="192" op_0_bw="11">
<![CDATA[
.split17:30 %GDarray_load_4 = load i11 %GDarray_addr_4

]]></Node>
<StgValue><ssdm name="GDarray_load_4"/></StgValue>
</operation>

<operation id="618" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:31 %tmp_122 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1185, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="619" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split17:32 %shl_ln1185_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_122, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1185_1"/></StgValue>
</operation>

<operation id="620" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split17:33 %shl_ln1185_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_132, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1185_2"/></StgValue>
</operation>

<operation id="621" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="63">
<![CDATA[
.split17:34 %zext_ln1185_1 = zext i63 %shl_ln1185_2

]]></Node>
<StgValue><ssdm name="zext_ln1185_1"/></StgValue>
</operation>

<operation id="622" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:35 %sub_ln1185 = sub i64 %zext_ln1185_1, i64 %shl_ln1185_1

]]></Node>
<StgValue><ssdm name="sub_ln1185"/></StgValue>
</operation>

<operation id="623" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:36 %add_ln1185 = add i64 %sub_ln1185, i64 %add_ln54_4

]]></Node>
<StgValue><ssdm name="add_ln1185"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="624" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1181_1_VITIS_LOOP_1183_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="625" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split17:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="626" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="10">
<![CDATA[
.split17:18 %zext_ln1185_3 = zext i10 %add_ln1185_1

]]></Node>
<StgValue><ssdm name="zext_ln1185_3"/></StgValue>
</operation>

<operation id="627" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:19 %temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln1185_3

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="628" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:20 %specloopname_ln1183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln1183"/></StgValue>
</operation>

<operation id="629" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="192" op_0_bw="11">
<![CDATA[
.split17:30 %GDarray_load_4 = load i11 %GDarray_addr_4

]]></Node>
<StgValue><ssdm name="GDarray_load_4"/></StgValue>
</operation>

<operation id="630" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split17:37 %shl_ln5 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1185, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="631" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="192" op_0_bw="67">
<![CDATA[
.split17:38 %zext_ln1185_2 = zext i67 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln1185_2"/></StgValue>
</operation>

<operation id="632" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split17:39 %lshr_ln1185 = lshr i192 %GDarray_load_4, i192 %zext_ln1185_2

]]></Node>
<StgValue><ssdm name="lshr_ln1185"/></StgValue>
</operation>

<operation id="633" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="192">
<![CDATA[
.split17:40 %trunc_ln1185_2 = trunc i192 %lshr_ln1185

]]></Node>
<StgValue><ssdm name="trunc_ln1185_2"/></StgValue>
</operation>

<operation id="634" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split17:41 %store_ln1185 = store i64 %trunc_ln1185_2, i10 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln1185"/></StgValue>
</operation>

<operation id="635" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1181_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
.split17:43 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="636" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch43:2 %store_ln7 = store i64 9223372036854775808, i8 %init_patch3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="637" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch43:3 %br_ln0 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="638" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch42:2 %store_ln7 = store i64 9223372036854775808, i8 %init_patch2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="639" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch42:3 %br_ln0 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="640" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch41:2 %store_ln7 = store i64 9223372036854775808, i8 %init_patch1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="641" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch41:3 %br_ln0 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="642" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch40:2 %store_ln7 = store i64 9223372036854775808, i8 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="643" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch40:3 %br_ln0 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="644" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch44:2 %store_ln7 = store i64 9223372036854775808, i8 %init_patch4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="645" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch44:3 %br_ln0 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge37:0 %br_ln13 = br void

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="647" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i8 %add_ln13, void %._crit_edge13, i8 0, void %._crit_edge37

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="648" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln13 = add i8 %i_10, i8 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="649" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="8">
<![CDATA[
:2 %i_10_cast = zext i8 %i_10

]]></Node>
<StgValue><ssdm name="i_10_cast"/></StgValue>
</operation>

<operation id="650" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="651" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln13 = icmp_eq  i32 %i_10_cast, i32 %temp_size_4

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="652" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln13 = br i1 %icmp_ln13, void %.split13, void %_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="653" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="8">
<![CDATA[
.split13:0 %zext_ln17 = zext i8 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="654" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split13:1 %tmp_128 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="655" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split13:2 %sub_ln17 = sub i10 %tmp_128, i10 %zext_ln17

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="656" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="10">
<![CDATA[
.split13:3 %zext_ln17_1 = zext i10 %sub_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="657" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="10">
<![CDATA[
.split13:4 %trunc_ln17 = trunc i10 %sub_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="658" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:5 %temp_addr_4 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="659" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split13:6 %add_ln17 = add i10 %sub_ln17, i10 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="660" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="10">
<![CDATA[
.split13:7 %zext_ln17_2 = zext i10 %add_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="661" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:8 %temp_addr_5 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:12 %init_patch_addr_3 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="init_patch_addr_3"/></StgValue>
</operation>

<operation id="663" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:13 %init_patch_addr_4 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="init_patch_addr_4"/></StgValue>
</operation>

<operation id="664" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:18 %init_patch1_addr_3 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="init_patch1_addr_3"/></StgValue>
</operation>

<operation id="665" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:19 %init_patch1_addr_4 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="init_patch1_addr_4"/></StgValue>
</operation>

<operation id="666" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:22 %init_patch2_addr_3 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="init_patch2_addr_3"/></StgValue>
</operation>

<operation id="667" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:23 %init_patch2_addr_4 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="init_patch2_addr_4"/></StgValue>
</operation>

<operation id="668" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:26 %init_patch3_addr_3 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="init_patch3_addr_3"/></StgValue>
</operation>

<operation id="669" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:27 %init_patch3_addr_4 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="init_patch3_addr_4"/></StgValue>
</operation>

<operation id="670" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:30 %init_patch4_addr_3 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="init_patch4_addr_3"/></StgValue>
</operation>

<operation id="671" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:31 %init_patch4_addr_4 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="init_patch4_addr_4"/></StgValue>
</operation>

<operation id="672" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10">
<![CDATA[
.split13:35 %temp_load = load i10 %temp_addr_4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="673" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="10">
<![CDATA[
.split13:36 %temp_load_1 = load i10 %temp_addr_5

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="674" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="8">
<![CDATA[
.split139:0 %init_patch_load = load i8 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="init_patch_load"/></StgValue>
</operation>

<operation id="675" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="8">
<![CDATA[
.split139:1 %init_patch1_load = load i8 %init_patch1_addr_1

]]></Node>
<StgValue><ssdm name="init_patch1_load"/></StgValue>
</operation>

<operation id="676" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="8">
<![CDATA[
.split139:2 %init_patch2_load = load i8 %init_patch2_addr_1

]]></Node>
<StgValue><ssdm name="init_patch2_load"/></StgValue>
</operation>

<operation id="677" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="8">
<![CDATA[
.split139:3 %init_patch3_load = load i8 %init_patch3_addr_1

]]></Node>
<StgValue><ssdm name="init_patch3_load"/></StgValue>
</operation>

<operation id="678" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="8">
<![CDATA[
.split139:4 %init_patch4_load = load i8 %init_patch4_addr_1

]]></Node>
<StgValue><ssdm name="init_patch4_load"/></StgValue>
</operation>

<operation id="679" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:0 %init_patch_load_1 = load i8 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_load_1"/></StgValue>
</operation>

<operation id="680" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:1 %init_patch1_load_1 = load i8 %init_patch1_addr_2

]]></Node>
<StgValue><ssdm name="init_patch1_load_1"/></StgValue>
</operation>

<operation id="681" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:2 %init_patch2_load_1 = load i8 %init_patch2_addr_2

]]></Node>
<StgValue><ssdm name="init_patch2_load_1"/></StgValue>
</operation>

<operation id="682" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:3 %init_patch3_load_1 = load i8 %init_patch3_addr_2

]]></Node>
<StgValue><ssdm name="init_patch3_load_1"/></StgValue>
</operation>

<operation id="683" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:4 %init_patch4_load_1 = load i8 %init_patch4_addr_2

]]></Node>
<StgValue><ssdm name="init_patch4_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="684" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split13:9 %add_ln17_1 = add i10 %sub_ln17, i10 2

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="685" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="10">
<![CDATA[
.split13:10 %zext_ln17_3 = zext i10 %add_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="686" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:11 %temp_addr_6 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="687" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:14 %init_patch_addr_5 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="init_patch_addr_5"/></StgValue>
</operation>

<operation id="688" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:20 %init_patch1_addr_5 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="init_patch1_addr_5"/></StgValue>
</operation>

<operation id="689" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:24 %init_patch2_addr_5 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="init_patch2_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:28 %init_patch3_addr_5 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="init_patch3_addr_5"/></StgValue>
</operation>

<operation id="691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:32 %init_patch4_addr_5 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="init_patch4_addr_5"/></StgValue>
</operation>

<operation id="692" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10">
<![CDATA[
.split13:35 %temp_load = load i10 %temp_addr_4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="10">
<![CDATA[
.split13:36 %temp_load_1 = load i10 %temp_addr_5

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="694" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="10">
<![CDATA[
.split13:37 %temp_load_2 = load i10 %temp_addr_6

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="695" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch18:0 %store_ln17 = store i64 %temp_load, i8 %init_patch3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="696" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch18:1 %store_ln17 = store i64 %temp_load_1, i8 %init_patch3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="697" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch17:0 %store_ln17 = store i64 %temp_load, i8 %init_patch2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="698" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch17:1 %store_ln17 = store i64 %temp_load_1, i8 %init_patch2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="699" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch16:0 %store_ln17 = store i64 %temp_load, i8 %init_patch1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="700" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch16:1 %store_ln17 = store i64 %temp_load_1, i8 %init_patch1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="701" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch15:0 %store_ln17 = store i64 %temp_load, i8 %init_patch_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="702" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch15:1 %store_ln17 = store i64 %temp_load_1, i8 %init_patch_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="703" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch19:0 %store_ln17 = store i64 %temp_load, i8 %init_patch4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="704" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch19:1 %store_ln17 = store i64 %temp_load_1, i8 %init_patch4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="705" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="8">
<![CDATA[
.split139:0 %init_patch_load = load i8 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="init_patch_load"/></StgValue>
</operation>

<operation id="706" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="8">
<![CDATA[
.split139:1 %init_patch1_load = load i8 %init_patch1_addr_1

]]></Node>
<StgValue><ssdm name="init_patch1_load"/></StgValue>
</operation>

<operation id="707" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="8">
<![CDATA[
.split139:2 %init_patch2_load = load i8 %init_patch2_addr_1

]]></Node>
<StgValue><ssdm name="init_patch2_load"/></StgValue>
</operation>

<operation id="708" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="8">
<![CDATA[
.split139:3 %init_patch3_load = load i8 %init_patch3_addr_1

]]></Node>
<StgValue><ssdm name="init_patch3_load"/></StgValue>
</operation>

<operation id="709" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="8">
<![CDATA[
.split139:4 %init_patch4_load = load i8 %init_patch4_addr_1

]]></Node>
<StgValue><ssdm name="init_patch4_load"/></StgValue>
</operation>

<operation id="710" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.split139:5 %tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %init_patch_load, i64 %init_patch1_load, i64 %init_patch2_load, i64 %init_patch3_load, i64 %init_patch4_load, i3 %trunc_ln5

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="711" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:0 %init_patch_load_1 = load i8 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_load_1"/></StgValue>
</operation>

<operation id="712" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:1 %init_patch1_load_1 = load i8 %init_patch1_addr_2

]]></Node>
<StgValue><ssdm name="init_patch1_load_1"/></StgValue>
</operation>

<operation id="713" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:2 %init_patch2_load_1 = load i8 %init_patch2_addr_2

]]></Node>
<StgValue><ssdm name="init_patch2_load_1"/></StgValue>
</operation>

<operation id="714" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:3 %init_patch3_load_1 = load i8 %init_patch3_addr_2

]]></Node>
<StgValue><ssdm name="init_patch3_load_1"/></StgValue>
</operation>

<operation id="715" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge12:4 %init_patch4_load_1 = load i8 %init_patch4_addr_2

]]></Node>
<StgValue><ssdm name="init_patch4_load_1"/></StgValue>
</operation>

<operation id="716" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
._crit_edge12:5 %tmp_117 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %init_patch_load_1, i64 %init_patch1_load_1, i64 %init_patch2_load_1, i64 %init_patch3_load_1, i64 %init_patch4_load_1, i3 %trunc_ln5

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="717" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split13:15 %add_ln20 = add i8 %trunc_ln17, i8 48

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="718" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="8">
<![CDATA[
.split13:16 %zext_ln20 = zext i8 %add_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="719" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:17 %init_patch_addr_6 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="init_patch_addr_6"/></StgValue>
</operation>

<operation id="720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:21 %init_patch1_addr_6 = getelementptr i64 %init_patch1, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="init_patch1_addr_6"/></StgValue>
</operation>

<operation id="721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:25 %init_patch2_addr_6 = getelementptr i64 %init_patch2, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="init_patch2_addr_6"/></StgValue>
</operation>

<operation id="722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:29 %init_patch3_addr_6 = getelementptr i64 %init_patch3, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="init_patch3_addr_6"/></StgValue>
</operation>

<operation id="723" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13:33 %init_patch4_addr_6 = getelementptr i64 %init_patch4, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="init_patch4_addr_6"/></StgValue>
</operation>

<operation id="724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:34 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="725" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="10">
<![CDATA[
.split13:37 %temp_load_2 = load i10 %temp_addr_6

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split13:38 %switch_ln17 = switch i3 %trunc_ln5, void %branch19, i3 0, void %branch15, i3 1, void %branch16, i3 2, void %branch17, i3 3, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="727" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch18:2 %store_ln17 = store i64 %temp_load_2, i8 %init_patch3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="728" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch18:3 %store_ln20 = store i64 %temp_load_2, i8 %init_patch3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="729" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch18:4 %br_ln0 = br void %.split139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="730" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch17:2 %store_ln17 = store i64 %temp_load_2, i8 %init_patch2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="731" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch17:3 %store_ln20 = store i64 %temp_load_2, i8 %init_patch2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="732" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch17:4 %br_ln0 = br void %.split139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="733" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch16:2 %store_ln17 = store i64 %temp_load_2, i8 %init_patch1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="734" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch16:3 %store_ln20 = store i64 %temp_load_2, i8 %init_patch1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="735" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch16:4 %br_ln0 = br void %.split139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="736" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch15:2 %store_ln17 = store i64 %temp_load_2, i8 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="737" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch15:3 %store_ln20 = store i64 %temp_load_2, i8 %init_patch_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="738" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch15:4 %br_ln0 = br void %.split139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="739" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch19:2 %store_ln17 = store i64 %temp_load_2, i8 %init_patch4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="740" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch19:3 %store_ln20 = store i64 %temp_load_2, i8 %init_patch4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="741" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch19:4 %br_ln0 = br void %.split139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="742" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split139:6 %icmp_ln22 = icmp_slt  i64 %temp_load_2, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split139:7 %br_ln22 = br i1 %icmp_ln22, void %._crit_edge12, void

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:0 %switch_ln23 = switch i3 %trunc_ln5, void %branch34, i3 0, void %branch30, i3 1, void %branch31, i3 2, void %branch32, i3 3, void %branch33

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="745" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge12:6 %icmp_ln24 = icmp_sgt  i64 %temp_load_2, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="746" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12:7 %br_ln24 = br i1 %icmp_ln24, void %._crit_edge13, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="747" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:0 %switch_ln25 = switch i3 %trunc_ln5, void %branch24, i3 0, void %branch20, i3 1, void %branch21, i3 2, void %branch22, i3 3, void %branch23

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="748" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch33:0 %store_ln23 = store i64 %temp_load_2, i8 %init_patch3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="749" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="750" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch32:0 %store_ln23 = store i64 %temp_load_2, i8 %init_patch2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="752" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch31:0 %store_ln23 = store i64 %temp_load_2, i8 %init_patch1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="753" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch30:0 %store_ln23 = store i64 %temp_load_2, i8 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="756" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch34:0 %store_ln23 = store i64 %temp_load_2, i8 %init_patch4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="757" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="758" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln23 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="759" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch23:0 %store_ln25 = store i64 %temp_load_2, i8 %init_patch3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="760" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="761" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch22:0 %store_ln25 = store i64 %temp_load_2, i8 %init_patch2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="762" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="2"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="763" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch21:0 %store_ln25 = store i64 %temp_load_2, i8 %init_patch1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="764" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="765" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln25 = store i64 %temp_load_2, i8 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="766" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="767" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch24:0 %store_ln25 = store i64 %temp_load_2, i8 %init_patch4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="768" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln5" val="!0"/>
<literal name="trunc_ln5" val="!1"/>
<literal name="trunc_ln5" val="!2"/>
<literal name="trunc_ln5" val="!3"/>
<literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln25 = br void %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="771" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit:0 %mrv = insertvalue i64 <undef>, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="772" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit:1 %mrv_1 = insertvalue i64 %mrv, i32 %add_ln1245

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="773" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="64">
<![CDATA[
_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit:2 %ret_ln1246 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln1246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
