{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"1382,-21",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR3 -pg 1 -lvl 9 -x 2740 -y 70 -defaultsOSRD
preplace port pcie_clkin -pg 1 -lvl 0 -x -10 -y 820 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 9 -x 2740 -y 850 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace port port-id_pci_reset -pg 1 -lvl 0 -x -10 -y 890 -defaultsOSRD
preplace portBus LED_A1 -pg 1 -lvl 9 -x 2740 -y 1450 -defaultsOSRD
preplace portBus LED_A2 -pg 1 -lvl 9 -x 2740 -y 1230 -defaultsOSRD
preplace portBus LED_A3 -pg 1 -lvl 9 -x 2740 -y 1170 -defaultsOSRD
preplace portBus LED_A4 -pg 1 -lvl 9 -x 2740 -y 150 -defaultsOSRD
preplace portBus pcie_clkreq_l -pg 1 -lvl 9 -x 2740 -y 1570 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 8 -x 2530 -y 110 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1040 -y 330 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 2530 -y 1570 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 5 -x 1430 -y 150 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 7 -x 2200 -y 270 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -x 480 -y 820 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 6 -x 1840 -y 890 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 4 -x 1040 -y 990 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 4 -x 1040 -y 1170 -defaultsOSRD
preplace inst axis_clock_converter_2 -pg 1 -lvl 6 -x 1840 -y 1190 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 730 -y 1330 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 1 -x 170 -y 1170 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 5 -x 1430 -y 990 -defaultsOSRD
preplace inst ATA8_0 -pg 1 -lvl 5 -x 1430 -y 1190 -defaultsOSRD
preplace netloc M00_ARESETN_1 1 4 3 NJ 330 NJ 330 NJ
preplace netloc S00_ACLK_1 1 3 4 850 850 1230 850 1650 1050 2020
preplace netloc S00_ARESETN_1 1 3 4 860 860 1220 860 1640 1060 2040
preplace netloc clk_wiz_0_clk_out1 1 3 3 830 890 1200J 1320 1670
preplace netloc mig_7series_0_init_calib_complete 1 8 1 2700J 150n
preplace netloc mig_7series_0_ui_clk 1 6 3 2050 0 NJ 0 2690
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 6 870 -10 NJ -10 NJ -10 NJ -10 NJ -10 2700
preplace netloc pci_reset_1 1 0 6 10J 1110 N 1110 NJ 1110 840 870 1210J 870 1630J
preplace netloc util_ds_buf_IBUF_OUT 1 2 4 630J 840 N 840 NJ 840 1660J
preplace netloc util_vector_logic_1_Res 1 1 4 NJ 1170 620 1260 820 1270 1240
preplace netloc xdma_0_user_lnk_up 1 6 3 NJ 880 NJ 880 2700J
preplace netloc xlconstant_1_dout 1 8 1 NJ 1570
preplace netloc xlconstant_2_dout 1 5 3 NJ 150 NJ 150 2360
preplace netloc ATA8_0_io_AXIST_out 1 5 1 1670 1150n
preplace netloc axi_clock_converter_0_M_AXI 1 4 2 1250 890 1610
preplace netloc axi_interconnect_1_M00_AXI 1 7 1 2350 70n
preplace netloc axis_clock_converter_0_M_AXIS 1 4 1 1190 990n
preplace netloc axis_clock_converter_1_M_AXIS 1 4 1 1230 1150n
preplace netloc axis_clock_converter_2_M_AXIS 1 5 2 1670 1070 2000
preplace netloc diff_clock_rtl_0_1 1 0 2 NJ 820 N
preplace netloc diff_clock_rtl_1_1 1 0 8 NJ 90 N 90 NJ 90 N 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc mig_7series_0_DDR3 1 8 1 2710J 60n
preplace netloc xdma_0_M_AXIS_H2C_0 1 3 4 870 880 N 880 1620 1040 2000
preplace netloc xdma_0_M_AXIS_H2C_1 1 3 4 870 1310 N 1310 N 1310 2010
preplace netloc xdma_0_M_AXI_LITE 1 4 3 1240 740 N 740 2000
preplace netloc xdma_0_pcie_mgt 1 6 3 2030J 850 NJ 850 NJ
levelinfo -pg 1 -10 170 480 730 1040 1430 1840 2200 2530 2740
pagesize -pg 1 -db -bbox -sgen -130 -150 2910 2400
"
}
0
