
---------- Begin Simulation Statistics ----------
final_tick                                13582065500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696284                       # Number of bytes of host memory used
host_op_rate                                    90281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.08                       # Real time elapsed on the host
host_tick_rate                              122273981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013582                       # Number of seconds simulated
sim_ticks                                 13582065500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.803378                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300302                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603862                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              272                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716802                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6951                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.716413                       # CPI: cycles per instruction
system.cpu.discardedOps                         15357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169338                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801054                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454400                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12659988                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368133                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27164131                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14504143                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       111606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239885                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            600                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              50049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67394                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44202                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70238                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50049                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12011584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12011584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            120287                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  120287    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              120287                       # Request fanout histogram
system.membus.respLayer1.occupancy          642254250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           520033500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       359221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12154944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12191744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          112134                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4313216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231926     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    645      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          189992500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         179867997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            802500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  140                       # number of demand (read+write) hits
system.l2.demand_hits::total                      156                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                 140                       # number of overall hits
system.l2.overall_hits::total                     156                       # number of overall hits
system.l2.demand_misses::.cpu.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             119771                       # number of demand (read+write) misses
system.l2.demand_misses::total                 120290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               519                       # number of overall misses
system.l2.overall_misses::.cpu.data            119771                       # number of overall misses
system.l2.overall_misses::total                120290                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9872449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9912786500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9872449500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9912786500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           119911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120446                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          119911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120446                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77720.616570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82427.712050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82407.402943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77720.616570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82427.712050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82407.402943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67394                       # number of writebacks
system.l2.writebacks::total                     67394                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        119768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       119768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           120287                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8674571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8709718500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8674571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8709718500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67720.616570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72428.123539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72407.812149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67720.616570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72428.123539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72407.812149                       # average overall mshr miss latency
system.l2.replacements                         112134                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           62                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            62                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5975698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5975698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85077.849597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85077.849597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5273318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5273318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75077.849597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75077.849597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77720.616570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77720.616570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35147000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35147000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67720.616570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67720.616570                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3896751500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3896751500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.997342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78669.805988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78669.805988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3401253500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3401253500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.997282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68670.573390                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68670.573390                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7210.855740                       # Cycle average of tags in use
system.l2.tags.total_refs                      239774                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.992703                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.402709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.384034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7132.068997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.870614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.880231                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7832                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    360165                       # Number of tag accesses
system.l2.tags.data_accesses                   360165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7665152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7698368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4313216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4313216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          119768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              120287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2445578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         564358344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             566803922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2445578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2445578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      317567015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            317567015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      317567015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2445578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        564358344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            884370938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000836432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              302724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      120287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67394                       # Number of write requests accepted
system.mem_ctrls.readBursts                    120287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4170                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1491936750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  601410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3747224250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12403.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31153.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60391                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                120287                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.458134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.317116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.375376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          998      5.09%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1469      7.49%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          870      4.44%     17.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          679      3.46%     20.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8796     44.85%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          408      2.08%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          480      2.45%     69.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          364      1.86%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5546     28.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.549024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.148018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.354573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2087     49.67%     49.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2029     48.29%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      0.12%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           28      0.67%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      0.07%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.14%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.02%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.14%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           15      0.36%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.07%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6      0.14%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.02%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           10      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.289406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4134     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.14%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52      1.24%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7698048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4312256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7698368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4313216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       317.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    566.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    317.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13578002500                       # Total gap between requests
system.mem_ctrls.avgGap                      72346.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7664832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4312256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2445577.957196569070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 564334783.984070777893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 317496333.676199674606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       119768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13891500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3733332750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 306098061000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26765.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31171.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4541918.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             67473000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35862750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           426457920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173350980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1071932160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3525011670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2247082560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7547171040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.671819                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5786839500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    453440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7341786000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72542400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38557200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           432355560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          178367400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1071932160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4329624810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1569513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7692893130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.400827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4018513250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    453440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9110112250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1162287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1162287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1162287                       # number of overall hits
system.cpu.icache.overall_hits::total         1162287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41858000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41858000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41858000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41858000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000460                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78239.252336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78239.252336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78239.252336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78239.252336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41323000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41323000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77239.252336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77239.252336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77239.252336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77239.252336                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1162287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1162287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78239.252336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78239.252336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41323000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41323000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77239.252336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77239.252336                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.140479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1162822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2173.499065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.140479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.433731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.433731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.483398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4651823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4651823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6988087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6988087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6988194                       # number of overall hits
system.cpu.dcache.overall_hits::total         6988194                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       154218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         154218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       155724                       # number of overall misses
system.cpu.dcache.overall_misses::total        155724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10321435000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10321435000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10321435000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10321435000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021798                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66927.563579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66927.563579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66280.310036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66280.310036                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               555                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.329730                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70010                       # number of writebacks
system.cpu.dcache.writebacks::total             70010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119911                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9940569500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9940569500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10053835499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10053835499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83949.713287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83949.713287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83844.146901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83844.146901                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5638610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5638610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3908697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3908697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81113.503362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81113.503362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48165                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48165                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3859417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3859417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80129.087512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80129.087512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1349477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1349477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       106030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6412737500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6412737500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.072847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60480.406489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60480.406489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6081152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6081152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86569.370498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86569.370498                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    113265999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113265999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75510.666000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75510.666000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.634866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7108181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.278807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.634866                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.921162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.921162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28695887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28695887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13582065500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
