/*-------top module---------------
//top-down design method 
//This system can be devided to three main module:
//----1,communicate module 
//----2,signal process module
//----3,test module

//date:2017/8
//author:lmj
//version:v1.0

*/

module SDRreceiver
(
	input  clk,			//sample rate of ADC,NCO,Mixer,CIC
	input  clk_fir,	//the sample rate of fir is 20Mhz/200=100Khz
	input  rst_n,
	input  [9:0]  adc_data,	
	
	output [31:0] i_out,		//baseband i-q data
	output [31:0] q_out
);


wire [31:0] phi_inc_i;	//nco phase increase word
assign phi_inc_i=32'h40000000; 
//if fo=5Mhz,M=32,fclk=20Mhz,we can calculate 
//that phi_inc_i=2^30;---phi_inc_i=f0*(2^M)/fclk;

mDSP u_mDSP
(
	.clk(clk),			//sample rate of ADC,NCO,Mixer,CIC
	.clk_fir(clk_fir),	//the sample rate of fir is 20Mhz/200=100Khz
	.rst_n(rst_n),
	.adc_data(adc_data),
	.phi_inc_i(phi_inc_i),
	
	.i_out(i_out),		//baseband i-q data
	.q_out(q_out)

);







endmodule
