// Seed: 3095931830
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wire module_0,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    input tri1 id_8,
    output wand id_9,
    output wor id_10,
    output wor id_11,
    input tri1 id_12,
    input wire id_13,
    output uwire id_14,
    input wand id_15,
    input wire id_16,
    input wire id_17,
    input tri0 id_18,
    output wor id_19,
    output wire id_20,
    output wor id_21,
    output wand id_22,
    output supply1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    output wire id_26,
    input uwire id_27,
    input wire id_28,
    output supply1 id_29,
    input tri id_30,
    output tri1 id_31,
    output wire id_32,
    input wor id_33,
    input supply0 id_34,
    output supply0 id_35,
    input supply0 id_36,
    input wor id_37,
    input tri1 id_38,
    input tri1 id_39
);
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri id_9,
    input wor id_10
);
  wire id_12;
  module_0(
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_9,
      id_5,
      id_8,
      id_9,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_5,
      id_2,
      id_3,
      id_1,
      id_1,
      id_4,
      id_1,
      id_7,
      id_5,
      id_1,
      id_7,
      id_5,
      id_3,
      id_5,
      id_6,
      id_6,
      id_0,
      id_10,
      id_4,
      id_5,
      id_5,
      id_10,
      id_7
  );
  wire id_13;
endmodule
