============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Jun 30 2021  04:23:16 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     121                  
     Required Time:=     879                  
      Launch Clock:-       0                  
         Data Path:-     879                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX4       5 19.2   100   296     296    (-,-) 
  g3358__3372/Y  -       A->Y  F     NAND2X4        1  8.5   102    94     390    (-,-) 
  g3212__2802/Y  -       B->Y  R     NOR2X6         2  9.5    80    72     461    (-,-) 
  g3193__3361/Y  -       B->Y  R     CLKAND2X6      3 18.1    64   106     568    (-,-) 
  g3188/Y        -       A->Y  F     CLKINVX4       1  8.5    49    49     616    (-,-) 
  g3172__6131/Y  -       B->Y  R     NOR2X6         1  8.6    70    52     668    (-,-) 
  g3340__5477/Y  -       A->Y  F     NAND2X6        1  5.1    65    64     733    (-,-) 
  g3161__5526/Y  -       B->Y  F     CLKAND2X3      1  7.4    60   100     833    (-,-) 
  g3155__2398/Y  -       A->Y  R     NAND3X4        1  4.6    62    46     878    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX8       1    -     -     0     879    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      71                  
     Required Time:=     929                  
      Launch Clock:-       0                  
         Data Path:-     928                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFRHQX8       7 29.5    82   312     312    (-,-) 
  g3265__1666/Y   -       A->Y  R     NOR2X6         3 15.5   106    88     400    (-,-) 
  g3259/Y         -       A->Y  F     INVX2          2  7.5    77    78     477    (-,-) 
  g3252__2802/Y   -       B->Y  F     CLKAND2X3      1  8.5    66   108     585    (-,-) 
  g3246__4319/Y   -       B->Y  R     NOR2X6         3 14.7   102    73     658    (-,-) 
  g3243/Y         -       A->Y  F     CLKINVX8      12 31.7    86    78     736    (-,-) 
  g3218__9315/Y   -       A1->Y F     AO22X1         1  4.5   102   192     928    (-,-) 
  LED_reg[14]/D   -       -     F     DFFRX2         1    -     -     0     928    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     139                  
     Required Time:=     861                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     359                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g2/Y           -       AN->Y R     NOR2BX2        1  6.7   130   127     627    (-,-) 
  g3177__8246/Y  -       B0->Y F     AOI31X4        1  4.8   140    68     695    (-,-) 
  g3163__6783/Y  -       B->Y  F     AND2X4         1  6.8    49   126     821    (-,-) 
  g3157__5107/Y  -       C0->Y R     OAI221X4       1  4.6   120    38     859    (-,-) 
  state_reg[0]/D -       -     R     DFFRHQX8       1    -     -     0     859    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (4 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      50                  
     Required Time:=     950                  
      Launch Clock:-       0                  
         Data Path:-     945                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q F     DFFRHQX1       3  9.8   175   322     322    (-,-) 
  g3348__5107/Y  -       B->Y  R     NOR2X2         1  6.3   130   120     442    (-,-) 
  g3202__4319/Y  -       A->Y  R     CLKAND2X6      2 11.7    49   121     563    (-,-) 
  g3181__7410/Y  -       B->Y  F     NAND2X6        1  8.5    79    61     624    (-,-) 
  g3175__5115/Y  -       B->Y  R     NOR2X6         2  8.7    73    62     686    (-,-) 
  g3170/Y        -       A->Y  F     INVX2          2 11.6   107    82     768    (-,-) 
  g3160__8428/Y  -       A1->Y R     OAI21X4        1  5.4    86    81     849    (-,-) 
  g3366/Y        -       B0->Y F     OAI21X2        1  4.6   116    96     945    (-,-) 
  state_reg[2]/D -       -     F     DFFRHQX8       1    -     -     0     945    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (8 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     168                  
     Required Time:=     832                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     324                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3360/Y        -       A->Y  F     CLKINVX4       3 10.2    63    71     698    (-,-) 
  g3236__2398/Y  -       A1->Y R     OAI22X1        1  4.6   208   126     824    (-,-) 
  LED_reg[5]/D   -       -     R     DFFRHQX4       1    -     -     0     824    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (10 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     182                  
     Required Time:=     818                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     308                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3360/Y        -       A->Y  F     CLKINVX4       3 10.2    63    71     698    (-,-) 
  g3211__1617/Y  -       B1->Y R     OAI22X1        1  4.6   208   111     808    (-,-) 
  LED_reg[7]/D   -       -     R     DFFRX4         1    -     -     0     808    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (15 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     128                  
     Required Time:=     872                  
      Launch Clock:-       0                  
         Data Path:-     857                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRHQX8       7 29.5    84   318     318    (-,-) 
  g3265__1666/Y   -       A->Y  F     NOR2X6         3 15.5    68    67     385    (-,-) 
  g3259/Y         -       A->Y  R     INVX2          2  7.5    66    58     443    (-,-) 
  g3252__2802/Y   -       B->Y  R     CLKAND2X3      1  8.4    60   102     544    (-,-) 
  g3246__4319/Y   -       B->Y  F     NOR2X6         3 14.7    69    53     597    (-,-) 
  g3243/Y         -       A->Y  R     CLKINVX8      12 31.7    74    60     658    (-,-) 
  g3208__6131/Y   -       A1->Y R     AO22X1         1  4.7   104   199     857    (-,-) 
  LED_reg[10]/D   -       -     R     DFFRHQX2       1    -     -     0     857    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (17 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3239__1666/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[6]/D   -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (17 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3240__5477/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[8]/D   -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (17 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3209__7482/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[9]/D   -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (17 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3233__2883/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[11]/D  -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (17 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3207__1881/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[12]/D  -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (17 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
     Required Time:=     856                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3232__9945/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[13]/D  -       -     R     DFFRX4         1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (28 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3238__7410/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[1]/D   -       -     R     DFFRHQX4       1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (28 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3234__2346/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[3]/D   -       -     R     DFFRHQX4       1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (28 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3237__6417/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[4]/D   -       -     R     DFFRHQX4       1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (28 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     339                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3210__4733/Y  -       A1->Y R     AO22X1         1  4.6   102   212     839    (-,-) 
  LED_reg[2]/D   -       -     R     DFFRHQX4       1    -     -     0     839    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (50 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      94                  
     Required Time:=     906                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     357                  
             Slack:=      50                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  R     NAND2X6        1 10.0    47    21     521    (-,-) 
  g3249__3680/Y  -       B->Y  F     NAND2X8       14 38.9   190   118     639    (-,-) 
  g3360/Y        -       A->Y  R     CLKINVX4       3 10.2    78    89     728    (-,-) 
  g3199__5115/Y  -       B0->Y F     OAI2BB1X1      1  4.5   177   128     857    (-,-) 
  LED_reg[0]/D   -       -     F     DFFRX2         1    -     -     0     857    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (84 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     124                  
     Required Time:=     876                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     292                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay             500             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      6 30.8     0     0     500    (-,-) 
  g3250__6131/Y  -       B->Y  F     NAND2X6        1 10.0    89    50     550    (-,-) 
  g3249__3680/Y  -       B->Y  R     NAND2X8       14 38.9   113    77     627    (-,-) 
  g3241__5107/Y  -       B->Y  R     AND2X1         1  4.7    91   165     792    (-,-) 
  LED_reg[15]/D  -       -     R     DFFRHQX1       1    -     -     0     792    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (156 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=     156                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX2       5 20.1   177   344     344    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     344    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (157 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=     157                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     DFFRX2         5 16.4   157   343     343    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     343    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (169 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRX2         4 13.2   134   331     331    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     331    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (175 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     175                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX1       3  9.8   166   325     325    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (177 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     DFFRX4         5 20.4   110   323     323    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     323    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (182 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     182                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX4       8 31.2   142   318     318    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (182 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     182                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     DFFRX4         5 17.9   102   318     318    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (182 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     182                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRX4         5 17.8   101   318     318    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (184 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     184                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRX4         5 16.7    97   316     316    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (189 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=     189                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRX4         4 14.0    88   311     311    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     311    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (194 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     194                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRX4         3 11.7    80   306     306    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (196 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=     196                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRX4         3 10.6    76   304     304    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (204 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX4       5 19.2   100   296     296    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (205 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     295                  
             Slack:=     205                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRHQX4       5 19.0    99   295     295    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     295    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (205 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     295                  
             Slack:=     205                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX4       5 19.0    99   295     295    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     295    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (205 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-     295                  
             Slack:=     205                  

Exceptions/Constraints:
  output_delay             500             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX4       5 18.9    99   295     295    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     295    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

