axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../home/cristian/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
system_with_simple_alu_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ip/system_with_simple_alu_processing_system7_0_0/system_with_simple_alu_processing_system7_0_0_sim_netlist.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
system_with_simple_alu_rst_ps7_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ip/system_with_simple_alu_rst_ps7_0_100M_0/system_with_simple_alu_rst_ps7_0_100M_0_sim_netlist.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
simple_alu_v0_1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ipshared/7426/hdl/simple_alu_v0_1_0_S_AXI.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
simple_alu_v0_1_0.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ipshared/7426/hdl/simple_alu_v0_1_0.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
system_with_simple_alu_simple_alu_0_1.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ip/system_with_simple_alu_simple_alu_0_1/sim/system_with_simple_alu_simple_alu_0_1.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
system_with_simple_alu_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/ip/system_with_simple_alu_auto_pc_0/system_with_simple_alu_auto_pc_0_sim_netlist.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
system_with_simple_alu.v,verilog,xil_defaultlib,../../../bd/system_with_simple_alu/sim/system_with_simple_alu.v,incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/ec67/hdl"incdir="../../../../assignment-2.gen/sources_1/bd/system_with_simple_alu/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
