$ cpu-info

Packages:
    0: Unknown
Microarchitectures:
    4x Cortex-A53
Cores:
    0: 1 processor (0), ARM Cortex-A53
    1: 1 processor (1), ARM Cortex-A53
    2: 1 processor (2), ARM Cortex-A53
    3: 1 processor (3), ARM Cortex-A53
Logical processors (System ID):
    0 (0)
    1 (1)
    2 (2)
    3 (3)

$ isa-info

Instruction sets:
    ARM v8.1 atomics: no
    ARM v8.1 SQRDMLxH: no
    ARM v8.2 FP16 arithmetics: no
    ARM v8.2 FHM: no
    ARM v8.2 BF16: no
    ARM v8.2 Int8 dot product: no
    ARM v8.2 Int8 matrix multiplication: no
    ARM v8.3 JS conversion: no
    ARM v8.3 complex: no
SIMD extensions:
    ARM SVE: no
    ARM SVE 2: no
Cryptography extensions:
    AES: yes
    SHA1: yes
    SHA2: yes
    PMULL: yes
    CRC32: yes

$ cache-info

Max cache size (upper bound): 2097152 bytes
L1 instruction cache: 4 x 16 KB, 2-way set associative (128 sets), 64 byte lines, shared by 1 processors
L1 data cache: 4 x 16 KB, 4-way set associative (64 sets), 64 byte lines, shared by 1 processors
L2 data cache: 256 KB (exclusive), 16-way set associative (256 sets), 64 byte lines, shared by 4 processors
