#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun  3 00:25:08 2020
# Process ID: 15196
# Current directory: D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.runs/synth_1/Top.vds
# Journal file: D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 430.988 ; gain = 98.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:8]
INFO: [Synth 8-3876] $readmem data file 'palall.mem' is read successfully [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:50]
INFO: [Synth 8-6157] synthesizing module 'vga800x600' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/vga800x600.v:9]
	Parameter HACTIVE bound to: 800 - type: integer 
	Parameter HBACKPORCH bound to: 88 - type: integer 
	Parameter HFRONTPORCH bound to: 40 - type: integer 
	Parameter HSYNC bound to: 128 - type: integer 
	Parameter HSYNCSTART bound to: 840 - type: integer 
	Parameter HSYNCEND bound to: 967 - type: integer 
	Parameter LINEEND bound to: 1055 - type: integer 
	Parameter VACTIVE bound to: 600 - type: integer 
	Parameter VBACKPORCH bound to: 23 - type: integer 
	Parameter VFRONTPORCH bound to: 1 - type: integer 
	Parameter VSYNC bound to: 4 - type: integer 
	Parameter VSYNCSTART bound to: 623 - type: integer 
	Parameter VSYNCEND bound to: 626 - type: integer 
	Parameter SCREENEND bound to: 627 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga800x600' (1#1) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/vga800x600.v:9]
INFO: [Synth 8-6157] synthesizing module 'BeeSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartSprites.v:9]
	Parameter BeeWidth bound to: 25 - type: integer 
	Parameter BeeHeight bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BeeRom' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartRom.v:9]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartRom.v:15]
INFO: [Synth 8-3876] $readmem data file 'heart.mem' is read successfully [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartRom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'BeeRom' (2#1) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartRom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BeeSprite' (3#1) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartSprites.v:9]
WARNING: [Synth 8-689] width (11) of port connection 'xx' does not match port width (10) of module 'BeeSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:36]
WARNING: [Synth 8-689] width (11) of port connection 'yy' does not match port width (10) of module 'BeeSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:36]
INFO: [Synth 8-6157] synthesizing module 'BulletBoxSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/BulletBoxSprite.v:9]
	Parameter BulletBoxWidth bound to: 250 - type: integer 
	Parameter BulletBoxHeight bound to: 250 - type: integer 
	Parameter BulletBoxThick bound to: 10 - type: integer 
	Parameter WhiteIdx bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BulletBoxSprite' (4#1) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/BulletBoxSprite.v:9]
WARNING: [Synth 8-689] width (11) of port connection 'xx' does not match port width (10) of module 'BulletBoxSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:43]
WARNING: [Synth 8-689] width (11) of port connection 'yy' does not match port width (10) of module 'BulletBoxSprite' [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Top' (5#1) [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/Top.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.305 ; gain = 154.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.305 ; gain = 154.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.305 ; gain = 154.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.328 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.336 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 821.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartSprites.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.srcs/sources_1/new/HeartSprites.v:43]
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	  13 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module vga800x600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module BeeRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module BeeSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BulletBoxSprite 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[7]' (FDRE) to 'BBSprite/dataout_reg[3]'
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[6]' (FDRE) to 'BBSprite/dataout_reg[3]'
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[5]' (FDRE) to 'BBSprite/dataout_reg[3]'
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[4]' (FDRE) to 'BBSprite/dataout_reg[3]'
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[3]' (FDRE) to 'BBSprite/dataout_reg[2]'
INFO: [Synth 8-3886] merging instance 'BBSprite/dataout_reg[1]' (FDSE) to 'BBSprite/dataout_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\BBSprite/dataout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BBSprite/dataout_reg[2] )
INFO: [Synth 8-3886] merging instance 'BLUE_reg[0]' (FDR) to 'BLUE_reg[2]'
INFO: [Synth 8-3886] merging instance 'GREEN_reg[0]' (FDR) to 'GREEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'RED_reg[0]' (FDR) to 'RED_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/BeeDisplay/BeeVRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 821.336 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 840.984 ; gain = 508.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance BeeDisplay/BeeVRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    28|
|3     |LUT1     |    18|
|4     |LUT2     |    46|
|5     |LUT3     |    28|
|6     |LUT4     |    34|
|7     |LUT5     |    49|
|8     |LUT6     |    60|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    79|
|11    |IBUF     |     6|
|12    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   365|
|2     |  BBSprite   |BulletBoxSprite |     1|
|3     |  BeeDisplay |BeeSprite       |   186|
|4     |    BeeVRom  |BeeRom          |    10|
|5     |  display    |vga800x600      |   147|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 844.047 ; gain = 177.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 844.047 ; gain = 511.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 844.047 ; gain = 524.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/HWLab/UndertaleBasys3/UndertaleBasys3/Undertale.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 00:25:41 2020...
