<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxrtc_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF">iic_rtcc:rtc</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rtc</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="rtc_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sda_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>iic_rtcc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_sda_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iic_rtcc_scl_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IIC_RTCC.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IIC_RTCC.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 11:58:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8593f36</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8593f36</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxrtc_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:24 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8593f36</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 11:58:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:55bc8365</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxrtc_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:24 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:55bc8365</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>rtcc_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:24 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8593f36</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:53:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b8593f36</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_scl_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iic_rtcc_sda_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_rtcc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_rtcc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxrtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/sim/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/sim/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/sim/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/sim/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/axi_iic_0/rtcc_axi_iic_0_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/fifo_generator_0/rtcc_fifo_generator_0_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/sim/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/fifo_generator_1/rtcc_fifo_generator_0_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95a3/src/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/sim/rtcc_rtc_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/sim/rtcc_rtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/sim/rtcc_registers_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/sim/rtcc_axi_controller_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/rtc_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/MISTer/rtc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/rtc/axi_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fifo_generator_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/sim/rtcc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxrtc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_rtcc_i/axi_iic_0/rtcc_axi_iic_0_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_iic_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxrtc_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxrtc_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxrtc_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxrtc_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxrtc_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxrtc_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxrtc_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxrtc_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ed3a69_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad0beff_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32b63321_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5242ea8f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b5fa11a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49c69ee4_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cd37a2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6665e762_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da98445_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b117c54_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d68920c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6c877c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12215ddb_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b4aaad0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f694557_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c037df_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9ccf4c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10955d8e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53d9af40_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49828899_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46d2421d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@632dad3f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e123c72_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23538ecd_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2caa1834_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de4b21f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22194e02_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d9bcac_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547656a3_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2941ee70_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e195fb_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364a07e7_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2998340c_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e8563a7_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@190be926_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fea4735_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d6ea0f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@191745e5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0811f3_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e657470_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b12466_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@348ad1e5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70787dcf_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ebdc04b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c15cb30_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66ef9c52_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ff64459_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f076e2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ebd6548_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@645824e5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@554f1d89_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470c58af_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bfea7d5_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f057074_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7136e4_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cbdb9e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff64065_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8de6e1_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e9f9cb0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c330884_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ead1bdd_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461c7923_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f3a679b_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e23e516_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32085190_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72dacff9_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41f80951_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c52ad36_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@553d97b2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39cb6ff1_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75535a66_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56feba75_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51841a36_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b477178_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2997ffd8_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295d406d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abe3d6a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@695871db_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44813ada_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353a4d71_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16bbebc6_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f6cfde_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f6c5b0d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14d35ef7_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7674c8e0_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6236065d_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62ace845_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8012d2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d34173e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@440b61e2_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f477395_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@260bca11_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20218401_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a7e8aa6_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dc888d3_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@de02716_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52be14ff_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8528c7_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b7d1e29_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b1a0f_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4f774a_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68db0154_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62893ae_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69773c0e_ARCHIVE_LOCATION">v:/ip/zxrtc</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IIC_RTCC.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IIC_RTCC.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e8d3e648"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d3ff7c4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2134adce"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="acdc58fa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
