// Seed: 3393485187
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  logic [7:0] id_3;
  assign id_3[1-1] = id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    output wor id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    input wor id_12
);
  assign id_7 = 1;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_11,
      id_5
  );
  wire id_14;
endmodule
