{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -1.47899,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -0.189479,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.57899,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.73835,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.795465,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.73835,
	"finish__design__instance__count__class:fill_cell": 14712,
	"finish__design__instance__area__class:fill_cell": 24739.9,
	"finish__design__instance__count__class:tap_cell": 411,
	"finish__design__instance__area__class:tap_cell": 109.326,
	"finish__design__instance__count__class:buffer": 1670,
	"finish__design__instance__area__class:buffer": 3890.25,
	"finish__design__instance__count__class:clock_buffer": 136,
	"finish__design__instance__area__class:clock_buffer": 165.452,
	"finish__design__instance__count__class:timing_repair_buffer": 990,
	"finish__design__instance__area__class:timing_repair_buffer": 1249.4,
	"finish__design__instance__count__class:inverter": 385,
	"finish__design__instance__area__class:inverter": 388.36,
	"finish__design__instance__count__class:clock_inverter": 63,
	"finish__design__instance__area__class:clock_inverter": 49.21,
	"finish__design__instance__count__class:timing_repair_inverter": 18,
	"finish__design__instance__area__class:timing_repair_inverter": 23.142,
	"finish__design__instance__count__class:sequential_cell": 562,
	"finish__design__instance__area__class:sequential_cell": 2596.16,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12325,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19573.9,
	"finish__design__instance__count": 31272,
	"finish__design__instance__area": 52785,
	"finish__timing__setup__tns": -7.11856,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.102355,
	"finish__timing__hold__ws": 0.00137597,
	"finish__clock__skew__setup": 0.0139475,
	"finish__clock__skew__hold": 0.0139475,
	"finish__timing__drv__max_slew_limit": 0.385226,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0173379,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 155,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.246939,
	"finish__power__switching__total": 0.254582,
	"finish__power__leakage__total": 0.000804085,
	"finish__power__total": 0.502325,
	"finish__design__io": 388,
	"finish__design__die__area": 62612.4,
	"finish__design__core__area": 52785,
	"finish__design__instance__count": 16560,
	"finish__design__instance__area": 28045.2,
	"finish__design__instance__count__stdcell": 16560,
	"finish__design__instance__area__stdcell": 28045.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.531309,
	"finish__design__instance__utilization__stdcell": 0.531309,
	"finish__design__rows": 164,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 164,
	"finish__design__sites": 198440,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 198440,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}