Analysis & Synthesis report for DE1_SoC_Default
Sun Oct 21 16:20:51 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated
 15. Parameter Settings for User Entity Instance: VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 17. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: vga_controller:vga_ins|ram:R1
 19. Parameter Settings for User Entity Instance: vga_controller:vga_ins|selector_chunk:sc
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "vga_controller:vga_ins|selector_chunk:sc"
 22. Port Connectivity Checks: "vga_controller:vga_ins|ram:R1"
 23. Port Connectivity Checks: "VGA_Audio:u1"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 21 16:20:51 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Default                             ;
; Top-level Entity Name           ; DE1_SoC_Default                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 91                                          ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,144                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Default    ; DE1_SoC_Default    ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library   ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; DE1_SoC_Default.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v            ;           ;
; V/video_sync_generator.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/video_sync_generator.v     ;           ;
; V/vga_controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v           ;           ;
; V/VGA_Audio.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio.v                ; VGA_Audio ;
; V/VGA_Audio/VGA_Audio_0002.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v ; VGA_Audio ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/Reset_Delay.v              ;           ;
; V/img_index.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_index.v                ;           ;
; RAM.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/RAM.sv                       ;           ;
; select_chunk.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv              ;           ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                    ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;           ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                  ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                      ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                      ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                    ;           ;
; db/altsyncram_9fj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/db/altsyncram_9fj1.tdf       ;           ;
; vga_data/index_logo.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/vga_data/index_logo.mif      ;           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1592                           ;
;                                             ;                                ;
; Combinational ALUT usage for logic          ; 2069                           ;
;     -- 7 input functions                    ; 246                            ;
;     -- 6 input functions                    ; 866                            ;
;     -- 5 input functions                    ; 360                            ;
;     -- 4 input functions                    ; 337                            ;
;     -- <=3 input functions                  ; 260                            ;
;                                             ;                                ;
; Dedicated logic registers                   ; 91                             ;
;                                             ;                                ;
; I/O pins                                    ; 72                             ;
; Total MLAB memory bits                      ; 0                              ;
; Total block memory bits                     ; 6144                           ;
;                                             ;                                ;
; Total DSP Blocks                            ; 0                              ;
;                                             ;                                ;
; Total PLLs                                  ; 1                              ;
;     -- PLLs                                 ; 1                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; vga_controller:vga_ins|ADDR[5] ;
; Maximum fan-out                             ; 1010                           ;
; Total fan-out                               ; 11306                          ;
; Average fan-out                             ; 4.84                           ;
+---------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE1_SoC_Default                             ; 2069 (0)            ; 91 (0)                    ; 6144              ; 0          ; 72   ; 0            ; |DE1_SoC_Default                                                                                                                ; DE1_SoC_Default      ; work         ;
;    |Reset_Delay:r0|                          ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|Reset_Delay:r0                                                                                                 ; Reset_Delay          ; work         ;
;    |VGA_Audio:u1|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|VGA_Audio:u1                                                                                                   ; VGA_Audio            ; VGA_Audio    ;
;       |VGA_Audio_0002:vga_audio_inst|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst                                                                     ; VGA_Audio_0002       ; VGA_Audio    ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i                                             ; altera_pll           ; work         ;
;    |vga_controller:vga_ins|                  ; 2045 (21)           ; 70 (46)                   ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins                                                                                         ; vga_controller       ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|img_index:img_index_inst                                                                ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_9fj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated ; altsyncram_9fj1      ; work         ;
;       |ram:R1|                               ; 785 (785)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|ram:R1                                                                                  ; ram                  ; work         ;
;       |selector_chunk:sc|                    ; 1206 (1206)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|selector_chunk:sc                                                                       ; selector_chunk       ; work         ;
;       |video_sync_generator:LTM_ins|         ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                            ; video_sync_generator ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 24           ; --           ; --           ; 6144 ; ../VGA_DATA/index_logo.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |DE1_SoC_Default|VGA_Audio:u1                                    ; V/VGA_Audio.v   ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE1_SoC_Default|vga_controller:vga_ins|img_index:img_index_inst ; V/img_index.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; vga_controller:vga_ins|ADDR[17,18]    ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+---------------------------------+--------------------+----------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------------------+--------------------+----------------------------------------+
; vga_controller:vga_ins|ADDR[18] ; Lost Fanouts       ; vga_controller:vga_ins|ADDR[17]        ;
+---------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 91    ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_Default|vga_controller:vga_ins|ADDR[4]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Default|vga_controller:vga_ins|selector_chunk:sc|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                  ;
; operation_mode                       ; normal                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 18.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                          ;
; phase_shift2                         ; 30000 ps               ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                       ;
+------------------------------------+----------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                    ;
; WIDTH_A                            ; 24                         ; Signed Integer                                             ;
; WIDTHAD_A                          ; 8                          ; Signed Integer                                             ;
; NUMWORDS_A                         ; 256                        ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                    ;
; WIDTH_B                            ; 1                          ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                        ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                    ;
; INIT_FILE                          ; ../VGA_DATA/index_logo.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_9fj1            ; Untyped                                                    ;
+------------------------------------+----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|ram:R1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|selector_chunk:sc ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|selector_chunk:sc"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|ram:R1"                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; WE      ; Input ; Info     ; Explicitly unconnected                                                                                                                              ;
; ADDRESS ; Input ; Warning  ; Input port expression (19 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ADDRESS[31..19]" will be connected to GND. ;
; WD      ; Input ; Info     ; Explicitly unconnected                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio:u1"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 91                          ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 2                           ;
;     ENA CLR SCLR      ; 27                          ;
;     plain             ; 32                          ;
; arriav_io_obuf        ; 5                           ;
; arriav_lcell_comb     ; 2070                        ;
;     arith             ; 57                          ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 246                         ;
;         7 data inputs ; 246                         ;
;     normal            ; 1767                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 337                         ;
;         5 data inputs ; 360                         ;
;         6 data inputs ; 866                         ;
; boundary_port         ; 72                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 6.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 21 16:19:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Default -c DE1_SoC_Default
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file v/img_data_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_default.v
    Info (12023): Found entity 1: DE1_SoC_Default File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file v/video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio.v
    Info (12023): Found entity 1: VGA_Audio File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio/vga_audio_0002.v
    Info (12023): Found entity 1: VGA_Audio_0002 File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/RAM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file select_chunk.sv
    Info (12023): Found entity 1: selector_chunk File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iniram.v
    Info (12023): Found entity 1: iniRam File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/iniRam.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_Default.v(149): created implicit net for "DRAM_DQ" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_Default.v(151): created implicit net for "GPIO_A" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 151
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_Default.v(152): created implicit net for "GPIO_B" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 152
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_Default.v(184): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 184
Warning (10222): Verilog HDL Parameter Declaration warning at select_chunk.sv(8): Parameter Declaration in module "selector_chunk" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at select_chunk.sv(9): Parameter Declaration in module "selector_chunk" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at select_chunk.sv(10): Parameter Declaration in module "selector_chunk" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at select_chunk.sv(11): Parameter Declaration in module "selector_chunk" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/select_chunk.sv Line: 11
Info (12127): Elaborating entity "DE1_SoC_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Default.v(149): object "DRAM_DQ" assigned a value but never read File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Default.v(151): object "GPIO_A" assigned a value but never read File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Default.v(152): object "GPIO_B" assigned a value but never read File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 152
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Default.v(149): truncated value with size 16 to match size of target (1) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 149
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Default.v(151): truncated value with size 36 to match size of target (1) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 151
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Default.v(152): truncated value with size 36 to match size of target (1) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 152
Warning (10034): Output port "ADC_DIN" at DE1_SoC_Default.v(40) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 40
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_Default.v(42) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 42
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_Default.v(48) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 48
Warning (10034): Output port "AUD_XCK" at DE1_SoC_Default.v(50) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 50
Warning (10034): Output port "FAN_CTRL" at DE1_SoC_Default.v(66) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 66
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_Default.v(69) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 69
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_Default.v(92) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 92
Warning (10034): Output port "VGA_SYNC_N" at DE1_SoC_Default.v(102) has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 102
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 177
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio" for hierarchy "VGA_Audio:u1" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 187
Info (12128): Elaborating entity "VGA_Audio_0002" for hierarchy "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v Line: 91
Info (12133): Instantiated megafunction "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "30000 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 198
Warning (10230): Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (19) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 51
Warning (10230): Verilog HDL assignment warning at vga_controller.v(56): truncated value with size 32 to match size of target (2) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 56
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_DATA/index_logo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/db/altsyncram_9fj1.tdf Line: 546
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fj1.tdf
    Info (12023): Found entity 1: altsyncram_9fj1 File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/db/altsyncram_9fj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9fj1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "vga_controller:vga_ins|ram:R1" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 89
Info (12128): Elaborating entity "selector_chunk" for hierarchy "vga_controller:vga_ins|selector_chunk:sc" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/V/vga_controller.v Line: 96
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (113028): 96000 out of 128000 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/img_data_logo.mif Line: 1
    Warning (113027): Addresses ranging from 32000 to 127999 are not initialized File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/img_data_logo.mif Line: 1
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (128000) in the Memory Initialization File "C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/img_data_logo.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 39
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 46
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 47
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 49
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 70
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 40
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 42
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 48
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 50
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 66
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 69
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 92
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 102
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 41
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 45
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 53
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 56
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 59
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 79
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 79
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 79
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 79
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 86
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 90
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 91
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.v Line: 93
Info (21057): Implemented 2195 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 5 bidirectional pins
    Info (21061): Implemented 2098 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 786 megabytes
    Info: Processing ended: Sun Oct 21 16:20:51 2018
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Geovanny/CE-4302-proyecto-2/DE1_SoC_DefaultClean/DE1_SoC_Default/DE1_SoC_Default.map.smsg.


