// Seed: 805235150
module module_0 (
    input wire  id_0,
    input uwire id_1
);
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    output wire  id_3,
    output logic id_4,
    input  wand  id_5,
    input  logic id_6,
    output tri1  id_7,
    input  tri   id_8,
    output tri0  id_9,
    output tri1  id_10
);
  assign id_1 = 1;
  assign id_4 = 1;
  always_latch begin
    id_4 <= id_6;
  end
  wire id_12;
  module_0(
      id_5, id_2
  );
  wire id_13;
  assign (strong1, weak0) id_3 = 1;
endmodule
