m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb
Eadder_n
Z0 w1513522453
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
l0
L5
VzEZRP<09YR?gN@Jg4^hzK2
!s100 >i>@zdjFLJV71JYA6kG`>0
Z7 OV;C;10.5b;63
32
Z8 !s110 1513533103
!i10b 1
Z9 !s108 1513533103.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abeh_adder
R1
R2
R3
DEx4 work 7 adder_n 0 22 zEZRP<09YR?gN@Jg4^hzK2
l27
L16
VOYK3Hi@MYVIU6Oi=[R0I63
!s100 1_2a=HUNb17idCSBO_j<00
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eampersand
Z14 w1513522452
R1
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
R7
32
Z17 !s110 1513533104
!i10b 1
Z18 !s108 1513533104.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
Z20 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ebk_18bit
R14
R2
R3
R4
Z21 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
Z22 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
l0
L5
VDVci8;R13Y;1T2M7WCTh51
!s100 z5a07gm>o`H165OhYhO4_0
R7
32
Z23 !s110 1513533105
!i10b 1
Z24 !s108 1513533105.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
Z26 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_18bit 0 22 DVci8;R13Y;1T2M7WCTh51
l43
L14
VKjn1j^HCbUIcoO<zdf3R60
!s100 d13M`G]<>@1?>@]JOKYOD0
R7
32
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Ebk_19bit
R0
R2
R3
R4
Z27 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
Z28 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
l0
L5
Vd?hNAonmDN^k@5H@3f^oz3
!s100 FzB4d>9eN<aTjaDz@aU]91
R7
32
Z29 !s110 1513533106
!i10b 1
Z30 !s108 1513533106.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
Z32 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_19bit 0 22 d?hNAonmDN^k@5H@3f^oz3
l43
L14
Vo6;zFOHhQcTYK]b;f2@;n0
!s100 ib>c`7nVBhR38KG?XFi2F1
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Ebk_2bit
R14
R2
R3
R4
Z33 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
Z34 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
l0
L5
VA9c?KT`Phl65<B0Kdh=bD0
!s100 JzT]UG3SghejohdVfMj`L1
R7
32
R23
!i10b 1
R18
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
Z36 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 A9c?KT`Phl65<B0Kdh=bD0
l34
L14
VVRZhSdnOd?W0^iJ9fE6943
!s100 GS:M6m9^KmLIFY2a<bDI^1
R7
32
R23
!i10b 1
R18
R35
R36
!i113 1
R12
R13
Ebk_4bit
R14
R2
R3
R4
Z37 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
Z38 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
l0
L5
V<ffZo^PN7bUi40V<TeKEM3
!s100 VkF43:h1UW92a_@HjMcn;3
R7
32
R23
!i10b 1
R24
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
Z40 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 <ffZo^PN7bUi40V<TeKEM3
l43
L14
V5KBk97VXUKfB>;:7^:ZiJ0
!s100 Jnb7eRa87zX0j[79DU0dW0
R7
32
R23
!i10b 1
R24
R39
R40
!i113 1
R12
R13
Ebk_9bit
R14
R2
R3
R4
Z41 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
Z42 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
l0
L5
Vim0OcAX261<>`Q]D]4a5z3
!s100 `:;Y935Kd@Li6:ZHNA?WM2
R7
32
R23
!i10b 1
R24
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
Z44 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 im0OcAX261<>`Q]D]4a5z3
l43
L14
V`RW1h;IN6AkW>XkoHkkW51
!s100 o04YUY_CV00keIfbcaSil3
R7
32
R23
!i10b 1
R24
R43
R44
!i113 1
R12
R13
Ecarry_unit
R14
R1
R2
R3
R4
Z45 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
Z46 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R23
!i10b 1
R24
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
Z48 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R23
!i10b 1
R24
R47
R48
!i113 1
R12
R13
Ecell
R14
R1
R2
R3
R4
Z49 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
Z50 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
l0
L5
V7O2z=?zJ>NVX<USThh5oK3
!s100 fI;NjY`eNJ:GPJ^FKPW620
R7
32
R29
!i10b 1
R30
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
Z52 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 4 cell 0 22 7O2z=?zJ>NVX<USThh5oK3
l36
L15
VG57;V;`8^eMV3<mUBmKKf3
!s100 >J5W1dXLcH@W_Km7iDiH=0
R7
32
R29
!i10b 1
R30
R51
R52
!i113 1
R12
R13
Ecell_roorda
R14
R1
R2
R3
R4
Z53 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
Z54 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
l0
L5
V>FRgF]iHGVF1CY9m=YPoN0
!s100 7`>0odj<mJ=Wdf=ek373M2
R7
32
R29
!i10b 1
R30
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
Z56 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 11 cell_roorda 0 22 >FRgF]iHGVF1CY9m=YPoN0
l36
L15
Vb1ef?blUWCK`l6[f6zOBo2
!s100 oMJXoD0E[eMHai@Qz;9gf3
R7
32
R29
!i10b 1
R30
R55
R56
!i113 1
R12
R13
Ecell_unf_pipe
Z57 w1513522451
R1
R2
R3
R4
Z58 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
Z59 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
l0
L5
VEd27kDXJVl2MGc1ZfELMO1
!s100 <l>Bm3GPSEDDOJi4Sm`Dz0
R7
32
R17
!i10b 1
R9
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
Z61 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 13 cell_unf_pipe 0 22 Ed27kDXJVl2MGc1ZfELMO1
l68
L24
V4528kBg39^`d:3B7PdYWd0
!s100 2JEK5bN^Q;6H6De8_c:N<2
R7
32
R17
!i10b 1
R9
R60
R61
!i113 1
R12
R13
Ecompressor_42_approx
Z62 w1513525960
R2
R3
R4
Z63 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd
Z64 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd
l0
L5
V`2jn<C_E4J0<[QUYV37AO3
!s100 dE:ShBH8=ZhPnCK`fge682
R7
32
Z65 !s110 1513533108
!i10b 1
Z66 !s108 1513533108.000000
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd|
Z68 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
Z69 DEx4 work 20 compressor_42_approx 0 22 `2jn<C_E4J0<[QUYV37AO3
l19
L15
Z70 VC:Pa3d5Kzfkl57JN@F0gB2
Z71 !s100 ec@TbN8TT4l_=CWig1bYZ2
R7
32
R65
!i10b 1
R66
R67
R68
!i113 1
R12
R13
Ecompressor_53
R14
R2
R3
R4
Z72 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
Z73 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
l0
L4
VNgOXUhhcmoWdgh;P3URBV2
!s100 joVf35[Gm=D=RiJjER_nW3
R7
32
R29
!i10b 1
R30
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
Z75 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 13 compressor_53 0 22 NgOXUhhcmoWdgh;P3URBV2
l18
L9
VcA:Ac776B[5iK<4:F0B>^2
!s100 d0I9GMU37eA;5Q52;SmNj2
R7
32
R29
!i10b 1
R30
R74
R75
!i113 1
R12
R13
Ecompressor_53_approx
R14
R2
R3
R4
Z76 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
Z77 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
l0
L5
VnCV]Skl9fI>[m=zQng1l>0
!s100 =ZoSN9fGX1D2jU_M@B>o91
R7
32
R29
!i10b 1
R30
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
Z79 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 20 compressor_53_approx 0 22 nCV]Skl9fI>[m=zQng1l>0
l20
L15
VM8BfHg65=co6O2^hfMO>U2
!s100 X5n7M5NVzX2TT9=CA;g7S1
R7
32
R29
!i10b 1
R30
R78
R79
!i113 1
R12
R13
Edadda_tree_18x5_ext
R14
R1
R2
R3
R4
Z80 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
Z81 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
l0
L5
VRO@K3o?em1=<^U_Z<lR@[3
!s100 IZfBA2<<QiR:]:J3E]fYR0
R7
32
R29
!i10b 1
R30
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
Z83 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 19 dadda_tree_18x5_ext 0 22 RO@K3o?em1=<^U_Z<lR@[3
l41
L17
VmVkoSiWP:8?:Ig=FC2AY13
!s100 Yeb8g^?EIc]e1[n2?B=942
R7
32
R29
!i10b 1
R30
R82
R83
!i113 1
R12
R13
Edadda_tree_18x6_noext
Z84 w1513529651
R1
R2
R3
R4
Z85 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
Z86 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
l0
L5
VYNa`dMDDVeoiXO=HbheNI1
!s100 fdg_AiEX:NE;zhReQ543I1
R7
32
Z87 !s110 1513533107
!i10b 1
Z88 !s108 1513533107.000000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
Z90 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
!i113 1
R12
R13
Asuper_speed
R1
R2
R3
Z91 DEx4 work 21 dadda_tree_18x6_noext 0 22 YNa`dMDDVeoiXO=HbheNI1
l841
L822
VWkNDf=j`JEd]9M_:gTH;20
!s100 5M?iiMTgKJOoLHZJ7Ia050
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Aalmost_super_speed
R1
R2
R3
R91
l688
L664
VF247fEjA]0<m^nhO19L3]3
!s100 ^62GRgmQVCEGC5KoEbFS`0
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Aapproxcut
R1
R2
R3
R91
l500
L474
V[;NB5>D_?WU8bR]n]NoiC2
!s100 Dcb0>CF1^80CmF6Re9lz;3
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Aapprox
R1
R2
R3
R91
l272
L246
VJ1HS<n[LMVhfMQL5OK0:U1
!s100 =WSWc[VVdg:SOP^Ih2Pi32
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Astructural
R1
R2
R3
R91
l44
L18
V^c6T4D<NZDWZhn3Tbj8bU3
!s100 lhGZ]n;OYaI?Y6QOSUk662
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Efa_array
R14
R1
R2
R3
R4
Z92 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
Z93 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R23
!i10b 1
R24
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
Z95 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
V3UVCDc>:J49Y[cfzO4nWa0
!s100 Hn`i3_P@jO[Xkk7W12<4?1
R7
32
R23
!i10b 1
R24
R94
R95
!i113 1
R12
R13
Efir_filter_unf_multpipe
R14
R1
R2
R3
R4
Z96 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
Z97 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
l0
L5
V?7`[;E6[G>8BX?IH>kh2f3
!s100 73:I[;lD_F=kMKW^1Ye@D1
R7
32
R17
!i10b 1
R18
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
Z99 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 23 fir_filter_unf_multpipe 0 22 ?7`[;E6[G>8BX?IH>kh2f3
l113
L26
VbX2F=6WEYddk@:S2z>obe1
!s100 a08_VTeI5LYG@>TW=bc6a0
R7
32
R17
!i10b 1
R18
R98
R99
!i113 1
R12
R13
Efulladd
R14
R2
R3
R4
Z100 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
Z101 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
l0
L4
VYU9aE0HQ9=Bc9:nDLDTeG3
!s100 KRnCa0KFl<OK<=>bV8Bee3
R7
32
R87
!i10b 1
R88
Z102 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
Z103 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 YU9aE0HQ9=Bc9:nDLDTeG3
l11
L10
VRk_N>cPACP37L2H0jRZbU3
!s100 ej4ICH=KZ>NV_GUzKFiI]0
R7
32
R87
!i10b 1
R88
R102
R103
!i113 1
R12
R13
Egp_unit
R0
R1
R2
R3
R4
Z104 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
Z105 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R23
!i10b 1
R24
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
Z107 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
V]bhFZ?H1Az0Po3a[kjZ1n0
!s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R23
!i10b 1
R24
R106
R107
!i113 1
R12
R13
Ehalfadd
R14
R2
R3
R4
Z108 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
Z109 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
l0
L4
VQ0dUUikUoQERWjWKnR8IX3
!s100 h[k:m<S6ik2K8UJKzED?^1
R7
32
R87
!i10b 1
R88
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
Z111 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 7 halfadd 0 22 Q0dUUikUoQERWjWKnR8IX3
l10
L9
VHWP?GncNWFk>^HXV;Kbc<0
!s100 cR6lVFQnz[0W@kIok8@P53
R7
32
R87
!i10b 1
R88
R110
R111
!i113 1
R12
R13
Embe
R14
Z112 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z113 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
Z114 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
l0
L6
VI15[oCl<FN^L95VK1=kL<3
!s100 _MTzj3S0[ge5id6kbgVI52
R7
32
R87
!i10b 1
R88
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
Z116 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
!i113 1
R12
R13
Abeh_mbe
R112
R1
R2
R3
DEx4 work 3 mbe 0 22 I15[oCl<FN^L95VK1=kL<3
l30
L16
VOohY]34h<jQ6S1IZnFN6a3
!s100 ]OB2Pz_?zFYIMI9e1n8h53
R7
32
R87
!i10b 1
R88
R115
R116
!i113 1
R12
R13
Embe_dadda_mult_9x9
Z117 w1513524251
R112
R1
R2
R3
R4
Z118 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
Z119 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
l0
L6
V@Wl5NjKlfgWEVO`nn[XI33
!s100 28^Uol:7AFPVNgaV3S?gl0
R7
32
R87
!i10b 1
R88
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
Z121 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
!i113 1
R12
R13
Asuper_speed
R91
R112
R1
R2
R3
Z122 DEx4 work 18 mbe_dadda_mult_9x9 0 22 @Wl5NjKlfgWEVO`nn[XI33
l413
L370
VI4TUkle5G8KN?_132Ch6W2
!s100 Z_k5AOzMO4>_n5nJ7gPJ]1
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Aalmost_super_speed
R91
R112
R1
R2
R3
R122
l341
L298
VzHbV1LkeEcGX1oW2o>Bh_3
!s100 7Tf[V`1ZGm_aJB`F7h8ho0
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Aapproxcut
R91
R112
R1
R2
R3
R122
l269
L226
VhJO1LKOSWW4:BbPeQLigm1
!s100 QB>d6[@k[b1OM`<g?0VXJ2
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Aapprox
R91
R112
R1
R2
R3
R122
l197
L154
VE59M_EH0]4ldmQddgZFN;2
!s100 n4WDOzPfD9<dIF7AR@:ZC0
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Anoext
R91
R112
R1
R2
R3
R122
l125
L81
V5?=2O2QWAM37UjiE];D<23
!s100 @Se;abJ10aLTSjjE<z>@B0
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Astructural
R112
R1
R2
R3
R122
l55
L13
V8IV:]nCH_EPBYkjcB7EB^2
!s100 4HcA:4dacP_`2hYYS2oYF1
R7
32
R87
!i10b 1
R88
R120
R121
!i113 1
R12
R13
Embe_roorda
R14
R1
R2
R3
R4
Z123 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
Z124 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
l0
L5
V`MSZ6d2@1W7kOHf4`YWJ41
!s100 XS^3<RSjV5ANn9HTchYl50
R7
32
R87
!i10b 1
R88
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
Z126 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
!i113 1
R12
R13
Abeh_mbe
R1
R2
R3
DEx4 work 10 mbe_roorda 0 22 `MSZ6d2@1W7kOHf4`YWJ41
l29
L15
V0C9kb4`GDgUezcF4=zDXV2
!s100 JfSIMoDO;^QaWdGf`DNJi3
R7
32
R87
!i10b 1
R88
R125
R126
!i113 1
R12
R13
Emult_comb_n
Z127 w1513533092
R1
R2
R3
R4
Z128 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
Z129 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
l0
L5
VJ297IWJ4j3<R:j`aC86e]1
!s100 mcnPzo2cmM_?2LFb@M5TW0
R7
32
R17
!i10b 1
R18
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
Z131 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
!i113 1
R12
R13
Abeh_mult
R112
R122
R1
R2
R3
DEx4 work 11 mult_comb_n 0 22 J297IWJ4j3<R:j`aC86e]1
l24
L16
V:35_[]9SP0YRQ74;U?MmP0
!s100 9QnWNBzI7gg19dGg:J6AR3
R7
32
R17
!i10b 1
R18
R130
R131
!i113 1
R12
R13
Emult_n
Z132 w1513533099
R1
R2
R3
R4
Z133 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
Z134 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
l0
L4
VLTZ9_6Q8GOF7QPnBF1?EQ1
!s100 2[WF[hz:;dc]_4E^g_aY?3
R7
32
R17
!i10b 1
R18
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
Z136 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
!i113 1
R12
R13
Abeh_mult
R112
R122
R1
R2
R3
DEx4 work 6 mult_n 0 22 LTZ9_6Q8GOF7QPnBF1?EQ1
l54
L19
V8C>J];kHonAdlGCdV2Am]0
!s100 ?WLTkQgzbBc9zFBLO:NGT2
R7
32
R17
!i10b 1
R18
R135
R136
!i113 1
R12
R13
Emux_mbe
R14
R1
R2
R3
R4
Z137 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
Z138 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
l0
L5
Vfoi`NK7EV<RE9aNLSQG_52
!s100 Mazh?[L8hB77l[ZnWkZ@V2
R7
32
R87
!i10b 1
R88
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
Z140 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 7 mux_mbe 0 22 foi`NK7EV<RE9aNLSQG_52
l16
L13
V0cYIVjl6fHiY6FPM8Rj<N0
!s100 XgFXZ4`YG4[8j0`T0IGCn1
R7
32
R87
!i10b 1
R88
R139
R140
!i113 1
R12
R13
Emux_mbe_roorda
R14
R1
R2
R3
R4
Z141 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
Z142 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
l0
L5
VgJJl;GV:LGg=1SMh<_W<12
!s100 >[_c:JgQkc;]?`71]E8:B3
R7
32
R65
!i10b 1
R88
Z143 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
Z144 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 14 mux_mbe_roorda 0 22 gJJl;GV:LGg=1SMh<_W<12
l16
L13
V2;Ed=RaD6A9g1]l[W<=dk2
!s100 J9kzHh@BMf[;UVH[8k8KU0
R7
32
R65
!i10b 1
R88
R143
R144
!i113 1
R12
R13
Epipeline
R0
R1
R2
R3
R4
Z145 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
Z146 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
l0
L5
V=T?o^_:SW?Rj:E1iS2o951
!s100 =Ez;N=obM3niK>f@E5;M23
R7
32
R17
!i10b 1
R18
Z147 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
Z148 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 8 pipeline 0 22 =T?o^_:SW?Rj:E1iS2o951
l36
L19
Vf4OF<Hm[2@^JOdF1TI6d>0
!s100 O87_YMTdfIAjiz@`Gc^Zo3
R7
32
R17
!i10b 1
R18
R147
R148
!i113 1
R12
R13
Epp_adder
Z149 w1512327189
R1
R2
R3
R4
Z150 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
Z151 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
l0
L5
VkQ[Sf;Y4:MH@RJQNa1=jP1
!s100 F>]Sik2MZ^mmN;H2j;`ZE0
R7
32
Z152 !s110 1512734953
!i10b 1
Z153 !s108 1512734953.000000
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
Z155 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 pp_adder 0 22 kQ[Sf;Y4:MH@RJQNa1=jP1
l62
L16
Vf4J5mmkj6W<XCgb=YAOBg3
!s100 ;GSaMIDcSdB61WDNS:Ffm3
R7
32
R152
!i10b 1
R153
R154
R155
!i113 1
R12
R13
Epp_adder18
R0
R1
R2
R3
R4
Z156 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
Z157 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
l0
L5
VhFb0l9=hX7]>BTb=D:?:W3
!s100 R[E=C5WggDgjgZ5`RiZg=1
R7
32
R17
!i10b 1
R18
Z158 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
Z159 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder18 0 22 hFb0l9=hX7]>BTb=D:?:W3
l61
L15
Vn5:>>PHT9<PSJ?Y_E8aG]2
!s100 7<<_^fe;zeh=io7LgSCGX0
R7
32
R17
!i10b 1
R18
R158
R159
!i113 1
R12
R13
Epp_adder19
R0
R1
R2
R3
R4
Z160 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
Z161 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
l0
L5
V3Ab_Ioj:e;<QJK8nkKU@^2
!s100 lPQ<o2O<64H8M=RVZOG1P1
R7
32
R29
!i10b 1
R30
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
Z163 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder19 0 22 3Ab_Ioj:e;<QJK8nkKU@^2
l61
L15
VCP[@BiKak_YMBDZzC6D;X3
!s100 0UDXU6Ea7l@=Yge_1G0T30
R7
32
R29
!i10b 1
R30
R162
R163
!i113 1
R12
R13
Ereg_n
R14
R1
R2
R3
R4
Z164 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
Z165 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
l0
L4
VHg=C3dnR[2f24H[T>n50f2
!s100 K=cj^0HdgJRYFJem;hP0W3
R7
32
R8
!i10b 1
R9
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
Z167 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
!i113 1
R12
R13
Abeh_reg
R1
R2
R3
DEx4 work 5 reg_n 0 22 Hg=C3dnR[2f24H[T>n50f2
l13
L12
V;Ym_5fkG0LT7zTjd=9lQZ2
!s100 iMMSe6[IdE9b_BQl=W22L1
R7
32
R8
!i10b 1
R9
R166
R167
!i113 1
R12
R13
Eshift_n
R14
R1
R2
R3
R4
Z168 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
Z169 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
l0
L4
V2S^Djl5Cm:Kk?bPclkL:b2
!s100 S6k2H=7H8]7PJT4O[[REl0
R7
32
R65
!i10b 1
R66
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
Z171 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 7 shift_n 0 22 2S^Djl5Cm:Kk?bPclkL:b2
l15
L13
VKeBlCFmAijc`_<3Ohg4B@3
!s100 5H=?ji=kaga0UWSdO1X>62
R7
32
R65
!i10b 1
R66
R170
R171
!i113 1
R12
R13
Eshift_n_roorda
R14
R1
R2
R3
R4
Z172 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
Z173 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
l0
L5
V5<`:R8amkbajD^YYT[zi;2
!s100 G=Nh5RQ2]gk;@cEiObXPl2
R7
32
R65
!i10b 1
R66
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
Z175 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 14 shift_n_roorda 0 22 5<`:R8amkbajD^YYT[zi;2
l16
L14
VIf6]`;;Ek]7]_6Tl70AIZ1
!s100 :KK3:c3a9dcCl?XI28n`B0
R7
32
R65
!i10b 1
R66
R174
R175
!i113 1
R12
R13
Etb_fir_filter_unf_pipe
Z176 w1513532976
R1
R2
R3
R4
Z177 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd
Z178 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd
l0
L6
V_0m;K204VoaA3TQ?>D[>@1
!s100 2[iiXABVIcXem_TTMlCCd3
R7
32
R8
!i10b 1
R9
Z179 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd|
Z180 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd|
!i113 1
R12
R13
Atest
R1
R2
R3
DEx4 work 22 tb_fir_filter_unf_pipe 0 22 _0m;K204VoaA3TQ?>D[>@1
l72
L14
V33UHGcWB3l[CF7QhmcYe=3
!s100 5>34i=><_D]]b<D;T^hW70
R7
32
R8
!i10b 1
R9
R179
R180
!i113 1
R12
R13
