#pragma once

// Write-only registers

// Read-only registers
#define DT5771_DDR_CTRL_CONFIG_OFFSET 0x0
#define DT5771_RING_BUFFER_WPTR_OFFSET 0x4
#define DT5771_PRE_TRIGGER_BUFFER_STATUS_OFFSET 0x8
#define DT5771_PIPE_FIFO_FILL_STATS_OFFSET 0xc
#define DT5771_EOS_IRQ_COUNTER_OFFSET 0x10
#define DT5771_EOB_IRQ_COUNTER_OFFSET 0x14
#define DT5771_PIPE_FIFO_STATUS_OFFSET 0x18
#define DT5771_RING_BUFFER_WRITE_OFFSET_OFFSET 0x1c
#define DT5771_PRE_TRIGGER_WRITE_OVERFLOW_COUNTER_OFFSET 0x20
#define DT5771_AD9642_RDATA_OFFSET 0x24
#define DT5771_LMH6518_RDATA_OFFSET 0x28

// Read/Write registers
#define DT5771_DMA_BUFFER_BASE_ADDR_OFFSET 0x2c
#define DT5771_DMA_BUFFER_LEN_OFFSET 0x30
#define DT5771_DMA_BUFFER_ADDR_MASK_OFFSET 0x34
#define DT5771_RING_BUFFER_CFG_OFFSET 0x38
#define DT5771_RING_BUFFER_STREAM_CONFIG_OFFSET 0x3c
#define DT5771_DATAGEN_CONFIG_OFFSET 0x40
#define DT5771_FAN_CONTROLLER_CONFIG_OFFSET 0x44
#define DT5771_BOARD_MANAGER_CONFIG_OFFSET 0x48
#define DT5771_AD9642_CFG_OFFSET 0x4c
#define DT5771_AD9642_WDATA_OFFSET 0x50
#define DT5771_LMH6518_CFG_OFFSET 0x54
#define DT5771_LMH6518_WDATA_OFFSET 0x58