// Seed: 132049838
module module_0;
  parameter id_1 = 1;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire \id_3 ;
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    input  wire  id_2,
    output tri   id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    output wand  id_7,
    output tri0  id_8
    , id_15,
    input  uwire id_9
    , id_16,
    input  tri0  id_10,
    output tri1  id_11,
    input  tri0  id_12,
    input  uwire id_13
);
  assign id_11 = -1;
  module_0 modCall_1 ();
endmodule
