#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 15:09:47 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 54)]: Identifier reg_rgb_r is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 55)]: Identifier reg_rgb_g is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 56)]: Identifier reg_rgb_y is not declared
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 63)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 109)]: Syntax error near )
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 182)]: Syntax error near ;
E: Verilog-4068: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 97)]: Only one default statement can be specified within a case statement
E: Verilog-4068: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Only one default statement can be specified within a case statement
E: Verilog-4068: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 239)]: Only one default statement can be specified within a case statement
E: Verilog-4068: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 240)]: Only one default statement can be specified within a case statement
E: Verilog-4068: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 241)]: Only one default statement can be specified within a case statement
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 53)]: Identifier sys_rst is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 62)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 259)]: Identifier pose_echo_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 260)]: Identifier curr_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 260)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 262)]: Identifier counter_e_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 264)]: Identifier aS1 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 265)]: Identifier nege_echo_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Identifier curr_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 269)]: Identifier counter_e_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 269)]: Identifier counter_e_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 272)]: Identifier aS2 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 273)]: Identifier dis_reg_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 273)]: Identifier counter_e_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 274)]: Identifier counter_e_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 275)]: Identifier curr_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 275)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 281)]: Identifier curr_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 283)]: Identifier curr_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 284)]: Identifier aS0 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 284)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 284)]: Identifier aS1 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 285)]: Identifier aS1 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 285)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 285)]: Identifier aS2 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Identifier aS2 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Identifier next_state_a is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Identifier aS0 is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 292)]: Identifier dis_reg_a is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 53)]: Identifier sys_rst is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 62)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Identifier reg_rgb_r is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 70)]: Identifier reg_rgb_g is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 71)]: Identifier reg_rgb_y is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
