// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingConvolution_4 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [127:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg[127:0] out_V_V_din;
reg out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_reg_887;
reg   [0:0] tmp_s_reg_896;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_reg_937;
reg    out_V_V_blk_n;
reg   [0:0] tmp_s_reg_896_pp0_iter1_reg;
reg   [0:0] tmp_159_reg_900;
reg   [0:0] tmp_159_reg_900_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
reg   [6:0] i_reg_391;
wire   [31:0] grp_fu_436_p2;
reg   [31:0] reg_462;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op169_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op229_write_state6;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_536_p2;
wire   [0:0] tmp_s_fu_548_p2;
wire   [0:0] or_cond_fu_676_p2;
reg   [31:0] reg_466;
reg    ap_predicate_op111_read_state3;
reg    ap_predicate_op129_read_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op207_write_state5;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [127:0] reg_470;
wire   [31:0] grp_fu_451_p2;
reg   [31:0] reg_482;
wire   [0:0] grp_fu_486_p2;
wire   [6:0] i_s_fu_542_p2;
reg   [6:0] i_s_reg_891;
wire   [0:0] tmp_159_fu_557_p2;
wire   [1:0] tmp_1362_fu_572_p1;
reg   [1:0] tmp_1362_reg_904;
wire   [31:0] current_line_in_bloc_fu_582_p2;
reg   [31:0] current_line_in_bloc_reg_909;
wire   [0:0] tmp_162_fu_594_p2;
reg   [0:0] tmp_162_reg_914;
wire   [0:0] tmp_164_fu_605_p2;
reg   [0:0] tmp_164_reg_918;
wire   [0:0] tmp_166_fu_625_p2;
reg   [0:0] tmp_166_reg_922;
wire   [31:0] ofm_y_8_fu_639_p2;
reg   [31:0] ofm_y_8_reg_926;
wire   [0:0] tmp_167_fu_645_p2;
reg   [0:0] tmp_167_reg_931;
reg   [0:0] or_cond_reg_937_pp0_iter1_reg;
wire   [31:0] counter_internal_blo_4_fu_685_p2;
reg   [31:0] counter_internal_blo_4_reg_941;
wire   [63:0] tmp_161_fu_691_p1;
reg   [63:0] tmp_161_reg_947;
reg   [0:0] tmp_172_reg_975;
reg   [0:0] tmp_163_reg_979;
wire   [1:0] tmp_160_fu_759_p2;
reg   [1:0] tmp_160_reg_983;
wire   [127:0] inputBuf_0_0_V_q0;
reg   [127:0] inputBuf_0_0_V_loa_reg_989;
wire   [127:0] inputBuf_1_0_V_q0;
reg   [127:0] inputBuf_1_0_V_loa_reg_994;
wire   [127:0] inputBuf_2_0_V_q0;
reg   [127:0] inputBuf_2_0_V_loa_reg_999;
wire   [127:0] inputBuf_3_0_V_q0;
reg   [127:0] inputBuf_3_0_V_loa_reg_1004;
wire   [1:0] tmp_1365_fu_779_p1;
reg   [1:0] tmp_1365_reg_1029;
reg   [2:0] inputBuf_0_1_V_add_4_reg_1033;
reg   [2:0] inputBuf_1_1_V_add_4_reg_1038;
reg   [2:0] inputBuf_2_1_V_add_4_reg_1043;
reg   [2:0] inputBuf_3_1_V_add_4_reg_1048;
wire   [1:0] tmp_1361_fu_795_p1;
reg   [1:0] tmp_1361_reg_1053;
reg   [2:0] inputBuf_0_1_V_add_reg_1057;
reg   [2:0] inputBuf_1_1_V_add_reg_1062;
reg   [2:0] inputBuf_2_1_V_add_reg_1067;
reg   [2:0] inputBuf_3_1_V_add_reg_1072;
wire   [127:0] inputBuf_0_1_V_q0;
reg   [127:0] inputBuf_0_1_V_loa_reg_1077;
wire   [127:0] inputBuf_1_1_V_q0;
reg   [127:0] inputBuf_1_1_V_loa_reg_1082;
wire   [127:0] inputBuf_2_1_V_q0;
reg   [127:0] inputBuf_2_1_V_loa_reg_1087;
wire   [127:0] inputBuf_3_1_V_q0;
reg   [127:0] inputBuf_3_1_V_loa_reg_1092;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
wire   [2:0] inputBuf_0_0_V_address0;
reg    inputBuf_0_0_V_ce0;
reg   [2:0] inputBuf_0_0_V_address1;
reg    inputBuf_0_0_V_ce1;
reg    inputBuf_0_0_V_we1;
wire   [2:0] inputBuf_0_1_V_address0;
reg    inputBuf_0_1_V_ce0;
reg   [2:0] inputBuf_0_1_V_address1;
reg    inputBuf_0_1_V_ce1;
reg    inputBuf_0_1_V_we1;
wire   [2:0] inputBuf_1_0_V_address0;
reg    inputBuf_1_0_V_ce0;
reg   [2:0] inputBuf_1_0_V_address1;
reg    inputBuf_1_0_V_ce1;
reg    inputBuf_1_0_V_we1;
wire   [2:0] inputBuf_1_1_V_address0;
reg    inputBuf_1_1_V_ce0;
reg   [2:0] inputBuf_1_1_V_address1;
reg    inputBuf_1_1_V_ce1;
reg    inputBuf_1_1_V_we1;
wire   [2:0] inputBuf_2_0_V_address0;
reg    inputBuf_2_0_V_ce0;
reg   [2:0] inputBuf_2_0_V_address1;
reg    inputBuf_2_0_V_ce1;
reg    inputBuf_2_0_V_we1;
wire   [2:0] inputBuf_2_1_V_address0;
reg    inputBuf_2_1_V_ce0;
reg   [2:0] inputBuf_2_1_V_address1;
reg    inputBuf_2_1_V_ce1;
reg    inputBuf_2_1_V_we1;
wire   [2:0] inputBuf_3_0_V_address0;
reg    inputBuf_3_0_V_ce0;
reg   [2:0] inputBuf_3_0_V_address1;
reg    inputBuf_3_0_V_ce1;
reg    inputBuf_3_0_V_we1;
wire   [2:0] inputBuf_3_1_V_address0;
reg    inputBuf_3_1_V_ce0;
reg   [2:0] inputBuf_3_1_V_address1;
reg    inputBuf_3_1_V_ce1;
reg    inputBuf_3_1_V_we1;
reg   [6:0] ap_phi_mux_i_phi_fu_395_p4;
wire   [63:0] tmp_169_fu_767_p1;
wire   [63:0] tmp_158_fu_783_p1;
wire   [127:0] tmp_V_30_fu_799_p6;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] tmp_V_31_fu_809_p6;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] ofm_y_1_fu_78;
wire   [31:0] p_ofm_y_8_fu_705_p3;
reg   [31:0] ofm_x_1_fu_82;
wire   [31:0] ofm_x_8_fu_619_p2;
reg   [31:0] k_y_1_fu_86;
wire   [31:0] k_y_8_fu_576_p2;
reg   [31:0] inp_1_fu_90;
wire   [31:0] p_inp_1_fu_698_p3;
wire   [31:0] inp_5_fu_738_p2;
reg   [31:0] k_x_1_fu_94;
wire   [31:0] k_x_8_fu_588_p2;
reg   [31:0] read_block_1_fu_98;
wire   [31:0] grp_fu_445_p2;
reg   [31:0] current_block_write_1_fu_102;
wire   [31:0] grp_fu_503_p3;
reg   [31:0] current_line_1_fu_106;
reg   [31:0] counter_internal_blo_fu_110;
wire   [31:0] p_s_fu_726_p3;
wire   [0:0] grp_fu_497_p2;
wire   [29:0] tmp_1364_fu_654_p4;
wire   [0:0] icmp_fu_664_p2;
wire   [0:0] tmp_168_fu_670_p2;
wire   [0:0] tmp_175_fu_721_p2;
wire   [1:0] tmp_1363_fu_749_p1;
wire   [1:0] tmp1_fu_753_p2;
wire    ap_CS_fsm_state7;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op97_load_state3;
reg    ap_enable_operation_97;
reg    ap_enable_state3_pp0_iter0_stage1;
reg    ap_predicate_op148_load_state4;
reg    ap_enable_operation_148;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op177_store_state4;
reg    ap_enable_operation_177;
reg    ap_predicate_op200_store_state4;
reg    ap_enable_operation_200;
reg    ap_predicate_op99_load_state3;
reg    ap_enable_operation_99;
reg    ap_predicate_op149_load_state4;
reg    ap_enable_operation_149;
reg    ap_predicate_op176_store_state4;
reg    ap_enable_operation_176;
reg    ap_predicate_op199_store_state4;
reg    ap_enable_operation_199;
reg    ap_predicate_op101_load_state3;
reg    ap_enable_operation_101;
reg    ap_predicate_op150_load_state4;
reg    ap_enable_operation_150;
reg    ap_predicate_op175_store_state4;
reg    ap_enable_operation_175;
reg    ap_predicate_op198_store_state4;
reg    ap_enable_operation_198;
reg    ap_predicate_op103_load_state3;
reg    ap_enable_operation_103;
reg    ap_predicate_op151_load_state4;
reg    ap_enable_operation_151;
reg    ap_predicate_op178_store_state4;
reg    ap_enable_operation_178;
reg    ap_predicate_op201_store_state4;
reg    ap_enable_operation_201;
reg    ap_predicate_op153_load_state4;
reg    ap_enable_operation_153;
reg    ap_predicate_op208_load_state5;
reg    ap_enable_operation_208;
reg    ap_enable_state5_pp0_iter1_stage1;
reg    ap_predicate_op216_store_state5;
reg    ap_enable_operation_216;
reg    ap_predicate_op224_store_state5;
reg    ap_enable_operation_224;
reg    ap_predicate_op155_load_state4;
reg    ap_enable_operation_155;
reg    ap_predicate_op209_load_state5;
reg    ap_enable_operation_209;
reg    ap_predicate_op214_store_state5;
reg    ap_enable_operation_214;
reg    ap_predicate_op222_store_state5;
reg    ap_enable_operation_222;
reg    ap_predicate_op157_load_state4;
reg    ap_enable_operation_157;
reg    ap_predicate_op210_load_state5;
reg    ap_enable_operation_210;
reg    ap_predicate_op212_store_state5;
reg    ap_enable_operation_212;
reg    ap_predicate_op220_store_state5;
reg    ap_enable_operation_220;
reg    ap_predicate_op159_load_state4;
reg    ap_enable_operation_159;
reg    ap_predicate_op211_load_state5;
reg    ap_enable_operation_211;
reg    ap_predicate_op218_store_state5;
reg    ap_enable_operation_218;
reg    ap_predicate_op226_store_state5;
reg    ap_enable_operation_226;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_550;
reg    ap_condition_81;
reg    ap_condition_595;
reg    ap_condition_96;
reg    ap_condition_561;
reg    ap_condition_606;
reg    ap_condition_572;
reg    ap_condition_616;
reg    ap_condition_583;
reg    ap_condition_626;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_0_V_address0),
    .ce0(inputBuf_0_0_V_ce0),
    .q0(inputBuf_0_0_V_q0),
    .address1(inputBuf_0_0_V_address1),
    .ce1(inputBuf_0_0_V_ce1),
    .we1(inputBuf_0_0_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_1_V_address0),
    .ce0(inputBuf_0_1_V_ce0),
    .q0(inputBuf_0_1_V_q0),
    .address1(inputBuf_0_1_V_address1),
    .ce1(inputBuf_0_1_V_ce1),
    .we1(inputBuf_0_1_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_0_V_address0),
    .ce0(inputBuf_1_0_V_ce0),
    .q0(inputBuf_1_0_V_q0),
    .address1(inputBuf_1_0_V_address1),
    .ce1(inputBuf_1_0_V_ce1),
    .we1(inputBuf_1_0_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_1_V_address0),
    .ce0(inputBuf_1_1_V_ce0),
    .q0(inputBuf_1_1_V_q0),
    .address1(inputBuf_1_1_V_address1),
    .ce1(inputBuf_1_1_V_ce1),
    .we1(inputBuf_1_1_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_0_V_address0),
    .ce0(inputBuf_2_0_V_ce0),
    .q0(inputBuf_2_0_V_q0),
    .address1(inputBuf_2_0_V_address1),
    .ce1(inputBuf_2_0_V_ce1),
    .we1(inputBuf_2_0_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_1_V_address0),
    .ce0(inputBuf_2_1_V_ce0),
    .q0(inputBuf_2_1_V_q0),
    .address1(inputBuf_2_1_V_address1),
    .ce1(inputBuf_2_1_V_ce1),
    .we1(inputBuf_2_1_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_0_V_address0),
    .ce0(inputBuf_3_0_V_ce0),
    .q0(inputBuf_3_0_V_q0),
    .address1(inputBuf_3_0_V_address1),
    .ce1(inputBuf_3_0_V_ce1),
    .we1(inputBuf_3_0_V_we1),
    .d1(reg_470)
);

StreamingConvolution_4_inputBuf_0_0_V #(
    .DataWidth( 128 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
inputBuf_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_1_V_address0),
    .ce0(inputBuf_3_1_V_ce0),
    .q0(inputBuf_3_1_V_q0),
    .address1(inputBuf_3_1_V_address1),
    .ce1(inputBuf_3_1_V_ce1),
    .we1(inputBuf_3_1_V_we1),
    .d1(reg_470)
);

BlackBoxJam_mux_42_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 128 ),
    .din2_WIDTH( 128 ),
    .din3_WIDTH( 128 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 128 ))
BlackBoxJam_mux_42_128_1_1_U532(
    .din0(inputBuf_0_0_V_loa_reg_989),
    .din1(inputBuf_1_0_V_loa_reg_994),
    .din2(inputBuf_2_0_V_loa_reg_999),
    .din3(inputBuf_3_0_V_loa_reg_1004),
    .din4(tmp_160_reg_983),
    .dout(tmp_V_30_fu_799_p6)
);

BlackBoxJam_mux_42_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 128 ),
    .din2_WIDTH( 128 ),
    .din3_WIDTH( 128 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 128 ))
BlackBoxJam_mux_42_128_1_1_U533(
    .din0(inputBuf_0_1_V_loa_reg_1077),
    .din1(inputBuf_1_1_V_loa_reg_1082),
    .din2(inputBuf_2_1_V_loa_reg_1087),
    .din3(inputBuf_3_1_V_loa_reg_1092),
    .din4(tmp_160_reg_983),
    .dout(tmp_V_31_fu_809_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        counter_internal_blo_fu_110 <= p_s_fu_726_p3;
    end else if ((((grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_172_reg_975 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_163_reg_979 == 1'd1) & (tmp_s_reg_896 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        current_block_write_1_fu_102 <= grp_fu_503_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_1_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (grp_fu_486_p2 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896 == 1'd1) & (grp_fu_486_p2 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        current_line_1_fu_106 <= reg_462;
    end else if ((((or_cond_reg_937 == 1'd1) & (grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_1_fu_106 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_391 <= 7'd0;
    end else if (((tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_391 <= i_s_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_90 <= inp_5_fu_738_p2;
    end else if (((tmp_159_reg_900 == 1'd1) & (tmp_166_reg_922 == 1'd1) & (tmp_164_reg_918 == 1'd1) & (tmp_162_reg_914 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_90 <= p_inp_1_fu_698_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_1_fu_90 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_fu_557_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd0) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_x_1_fu_94 <= k_x_8_fu_588_p2;
    end else if ((((tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_164_fu_605_p2 == 1'd0) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_166_fu_625_p2 == 1'd0) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_166_fu_625_p2 == 1'd1) & (tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_1_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_164_fu_605_p2 == 1'd0) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_y_1_fu_86 <= k_y_8_fu_576_p2;
    end else if ((((tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_1_fu_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_166_fu_625_p2 == 1'd0) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_x_1_fu_82 <= ofm_x_8_fu_619_p2;
    end else if ((((tmp_166_fu_625_p2 == 1'd1) & (tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_1_fu_82 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_900 == 1'd1) & (tmp_166_reg_922 == 1'd1) & (tmp_164_reg_918 == 1'd1) & (tmp_162_reg_914 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ofm_y_1_fu_78 <= p_ofm_y_8_fu_705_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_fu_78 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_937 == 1'd1) & (grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        read_block_1_fu_98 <= grp_fu_445_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_1_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_4_reg_941 <= counter_internal_blo_4_fu_685_p2;
        or_cond_reg_937 <= or_cond_fu_676_p2;
        tmp_159_reg_900 <= tmp_159_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_in_bloc_reg_909 <= current_line_in_bloc_fu_582_p2;
        tmp_1362_reg_904 <= tmp_1362_fu_572_p1;
        tmp_162_reg_914 <= tmp_162_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_s_reg_891 <= i_s_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_0_V_loa_reg_989 <= inputBuf_0_0_V_q0;
        inputBuf_1_0_V_loa_reg_994 <= inputBuf_1_0_V_q0;
        inputBuf_2_0_V_loa_reg_999 <= inputBuf_2_0_V_q0;
        inputBuf_3_0_V_loa_reg_1004 <= inputBuf_3_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_4_reg_1033 <= tmp_169_fu_767_p1;
        inputBuf_1_1_V_add_4_reg_1038 <= tmp_169_fu_767_p1;
        inputBuf_2_1_V_add_4_reg_1043 <= tmp_169_fu_767_p1;
        inputBuf_3_1_V_add_4_reg_1048 <= tmp_169_fu_767_p1;
        tmp_1365_reg_1029 <= tmp_1365_fu_779_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_896 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_reg_1057 <= tmp_158_fu_783_p1;
        inputBuf_1_1_V_add_reg_1062 <= tmp_158_fu_783_p1;
        inputBuf_2_1_V_add_reg_1067 <= tmp_158_fu_783_p1;
        inputBuf_3_1_V_add_reg_1072 <= tmp_158_fu_783_p1;
        tmp_1361_reg_1053 <= tmp_1361_fu_795_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_1_V_loa_reg_1077 <= inputBuf_0_1_V_q0;
        inputBuf_1_1_V_loa_reg_1082 <= inputBuf_1_1_V_q0;
        inputBuf_2_1_V_loa_reg_1087 <= inputBuf_2_1_V_q0;
        inputBuf_3_1_V_loa_reg_1092 <= inputBuf_3_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_166_fu_625_p2 == 1'd1) & (tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_8_reg_926 <= ofm_y_8_fu_639_p2;
        tmp_167_reg_931 <= tmp_167_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_reg_937_pp0_iter1_reg <= or_cond_reg_937;
        tmp_159_reg_900_pp0_iter1_reg <= tmp_159_reg_900;
        tmp_reg_887 <= tmp_fu_536_p2;
        tmp_s_reg_896_pp0_iter1_reg <= tmp_s_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_fu_548_p2 == 1'd1) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_fu_676_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_462 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_466 <= current_line_1_fu_106;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op169_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op129_read_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op111_read_state3 == 1'b1)))) begin
        reg_470 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_937 == 1'd1) & (grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_486_p2 == 1'd1) & (tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_482 <= grp_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_160_reg_983 <= tmp_160_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_161_reg_947[31 : 0] <= tmp_161_fu_691_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_163_reg_979 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_164_reg_918 <= tmp_164_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_164_fu_605_p2 == 1'd1) & (tmp_162_fu_594_p2 == 1'd1) & (tmp_159_fu_557_p2 == 1'd1) & (tmp_s_fu_548_p2 == 1'd0) & (tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_166_reg_922 <= tmp_166_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_172_reg_975 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_896 <= tmp_s_fu_548_p2;
    end
end

always @ (*) begin
    if ((tmp_fu_536_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_887 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_395_p4 = i_s_reg_891;
    end else begin
        ap_phi_mux_i_phi_fu_395_p4 = i_reg_391;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_896 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op169_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op129_read_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op111_read_state3 == 1'b1)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd0))) begin
            inputBuf_0_0_V_address1 = tmp_158_fu_783_p1;
        end else if ((1'b1 == ap_condition_550)) begin
            inputBuf_0_0_V_address1 = tmp_169_fu_767_p1;
        end else begin
            inputBuf_0_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd0))) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_reg_1057;
        end else if ((1'b1 == ap_condition_595)) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_4_reg_1033;
        end else begin
            inputBuf_0_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_we1 = 1'b1;
    end else begin
        inputBuf_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd1))) begin
            inputBuf_1_0_V_address1 = tmp_158_fu_783_p1;
        end else if ((1'b1 == ap_condition_561)) begin
            inputBuf_1_0_V_address1 = tmp_169_fu_767_p1;
        end else begin
            inputBuf_1_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_1_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_we1 = 1'b1;
    end else begin
        inputBuf_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd1))) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_reg_1062;
        end else if ((1'b1 == ap_condition_606)) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_4_reg_1038;
        end else begin
            inputBuf_1_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd2))) begin
            inputBuf_2_0_V_address1 = tmp_158_fu_783_p1;
        end else if ((1'b1 == ap_condition_572)) begin
            inputBuf_2_0_V_address1 = tmp_169_fu_767_p1;
        end else begin
            inputBuf_2_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_2_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_we1 = 1'b1;
    end else begin
        inputBuf_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd2))) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_reg_1067;
        end else if ((1'b1 == ap_condition_616)) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_4_reg_1043;
        end else begin
            inputBuf_2_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_we1 = 1'b1;
    end else begin
        inputBuf_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd3))) begin
            inputBuf_3_0_V_address1 = tmp_158_fu_783_p1;
        end else if ((1'b1 == ap_condition_583)) begin
            inputBuf_3_0_V_address1 = tmp_169_fu_767_p1;
        end else begin
            inputBuf_3_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_3_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_we1 = 1'b1;
    end else begin
        inputBuf_3_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd3))) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_reg_1072;
        end else if ((1'b1 == ap_condition_626)) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_4_reg_1048;
        end else begin
            inputBuf_3_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_we1 = 1'b1;
    end else begin
        inputBuf_3_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op229_write_state6 == 1'b1))) begin
        out_V_V_din = tmp_V_31_fu_809_p6;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op207_write_state5 == 1'b1))) begin
        out_V_V_din = tmp_V_30_fu_799_p6;
    end else begin
        out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op229_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op207_write_state5 == 1'b1)))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_536_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_536_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_896 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op229_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_896 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op229_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_896 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op229_write_state6 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op207_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op207_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op207_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_s_reg_896 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op207_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_550 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_561 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_572 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_583 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd3));
end

always @ (*) begin
    ap_condition_595 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd0));
end

always @ (*) begin
    ap_condition_606 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd1));
end

always @ (*) begin
    ap_condition_616 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd2));
end

always @ (*) begin
    ap_condition_626 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd3));
end

always @ (*) begin
    ap_condition_81 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_96 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_151 = (ap_predicate_op151_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_153 = (ap_predicate_op153_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_157 = (ap_predicate_op157_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_178 = (ap_predicate_op178_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_208 = (ap_predicate_op208_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_211 = (ap_predicate_op211_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_224 = (ap_predicate_op224_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_97 = (ap_predicate_op97_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (ap_predicate_op99_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_predicate_op101_load_state3 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_load_state3 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_read_state3 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op129_read_state3 = ((tmp_s_reg_896 == 1'd1) & (tmp_reg_887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op151_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op155_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op157_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_load_state4 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op169_read_state4 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_store_state4 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op176_store_state4 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op177_store_state4 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op178_store_state4 = ((or_cond_reg_937 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_1365_fu_779_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op198_store_state4 = ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op199_store_state4 = ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op200_store_state4 = ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op201_store_state4 = ((tmp_s_reg_896 == 1'd1) & (tmp_1361_fu_795_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op207_write_state5 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_load_state5 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_load_state5 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_load_state5 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_load_state5 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_store_state5 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd2));
end

always @ (*) begin
    ap_predicate_op214_store_state5 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd1));
end

always @ (*) begin
    ap_predicate_op216_store_state5 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd0));
end

always @ (*) begin
    ap_predicate_op218_store_state5 = ((or_cond_reg_937_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0) & (tmp_1365_reg_1029 == 2'd3));
end

always @ (*) begin
    ap_predicate_op220_store_state5 = ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd2));
end

always @ (*) begin
    ap_predicate_op222_store_state5 = ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd1));
end

always @ (*) begin
    ap_predicate_op224_store_state5 = ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd0));
end

always @ (*) begin
    ap_predicate_op226_store_state5 = ((tmp_s_reg_896_pp0_iter1_reg == 1'd1) & (tmp_1361_reg_1053 == 2'd3));
end

always @ (*) begin
    ap_predicate_op229_write_state6 = ((tmp_159_reg_900_pp0_iter1_reg == 1'd1) & (tmp_s_reg_896_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_load_state3 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_load_state3 = ((tmp_159_reg_900 == 1'd1) & (tmp_s_reg_896 == 1'd0) & (tmp_reg_887 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign counter_internal_blo_4_fu_685_p2 = (counter_internal_blo_fu_110 + 32'd1);

assign current_line_in_bloc_fu_582_p2 = (ofm_x_1_fu_82 + k_x_1_fu_94);

assign grp_fu_436_p2 = (current_line_1_fu_106 + 32'd1);

assign grp_fu_445_p2 = (read_block_1_fu_98 + 32'd1);

assign grp_fu_451_p2 = (current_block_write_1_fu_102 + 32'd1);

assign grp_fu_486_p2 = ((reg_462 == 32'd5) ? 1'b1 : 1'b0);

assign grp_fu_497_p2 = ((reg_482 == 32'd4) ? 1'b1 : 1'b0);

assign grp_fu_503_p3 = ((grp_fu_497_p2[0:0] === 1'b1) ? 32'd0 : reg_482);

assign i_s_fu_542_p2 = (ap_phi_mux_i_phi_fu_395_p4 + 7'd1);

assign icmp_fu_664_p2 = ((tmp_1364_fu_654_p4 == 30'd0) ? 1'b1 : 1'b0);

assign inp_5_fu_738_p2 = (inp_1_fu_90 + 32'd1);

assign inputBuf_0_0_V_address0 = tmp_161_fu_691_p1;

assign inputBuf_0_1_V_address0 = tmp_161_reg_947;

assign inputBuf_1_0_V_address0 = tmp_161_fu_691_p1;

assign inputBuf_1_1_V_address0 = tmp_161_reg_947;

assign inputBuf_2_0_V_address0 = tmp_161_fu_691_p1;

assign inputBuf_2_1_V_address0 = tmp_161_reg_947;

assign inputBuf_3_0_V_address0 = tmp_161_fu_691_p1;

assign inputBuf_3_1_V_address0 = tmp_161_reg_947;

assign k_x_8_fu_588_p2 = (32'd1 + k_x_1_fu_94);

assign k_y_8_fu_576_p2 = (32'd1 + k_y_1_fu_86);

assign ofm_x_8_fu_619_p2 = (ofm_x_1_fu_82 + 32'd1);

assign ofm_y_8_fu_639_p2 = (ofm_y_1_fu_78 + 32'd1);

assign or_cond_fu_676_p2 = (tmp_168_fu_670_p2 & icmp_fu_664_p2);

assign p_inp_1_fu_698_p3 = ((tmp_167_reg_931[0:0] === 1'b1) ? 32'd0 : inp_1_fu_90);

assign p_ofm_y_8_fu_705_p3 = ((tmp_167_reg_931[0:0] === 1'b1) ? 32'd0 : ofm_y_8_reg_926);

assign p_s_fu_726_p3 = ((tmp_175_fu_721_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_4_reg_941);

assign start_out = real_start;

assign tmp1_fu_753_p2 = (2'd1 + tmp_1363_fu_749_p1);

assign tmp_1361_fu_795_p1 = current_block_write_1_fu_102[1:0];

assign tmp_1362_fu_572_p1 = k_y_1_fu_86[1:0];

assign tmp_1363_fu_749_p1 = current_block_write_1_fu_102[1:0];

assign tmp_1364_fu_654_p4 = {{counter_internal_blo_fu_110[31:2]}};

assign tmp_1365_fu_779_p1 = current_block_write_1_fu_102[1:0];

assign tmp_158_fu_783_p1 = reg_466;

assign tmp_159_fu_557_p2 = ((counter_internal_blo_fu_110 < 32'd26) ? 1'b1 : 1'b0);

assign tmp_160_fu_759_p2 = (tmp1_fu_753_p2 + tmp_1362_reg_904);

assign tmp_161_fu_691_p1 = current_line_in_bloc_reg_909;

assign tmp_162_fu_594_p2 = ((k_x_8_fu_588_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_164_fu_605_p2 = ((k_y_8_fu_576_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_166_fu_625_p2 = ((ofm_x_8_fu_619_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_167_fu_645_p2 = ((ofm_y_8_fu_639_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_168_fu_670_p2 = ((read_block_1_fu_98 < 32'd5) ? 1'b1 : 1'b0);

assign tmp_169_fu_767_p1 = reg_466;

assign tmp_175_fu_721_p2 = ((counter_internal_blo_4_reg_941 == 32'd26) ? 1'b1 : 1'b0);

assign tmp_fu_536_p2 = ((ap_phi_mux_i_phi_fu_395_p4 == 7'd96) ? 1'b1 : 1'b0);

assign tmp_s_fu_548_p2 = ((inp_1_fu_90 < 32'd15) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_161_reg_947[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //StreamingConvolution_4
