
*** Running vivado
    with args -log top_race_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_race_game.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_race_game.tcl -notrace
Command: synth_design -top top_race_game -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 64596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.227 ; gain = 120.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_race_game' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/top_race_game.v:23]
INFO: [Synth 8-6157] synthesizing module 'seginterface' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/project_3/seginterface.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/project_3/sevenseg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (1#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/project_3/sevenseg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seginterface' (2#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/project_3/seginterface.v:23]
WARNING: [Synth 8-350] instance 'M1' of module 'seginterface' requires 19 connections, but only 17 given [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/top_race_game.v:43]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/keyboard.v:24]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/ps2_rx.v:23]
	Parameter idle bound to: 2'b00 
	Parameter dps bound to: 2'b01 
	Parameter load bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/ps2_rx.v:88]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (3#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/ps2_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (4#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/keyboard.v:24]
INFO: [Synth 8-6157] synthesizing module 'graphics' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/graphics.v:23]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/text.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/list_ch14_01_font_rom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (5#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/list_ch14_01_font_rom.v:13]
INFO: [Synth 8-6157] synthesizing module 'time_text' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/time_text.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_text' (6#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/time_text.v:23]
INFO: [Synth 8-6157] synthesizing module 'start' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/start.v:23]
INFO: [Synth 8-6155] done synthesizing module 'start' (7#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/start.v:23]
INFO: [Synth 8-6157] synthesizing module 'finish' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/finish.v:23]
INFO: [Synth 8-6155] done synthesizing module 'finish' (8#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/finish.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_over' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/game_over.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_over' (9#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/game_over.v:23]
INFO: [Synth 8-6155] done synthesizing module 'text' (10#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/text.v:23]
INFO: [Synth 8-6157] synthesizing module 'road' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/road.v:23]
	Parameter MAX_X bound to: 512 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter road_x_l bound to: 64 - type: integer 
	Parameter road_x_r bound to: 575 - type: integer 
	Parameter road_y_t bound to: 0 - type: integer 
	Parameter road_y_b bound to: 479 - type: integer 
	Parameter road_x_delta bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'road' (11#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/road.v:23]
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/car.v:23]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter CAR_MAX_X bound to: 32 - type: integer 
	Parameter CAR_MAX_Y bound to: 64 - type: integer 
	Parameter car_y_t bound to: 410 - type: integer 
	Parameter car_y_b bound to: 473 - type: integer 
	Parameter CAR_VELOCITY bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'car' (12#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/car.v:23]
INFO: [Synth 8-6155] done synthesizing module 'graphics' (13#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/graphics.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_state' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/game_state.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_state' (14#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/game_state.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/vga_sync.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (15#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/vga_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Acce' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/new/Acce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Acce' (16#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/new/Acce.v:23]
INFO: [Synth 8-6157] synthesizing module 'song1' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/song1.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/PWM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (17#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/PWM.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/song1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'song1' (18#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/song1.v:23]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl2_2' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/synth/AccelerometerCtl2_2.vhd:71]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelerometerCtl.vhd:42' bound to instance 'U0' of component 'AccelerometerCtl' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/synth/AccelerometerCtl2_2.vhd:103]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/SPI_if.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/SPI_if.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/SPI_if.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (19#1) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/SPI_if.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (20#1) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:50' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:75]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
WARNING: [Synth 8-6014] Unused sequential element Data_Ready_0_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:186]
WARNING: [Synth 8-6014] Unused sequential element Data_Ready_1_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_X_SQUARE_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_Y_SQUARE_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_Z_SQUARE_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element ACCEL_MAG_SQUARE_reg was removed.  [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:213]
WARNING: [Synth 8-3848] Net m_axis_dout_tdata in module/entity AccelArithmetics does not have driver. [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (21#1) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelArithmetics.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (22#1) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/AccelerometerCtl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl2_2' (23#1) [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/synth/AccelerometerCtl2_2.vhd:71]
WARNING: [Synth 8-689] width (14) of port connection 'ACCEL_X_OUT' does not match port width (9) of module 'AccelerometerCtl2_2' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/top_race_game.v:78]
WARNING: [Synth 8-350] instance 'acc' of module 'AccelerometerCtl2_2' requires 10 connections, but only 7 given [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/top_race_game.v:78]
INFO: [Synth 8-6155] done synthesizing module 'top_race_game' (24#1) [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/top_race_game.v:23]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[11]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[10]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[9]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[8]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[7]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[6]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[5]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[4]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[3]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[2]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[1]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_MAG_OUT[0]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[11]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[10]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[9]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[8]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[7]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[6]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[5]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[4]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[3]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[2]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[1]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[0]
WARNING: [Synth 8-3331] design game_over has unconnected port clk
WARNING: [Synth 8-3331] design game_over has unconnected port pix_x[2]
WARNING: [Synth 8-3331] design game_over has unconnected port pix_x[1]
WARNING: [Synth 8-3331] design game_over has unconnected port pix_x[0]
WARNING: [Synth 8-3331] design game_over has unconnected port pix_y[2]
WARNING: [Synth 8-3331] design game_over has unconnected port pix_y[1]
WARNING: [Synth 8-3331] design game_over has unconnected port pix_y[0]
WARNING: [Synth 8-3331] design finish has unconnected port clk
WARNING: [Synth 8-3331] design finish has unconnected port pix_x[2]
WARNING: [Synth 8-3331] design finish has unconnected port pix_x[1]
WARNING: [Synth 8-3331] design finish has unconnected port pix_x[0]
WARNING: [Synth 8-3331] design finish has unconnected port pix_y[2]
WARNING: [Synth 8-3331] design finish has unconnected port pix_y[1]
WARNING: [Synth 8-3331] design finish has unconnected port pix_y[0]
WARNING: [Synth 8-3331] design start has unconnected port clk
WARNING: [Synth 8-3331] design start has unconnected port pix_x[2]
WARNING: [Synth 8-3331] design start has unconnected port pix_x[1]
WARNING: [Synth 8-3331] design start has unconnected port pix_x[0]
WARNING: [Synth 8-3331] design start has unconnected port pix_y[2]
WARNING: [Synth 8-3331] design start has unconnected port pix_y[1]
WARNING: [Synth 8-3331] design start has unconnected port pix_y[0]
WARNING: [Synth 8-3331] design time_text has unconnected port pix_x[0]
WARNING: [Synth 8-3331] design time_text has unconnected port pix_y[0]
WARNING: [Synth 8-3331] design seginterface has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 545.746 ; gain = 256.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 545.746 ; gain = 256.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 545.746 ; gain = 256.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] for cell 'acc/U0'
Finished Parsing XDC File [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] for cell 'acc/U0'
Parsing XDC File [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sh_en'. [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/constrs_1/imports/FPGA-Racing-Game-master/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_race_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_race_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_race_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_race_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.895 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 859.895 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 859.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for acc/U0. (constraint file  C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for acc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2_rx'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_relese" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raceTime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "char_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "char_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'graphics'
INFO: [Synth 8-5544] ROM "refresh_tick0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "refresh_tick0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'game_reset_reg' into 'start_en_reg' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/game_state.v:40]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game_state'
INFO: [Synth 8-5544] ROM "start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     dps |                              010 |                               01
                    load |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2_rx'
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/text.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'text_rgb_reg' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/text.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.srcs/sources_1/imports/FPGA-Racing-Game-master/text.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'graphics'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                  iSTATE |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'game_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:30 ; elapsed = 00:05:36 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seginterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module ps2_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module time_text 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module start 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
Module finish 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
Module game_over 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
Module text 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module road 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module car 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module graphics 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module game_state 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module song1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module AccelArithmetics 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mystart/char_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crash/char_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mytime/raceTime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [c:/Users/22270/Desktop/Verilog/Verilog_game/testgame2/testgame2.srcs/sources_1/ip/AccelerometerCtl2_2/project_1.srcs/sources_1/new/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-5544] ROM "ADXL_Control/Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADXL_Control/Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inkey/ps2/state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inkey/key_relese" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design text has unconnected port pix_x[0]
WARNING: [Synth 8-3331] design text has unconnected port pix_y[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\race_graph/race_road/counter_reg[11] )
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[1]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[2]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[3]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[5]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[6]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[7]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'race_graph/mytext/text_rgb_reg[9]' (LD) to 'race_graph/mytext/text_rgb_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\race_graph/mytext/text_rgb_reg[11] )
WARNING: [Synth 8-3332] Sequential element (race_graph/mytext/text_rgb_reg[11]) is unused and will be removed from module top_race_game.
INFO: [Synth 8-3886] merging instance 'acc/U0/ADXL_Control/Cmd_Reg_reg[0][0]' (FDRE) to 'acc/U0/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'acc/U0/ADXL_Control/Cmd_Reg_reg[0][3]' (FDRE) to 'acc/U0/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acc/U0/\ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acc/U0/\ADXL_Control/Cmd_Reg_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:41 ; elapsed = 00:11:54 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------------------+---------------+----------------+
|Module Name   | RTL Object             | Depth x Width | Implemented As | 
+--------------+------------------------+---------------+----------------+
|text          | font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
|road          | road_rom_addr_reg_rep  | 1024x472      | Block RAM      | 
|top_race_game | mysong/sample_reg_rep  | 32768x8       | Block RAM      | 
+--------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/race_graph/mytext/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/race_graph/race_road/road_rom_addr_reg_rep_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/mysong/sample_reg_rep_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:48 ; elapsed = 00:12:02 . Memory (MB): peak = 859.895 ; gain = 570.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:54 ; elapsed = 00:12:08 . Memory (MB): peak = 990.426 ; gain = 700.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance race_graph/mytext/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mysong/sample_reg_rep_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:55 ; elapsed = 00:12:09 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AccelerometerCtl | ADXL_Control/Data_Reg_reg[4][7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    96|
|3     |LUT1        |    81|
|4     |LUT2        |   181|
|5     |LUT3        |   108|
|6     |LUT4        |   129|
|7     |LUT5        |   108|
|8     |LUT6        |   307|
|9     |MUXF7       |     3|
|10    |RAMB18E1    |     1|
|11    |RAMB18E1_1  |     1|
|12    |RAMB36E1    |     3|
|13    |RAMB36E1_1  |     1|
|14    |RAMB36E1_10 |     1|
|15    |RAMB36E1_11 |     1|
|16    |RAMB36E1_12 |     1|
|17    |RAMB36E1_13 |     1|
|18    |RAMB36E1_14 |     1|
|19    |RAMB36E1_15 |     1|
|20    |RAMB36E1_16 |     1|
|21    |RAMB36E1_17 |     1|
|22    |RAMB36E1_18 |     1|
|23    |RAMB36E1_2  |     1|
|24    |RAMB36E1_3  |     1|
|25    |RAMB36E1_4  |     1|
|26    |RAMB36E1_5  |     1|
|27    |RAMB36E1_6  |     1|
|28    |RAMB36E1_7  |     1|
|29    |RAMB36E1_8  |     1|
|30    |RAMB36E1_9  |     1|
|31    |SRL16E      |     8|
|32    |FDCE        |    49|
|33    |FDPE        |     1|
|34    |FDRE        |   473|
|35    |FDSE        |    13|
|36    |LD          |    18|
|37    |IBUF        |     5|
|38    |OBUF        |    34|
+------+------------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |  1638|
|2     |  acc                   |AccelerometerCtl2_2 |   645|
|3     |    U0                  |AccelerometerCtl    |   645|
|4     |      ADXL_Control      |ADXL362Ctrl         |   516|
|5     |        SPI_Interface   |SPI_If              |    79|
|6     |      Accel_Calculation |AccelArithmetics    |   105|
|7     |  M1                    |seginterface        |    40|
|8     |  game_states           |game_state          |    33|
|9     |  inkey                 |keyboard            |    54|
|10    |    ps2                 |ps2_rx              |    41|
|11    |  mysong                |song1               |    83|
|12    |    mypwm               |PWM                 |    27|
|13    |  race_graph            |graphics            |   576|
|14    |    mycar               |car                 |    62|
|15    |    mytext              |text                |   206|
|16    |      font_unit         |font_rom            |     6|
|17    |      mytime            |time_text           |   182|
|18    |    race_road           |road                |   301|
|19    |  vga                   |vga_sync            |   167|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:56 ; elapsed = 00:12:10 . Memory (MB): peak = 991.445 ; gain = 701.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:42 ; elapsed = 00:12:04 . Memory (MB): peak = 991.445 ; gain = 387.684
Synthesis Optimization Complete : Time (s): cpu = 00:11:57 ; elapsed = 00:12:11 . Memory (MB): peak = 991.445 ; gain = 701.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 66 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:59 ; elapsed = 00:12:14 . Memory (MB): peak = 991.445 ; gain = 714.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/22270/Desktop/Verilog/Verilog_game/Racing/Racing.runs/synth_1/top_race_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_race_game_utilization_synth.rpt -pb top_race_game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 17:53:03 2019...
