<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.19.14:57:13"
 outputDirectory="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS066N3F40E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="f2h_cold_reset_req" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="f2h_cold_reset_req_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="f2h_debug_reset_req" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="f2h_debug_reset_req_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="f2h_warm_reset_req" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="f2h_warm_reset_req_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="f2h_stm_hw_events" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="f2h_stm_hw_events_stm_hwevents"
       direction="input"
       role="stm_hwevents"
       width="28" />
  </interface>
  <interface name="hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hps_io_hps_io_phery_emac0_TX_CLK"
       direction="output"
       role="hps_io_phery_emac0_TX_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_TXD0"
       direction="output"
       role="hps_io_phery_emac0_TXD0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_TXD1"
       direction="output"
       role="hps_io_phery_emac0_TXD1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_TXD2"
       direction="output"
       role="hps_io_phery_emac0_TXD2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_TXD3"
       direction="output"
       role="hps_io_phery_emac0_TXD3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RX_CTL"
       direction="input"
       role="hps_io_phery_emac0_RX_CTL"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_TX_CTL"
       direction="output"
       role="hps_io_phery_emac0_TX_CTL"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RX_CLK"
       direction="input"
       role="hps_io_phery_emac0_RX_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RXD0"
       direction="input"
       role="hps_io_phery_emac0_RXD0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RXD1"
       direction="input"
       role="hps_io_phery_emac0_RXD1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RXD2"
       direction="input"
       role="hps_io_phery_emac0_RXD2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_RXD3"
       direction="input"
       role="hps_io_phery_emac0_RXD3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_MDIO"
       direction="bidir"
       role="hps_io_phery_emac0_MDIO"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac0_MDC"
       direction="output"
       role="hps_io_phery_emac0_MDC"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_CMD"
       direction="bidir"
       role="hps_io_phery_sdmmc_CMD"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D0"
       direction="bidir"
       role="hps_io_phery_sdmmc_D0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D1"
       direction="bidir"
       role="hps_io_phery_sdmmc_D1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D2"
       direction="bidir"
       role="hps_io_phery_sdmmc_D2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D3"
       direction="bidir"
       role="hps_io_phery_sdmmc_D3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D4"
       direction="bidir"
       role="hps_io_phery_sdmmc_D4"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D5"
       direction="bidir"
       role="hps_io_phery_sdmmc_D5"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D6"
       direction="bidir"
       role="hps_io_phery_sdmmc_D6"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D7"
       direction="bidir"
       role="hps_io_phery_sdmmc_D7"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_CCLK"
       direction="output"
       role="hps_io_phery_sdmmc_CCLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA0"
       direction="bidir"
       role="hps_io_phery_usb0_DATA0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA1"
       direction="bidir"
       role="hps_io_phery_usb0_DATA1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA2"
       direction="bidir"
       role="hps_io_phery_usb0_DATA2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA3"
       direction="bidir"
       role="hps_io_phery_usb0_DATA3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA4"
       direction="bidir"
       role="hps_io_phery_usb0_DATA4"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA5"
       direction="bidir"
       role="hps_io_phery_usb0_DATA5"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA6"
       direction="bidir"
       role="hps_io_phery_usb0_DATA6"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DATA7"
       direction="bidir"
       role="hps_io_phery_usb0_DATA7"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_CLK"
       direction="input"
       role="hps_io_phery_usb0_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_STP"
       direction="output"
       role="hps_io_phery_usb0_STP"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_DIR"
       direction="input"
       role="hps_io_phery_usb0_DIR"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb0_NXT"
       direction="input"
       role="hps_io_phery_usb0_NXT"
       width="1" />
   <port
       name="hps_io_hps_io_phery_spim1_CLK"
       direction="output"
       role="hps_io_phery_spim1_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_spim1_MOSI"
       direction="output"
       role="hps_io_phery_spim1_MOSI"
       width="1" />
   <port
       name="hps_io_hps_io_phery_spim1_MISO"
       direction="input"
       role="hps_io_phery_spim1_MISO"
       width="1" />
   <port
       name="hps_io_hps_io_phery_spim1_SS0_N"
       direction="output"
       role="hps_io_phery_spim1_SS0_N"
       width="1" />
   <port
       name="hps_io_hps_io_phery_spim1_SS1_N"
       direction="output"
       role="hps_io_phery_spim1_SS1_N"
       width="1" />
   <port
       name="hps_io_hps_io_phery_trace_CLK"
       direction="output"
       role="hps_io_phery_trace_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_trace_D0"
       direction="output"
       role="hps_io_phery_trace_D0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_trace_D1"
       direction="output"
       role="hps_io_phery_trace_D1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_trace_D2"
       direction="output"
       role="hps_io_phery_trace_D2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_trace_D3"
       direction="output"
       role="hps_io_phery_trace_D3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_uart1_RX"
       direction="input"
       role="hps_io_phery_uart1_RX"
       width="1" />
   <port
       name="hps_io_hps_io_phery_uart1_TX"
       direction="output"
       role="hps_io_phery_uart1_TX"
       width="1" />
   <port
       name="hps_io_hps_io_phery_i2c1_SDA"
       direction="bidir"
       role="hps_io_phery_i2c1_SDA"
       width="1" />
   <port
       name="hps_io_hps_io_phery_i2c1_SCL"
       direction="bidir"
       role="hps_io_phery_i2c1_SCL"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io5"
       direction="bidir"
       role="hps_io_gpio_gpio1_io5"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io14"
       direction="bidir"
       role="hps_io_gpio_gpio1_io14"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io16"
       direction="bidir"
       role="hps_io_gpio_gpio1_io16"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io17"
       direction="bidir"
       role="hps_io_gpio_gpio1_io17"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_a10_hps_0_pll_ref_clk_clock_sink" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="emif_a10_hps_0_pll_ref_clk_clock_sink_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="emif_a10_hps_0_oct_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_a10_hps_0_oct_conduit_end_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_a10_hps_0_mem_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_a"
       direction="output"
       role="mem_a"
       width="17" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_ba"
       direction="output"
       role="mem_ba"
       width="2" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_bg"
       direction="output"
       role="mem_bg"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="4" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="4" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="32" />
   <port
       name="emif_a10_hps_0_mem_conduit_end_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="4" />
  </interface>
  <interface name="fp_functions_0_a" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="fp_functions_0_a_a" direction="input" role="a" width="32" />
  </interface>
  <interface name="fp_functions_0_b" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="fp_functions_0_b_b" direction="input" role="b" width="32" />
  </interface>
  <interface name="fp_functions_0_q" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="fp_functions_0_q_q" direction="output" role="q" width="32" />
  </interface>
  <interface name="num1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="num1_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="num2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="num2_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="result" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="result_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="hps_fpga_reset" kind="reset" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedDirectReset" value="reset" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="hps_fpga_reset_reset" direction="output" role="reset" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity kind="qsys_top" version="1.0" name="qsys_top">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="AUTO_EMIF_A10_HPS_0_PLL_REF_CLK_CLOCK_SINK_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_hps_181_2xyroxa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_hgum2rq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_hps_io_181_fk2aczy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_54e66ui"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_clock_bridge_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: emif_hps"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_fp_functions_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: num1"</message>
   <message level="Info" culprit="qsys_top">"Generating: result"</message>
   <message level="Info" culprit="qsys_top">"Generating: rst_bdg"</message>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_181_sqn6eoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_7nqkolq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_fqgo25q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_181_efhh5ua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_ibonxii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_63w2npy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_dbzr4fa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_ua4lkca"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_181_qd5nila"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps"
   version="18.1"
   name="qsys_top_altera_arria10_hps_181_2xyroxa">
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="EMAC2_CLK" value="250" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="CLK_S2F_USER1_SOURCE" value="0" />
  <parameter name="EMAC_PTP_REF_CLK" value="100" />
  <parameter name="F2H_FREE_CLK_Enable" value="false" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK" value="2.5" />
  <parameter name="NOCDIV_CS_TRACECLK" value="1" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_HMC_Enable" value="false" />
  <parameter name="CLK_SDMMC_SOURCE" value="1" />
  <parameter name="H2F_COLD_RST_Enable" value="false" />
  <parameter name="F2SDRAM2_ENABLED" value="true" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter
     name="DB_port_pins"
     value="spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN" value="100" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="150000000" />
  <parameter name="MAINPLLGRP_VCO_NUMER" value="191" />
  <parameter name="SDMMC_REF_CLK" value="200" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="CLK_EMACA_SOURCE" value="1" />
  <parameter name="H2F_DELAY" value="3" />
  <parameter name="PERPLLGRP_EMACB_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="MAINPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="UART1_Mode" value="No_flow_control" />
  <parameter name="SPIM1_Mode" value="Dual_slave_selects" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIM1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART1_Enable" value="false" />
  <parameter name="I2C0_Mode" value="N/A" />
  <parameter name="EMAC1_SWITCH_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC2_Enable" value="false" />
  <parameter name="hps_device_family" value="Arria 10" />
  <parameter name="NOCDIV_L4MPCLK" value="0" />
  <parameter name="S2FINTERRUPT_I2C1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIS1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB0_Enable" value="false" />
  <parameter name="EMAC2_PTP" value="false" />
  <parameter name="H2F_USER0_CLK_FREQ" value="400" />
  <parameter name="L4_SYS_FREE_CLK" value="1" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="USB1_Mode" value="N/A" />
  <parameter name="NOCDIV_CS_ATCLK" value="0" />
  <parameter name="EMAC0_SWITCH_Enable" value="false" />
  <parameter name="PERI_PLL_MANUAL_VCO_FREQ" value="2000" />
  <parameter name="DEFAULT_MPU_CLK" value="1200" />
  <parameter name="QSPI_Mode" value="N/A" />
  <parameter name="PERPLLGRP_SDMMC_CNT" value="9" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN" value="100" />
  <parameter name="F2H_DBG_RST_Enable" value="true" />
  <parameter name="USB0_PinMuxing" value="IO" />
  <parameter name="EMAC0SEL" value="0" />
  <parameter name="MAINPLLGRP_GPIO_DB_CNT" value="900" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="OVERIDE_PERI_PLL" value="false" />
  <parameter name="DISABLE_PERI_PLL" value="false" />
  <parameter name="Quad_1_Save" value="" />
  <parameter name="pin_muxing_check" value="" />
  <parameter name="MAINPLLGRP_EMAC_PTP_CNT" value="900" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="MAINPLLGRP_S2F_USER0_CNT" value="900" />
  <parameter name="TESTIOCTRL_MAINCLKSEL" value="8" />
  <parameter name="Quad_2_Save" value="" />
  <parameter
     name="DB_iface_ports"
     value="emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}" />
  <parameter name="F2SDRAM_ADDRESS_WIDTH" value="32" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="SDMMC_Mode" value="8-bit" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="150000000" />
  <parameter name="JAVA_ERROR_MSG" value="" />
  <parameter name="quartus_ini_hps_ip_override_sdmmc_4bit" value="false" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="150000000" />
  <parameter name="EMAC2_SWITCH_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="BSEL" value="1" />
  <parameter name="quartus_ini_hps_ip_overide_f2sdram_delay" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN" value="100" />
  <parameter name="HMC_PLL_REF_CLK" value="800" />
  <parameter name="I2C1_PinMuxing" value="IO" />
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK" value="100" />
  <parameter name="SPIM0_PinMuxing" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter
     name="test_iface_definition"
     value="DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output" />
  <parameter name="NOCDIV_CS_PDBGCLK" value="1" />
  <parameter name="MAINPLLGRP_PERIPH_REF_CNT" value="900" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="F2SDRAM_READY_LATENCY" value="true" />
  <parameter name="CLK_MPU_CNT" value="0" />
  <parameter name="EMIF_BYPASS_CHECK" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="PERPLLGRP_EMACA_CNT" value="7" />
  <parameter
     name="HPS_IO_Enable"
     value="SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,NONE,NONE,SDMMC:D4,SDMMC:D5,SDMMC:D6,SDMMC:D7,UART1:TX,UART1:RX,USB0:CLK,USB0:STP,USB0:DIR,USB0:DATA0,USB0:DATA1,USB0:NXT,USB0:DATA2,USB0:DATA3,USB0:DATA4,USB0:DATA5,USB0:DATA6,USB0:DATA7,EMAC0:TX_CLK,EMAC0:TX_CTL,EMAC0:RX_CLK,EMAC0:RX_CTL,EMAC0:TXD0,EMAC0:TXD1,EMAC0:RXD0,EMAC0:RXD1,EMAC0:TXD2,EMAC0:TXD3,EMAC0:RXD2,EMAC0:RXD3,SPIM1:CLK,SPIM1:MOSI,SPIM1:MISO,SPIM1:SS0_N,SPIM1:SS1_N,GPIO,NONE,NONE,NONE,NONE,MDIO0:MDIO,MDIO0:MDC,I2C1:SDA,I2C1:SCL,GPIO,TRACE:CLK,GPIO,GPIO,NONE,NONE,TRACE:D0,TRACE:D1,TRACE:D2,TRACE:D3" />
  <parameter name="CLK_MAIN_PLL_SOURCE2" value="0" />
  <parameter name="I2C0_PinMuxing" value="Unused" />
  <parameter name="DEBUG_APB_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC0_Enable" value="false" />
  <parameter name="JAVA_WARNING_MSG" value="" />
  <parameter name="device_name" value="10AS066N3F40E2SG" />
  <parameter name="MPU_CLK_VCCL" value="1" />
  <parameter name="INTERNAL_OSCILLATOR_ENABLE" value="60" />
  <parameter name="CLK_EMAC_PTP_SOURCE" value="1" />
  <parameter name="USB1_PinMuxing" value="Unused" />
  <parameter name="H2F_LW_DELAY" value="3" />
  <parameter name="F2S_Width" value="6" />
  <parameter name="MAINPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="UART1_PinMuxing" value="IO" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="PERPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="pin_muxing" value="" />
  <parameter name="S2FINTERRUPT_I2CEMAC1_Enable" value="false" />
  <parameter name="PERPLLGRP_VCO_DENOM" value="1" />
  <parameter name="PERI_PLL_AUTO_VCO_FREQ" value="2000" />
  <parameter name="CLK_NOC_CNT" value="0" />
  <parameter name="S2FINTERRUPT_SPIM0_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_SYSTEMMANAGER_Enable" value="false" />
  <parameter name="SECURITY_MODULE_Enable" value="false" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="PERPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="CONFIG_HPS_DIV_GPIO" value="32000" />
  <parameter name="LWH2F_Enable" value="2" />
  <parameter name="F2H_FREE_CLK_FREQ" value="200" />
  <parameter name="H2F_USER1_CLK_Enable" value="false" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="TRACE_Mode" value="default" />
  <parameter name="CLK_S2F_USER0_SOURCE" value="0" />
  <parameter name="CM_PinMuxing" value="Unused" />
  <parameter name="EMAC1_PinMuxing" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK" value="125" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="100" />
  <parameter name="GPIO_REF_CLK" value="4" />
  <parameter name="PERPLLGRP_S2F_USER0_CNT" value="900" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="CUSTOM_MPU_CLK" value="1020" />
  <parameter name="H2F_PENDING_RST_Enable" value="false" />
  <parameter name="SPIM0_Mode" value="N/A" />
  <parameter name="QSPI_PinMuxing" value="Unused" />
  <parameter name="F2H_WARM_RST_Enable" value="true" />
  <parameter name="SDMMC_PinMuxing" value="IO" />
  <parameter name="HPS_DIV_GPIO_FREQ" value="125" />
  <parameter name="TRACE_PinMuxing" value="IO" />
  <parameter
     name="PIN_TO_BALL_MAP"
     value="Q2_1,H18,Q2_2,H19,Q2_3,F18,Q2_4,G17,Q2_5,E20,Q2_6,F20,Q2_7,G20,Q2_8,G21,Q2_10,G19,Q2_9,F19,Q2_11,F22,Q2_12,G22,D_4,E16,D_5,H16,D_6,K16,D_7,G16,D_8,H17,D_9,F15,Q3_1,K18,Q3_2,L19,Q3_3,H22,Q3_4,H21,Q3_5,J21,Q3_6,J20,Q3_7,J18,Q3_8,J19,D_10,L17,Q3_9,H23,D_11,N19,D_12,M19,D_13,E15,D_14,J16,D_15,L18,D_16,M17,D_17,K17,Q3_10,J23,Q4_1,L20,Q3_11,K21,Q4_2,M20,Q3_12,K20,Q4_3,N20,Q4_4,P20,Q4_5,K23,Q4_6,L23,Q4_7,N23,Q4_8,N22,Q4_9,K22,Q1_10,D20,Q1_1,D18,Q1_11,E21,Q1_2,E18,Q1_12,E22,Q1_3,C19,Q1_4,D19,Q1_5,E17,Q1_6,F17,Q1_7,C17,Q1_8,C18,Q1_9,D21,Q4_10,L22,Q4_11,M22,Q4_12,M21" />
  <parameter name="H2F_USER1_CLK_FREQ" value="400" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="EMAC0_CLK" value="250" />
  <parameter name="S2FINTERRUPT_I2CEMAC2_Enable" value="false" />
  <parameter name="EMAC2SEL" value="0" />
  <parameter name="MAINPLLGRP_EMACA_CNT" value="900" />
  <parameter name="F2SDRAM2_DELAY" value="4" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK" value="100" />
  <parameter name="UART0_PinMuxing" value="Unused" />
  <parameter name="PLL_CLK3" value="Unused" />
  <parameter name="I2CEMAC2_PinMuxing" value="Unused" />
  <parameter name="PLL_CLK4" value="Unused" />
  <parameter name="CLK_GPIO_SOURCE" value="1" />
  <parameter name="DMA_Enable" value="No,No,No,No,No,No,No,No" />
  <parameter name="L3_MAIN_FREE_CLK" value="200" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="PERPLLGRP_NOC_CNT" value="900" />
  <parameter name="EMAC2_PinMuxing" value="Unused" />
  <parameter name="S2FINTERRUPT_I2C0_Enable" value="false" />
  <parameter name="F2SDRAM1_ENABLED" value="false" />
  <parameter name="S2FINTERRUPT_USB1_Enable" value="false" />
  <parameter name="PERPLLGRP_GPIO_DB_CNT" value="499" />
  <parameter name="I2C1_Mode" value="default" />
  <parameter name="quartus_ini_hps_ip_boot_from_fpga_ready" value="false" />
  <parameter name="CLK_EMACB_SOURCE" value="1" />
  <parameter name="S2FINTERRUPT_SPIS0_Enable" value="false" />
  <parameter name="STM_Enable" value="true" />
  <parameter name="H2F_USER0_CLK_Enable" value="false" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="quartus_ini_hps_ip_enable_a10_advanced_options" value="false" />
  <parameter name="F2SDRAM_PORT_CONFIG" value="6" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="CLK_NOC_SOURCE" value="0" />
  <parameter name="BOOT_FROM_FPGA_Enable" value="false" />
  <parameter name="EMAC0_PTP" value="false" />
  <parameter name="UART0_Mode" value="N/A" />
  <parameter
     name="DB_periph_ifaces"
     value="@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}" />
  <parameter name="S2F_Width" value="4" />
  <parameter name="RUN_INTERNAL_BUILD_CHECKS" value="0" />
  <parameter name="USE_DEFAULT_MPU_CLK" value="false" />
  <parameter name="EMAC2_Mode" value="N/A" />
  <parameter name="GP_Enable" value="false" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="CM_Mode" value="N/A" />
  <parameter name="MAINPLLGRP_SDMMC_CNT" value="900" />
  <parameter name="I2CEMAC1_Mode" value="N/A" />
  <parameter name="PERPLLGRP_VCO_NUMER" value="159" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="SPIM1_PinMuxing" value="IO" />
  <parameter name="USB0_Mode" value="default" />
  <parameter name="EMAC1SEL" value="0" />
  <parameter name="EMAC1_Mode" value="N/A" />
  <parameter name="F2SDRAM0_ENABLED" value="true" />
  <parameter name="F2H_COLD_RST_Enable" value="true" />
  <parameter name="I2CEMAC0_Mode" value="N/A" />
  <parameter name="I2CEMAC0_PinMuxing" value="Unused" />
  <parameter name="JTAG_Enable" value="false" />
  <parameter name="MAINPLLGRP_MPU_CNT" value="1" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="MAINPLLGRP_EMACB_CNT" value="900" />
  <parameter name="Quad_3_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="125" />
  <parameter name="EMAC0_Mode" value="RGMII_with_MDIO" />
  <parameter name="PERPLLGRP_MPU_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK" value="100" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="NOCDIV_L4MAINCLK" value="0" />
  <parameter name="TESTIOCTRL_DEBUGCLKSEL" value="16" />
  <parameter name="eosc1_clk_mhz" value="25.0" />
  <parameter name="PLL_CLK1" value="Unused" />
  <parameter name="PLL_CLK2" value="Unused" />
  <parameter name="EMAC1_CLK" value="250" />
  <parameter name="I2CEMAC2_Mode" value="N/A" />
  <parameter name="PLL_CLK0" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="EMIF_CONDUIT_Enable" value="true" />
  <parameter name="MAINPLLGRP_NOC_CNT" value="11" />
  <parameter name="eosc1_clk_hz" value="0" />
  <parameter name="S2FINTERRUPT_I2CEMAC0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC1_Enable" value="false" />
  <parameter name="CLK_HMC_PLL_SOURCE" value="0" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter name="EMAC1_PTP" value="false" />
  <parameter name="dev_database" value="" />
  <parameter name="CLK_PERI_PLL_SOURCE2" value="0" />
  <parameter name="S2FINTERRUPT_SYSTIMER_Enable" value="false" />
  <parameter name="DMA_PeriphId_DERIVED" value="0,1,2,3,4,5,6,7" />
  <parameter name="I2CEMAC1_PinMuxing" value="Unused" />
  <parameter name="PERPLLGRP_EMAC_PTP_CNT" value="19" />
  <parameter name="NOCDIV_L4SPCLK" value="2" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN" value="100" />
  <parameter name="CLK_MPU_SOURCE" value="0" />
  <parameter name="quartus_ini_hps_ip_enable_jtag" value="false" />
  <parameter name="F2H_DELAY" value="3" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="EMAC0_PinMuxing" value="IO" />
  <parameter name="quartus_ini_hps_ip_enable_sdmmc_clk_in" value="false" />
  <parameter name="TESTIOCTRL_PERICLKSEL" value="8" />
  <parameter name="MAINPLLGRP_VCO_DENOM" value="1" />
  <parameter name="S2FINTERRUPT_UART0_Enable" value="false" />
  <parameter name="Quad_4_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN" value="100" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_hps_181/synth/qsys_top_altera_arria10_hps_181_2xyroxa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_hps_181/synth/qsys_top_altera_arria10_hps_181_2xyroxa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="a10_hps" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_hps_181_2xyroxa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_hgum2rq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_hps_io_181_fk2aczy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_54e66ui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="qsys_top_clock_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsys_top_clock_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/qsys_top_clock_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="clock_bridge_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_clock_bridge_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="emif_hps">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;global_reset_reset_sink&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;global_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk_clock_sink&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct_conduit_end&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem_conduit_end&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_par&lt;/name&gt;
                        &lt;role&gt;mem_par&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_alert_n&lt;/name&gt;
                        &lt;role&gt;mem_alert_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps_emif_conduit_end&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_to_emif&lt;/name&gt;
                        &lt;role&gt;hps_to_emif&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_to_hps&lt;/name&gt;
                        &lt;role&gt;emif_to_hps&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_to_emif_gp&lt;/name&gt;
                        &lt;role&gt;gp_to_emif&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_to_hps_gp&lt;/name&gt;
                        &lt;role&gt;emif_to_gp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_a10_hps&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces for HPS Intel Arria 10 FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="qsys_top_emif_hps" />
  <parameter name="logicalView" value="ip/qsys_top/emif_hps.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;emif_hps&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_hps&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_hps&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="emif_hps" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: emif_hps"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="qsys_top_fp_functions_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;areset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;areset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;a&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;a&lt;/name&gt;
                        &lt;role&gt;a&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;areset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;b&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;b&lt;/name&gt;
                        &lt;role&gt;b&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;areset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;q&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;q&lt;/name&gt;
                        &lt;role&gt;q&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;OUTPUT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_fp_functions&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Floating Point Functions Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;selected_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;selected_device_speedgrade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="selected_device_family" value="Arria 10" />
  <parameter name="selected_device_speedgrade" value="2" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsys_top_fp_functions_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_fp_functions_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_fp_functions_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_fp_functions_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_fp_functions_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_fp_functions_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_fp_functions_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/qsys_top_fp_functions_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="fp_functions_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_fp_functions_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="num1">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write_n&lt;/name&gt;
                        &lt;role&gt;write_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;NATIVE&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;external_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_port&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_pio&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="clockRate" value="150000000" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;num1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;num1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;num1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/num1.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;
            &lt;value&gt;150000000&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pio-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;gpio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;pio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="num1,num2" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: num1"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="result">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;NATIVE&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version=&quot;1.0&quot; encoding=&quot;utf-8&quot;?&amp;gt;    
&amp;lt;device schemaVersion=&quot;1.1&quot; xmlns:xs=&quot;http://www.w3.org/2001/XMLSchema-instance&quot; xs:noNamespaceSchemaLocation=&quot;CMSIS-SVD_Schema_1_1.xsd&quot; &amp;gt;
  &amp;lt;peripherals&amp;gt;
   &amp;lt;peripheral&amp;gt;
      &amp;lt;name&amp;gt;altera_avalon_pio&amp;lt;/name&amp;gt;&amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt; 
      &amp;lt;addressBlock&amp;gt;
        &amp;lt;offset&amp;gt;0x0&amp;lt;/offset&amp;gt;
        &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
        &amp;lt;usage&amp;gt;registers&amp;lt;/usage&amp;gt;
      &amp;lt;/addressBlock&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DATA&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Data&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;data&amp;lt;/name&amp;gt;
           &amp;lt;description&amp;gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;DIRECTION&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Direction&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;direction&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;IRQ_MASK&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Interrupt mask&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;interruptmask&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;EDGE_CAP&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Edge capture&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0xc&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;edgecapture&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Edge detection for each input port.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;
         &amp;lt;name&amp;gt;SET_BIT&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outset&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outset&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which bit of the output port to set.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt; 
        &amp;lt;register&amp;gt;     
         &amp;lt;name&amp;gt;CLEAR_BITS&amp;lt;/name&amp;gt;  
         &amp;lt;displayName&amp;gt;Outclear&amp;lt;/displayName&amp;gt;
         &amp;lt;description&amp;gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&amp;lt;/description&amp;gt;
         &amp;lt;addressOffset&amp;gt;0x14&amp;lt;/addressOffset&amp;gt;
         &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
         &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
         &amp;lt;resetValue&amp;gt;0x0&amp;lt;/resetValue&amp;gt;
         &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt; 
         &amp;lt;fields&amp;gt;
           &amp;lt;field&amp;gt;&amp;lt;name&amp;gt;outclear&amp;lt;/name&amp;gt;
            &amp;lt;description&amp;gt;Specifies which output bit to clear.&amp;lt;/description&amp;gt;
            &amp;lt;bitOffset&amp;gt;0x0&amp;lt;/bitOffset&amp;gt;
            &amp;lt;bitWidth&amp;gt;32&amp;lt;/bitWidth&amp;gt;
            &amp;lt;access&amp;gt;write-only&amp;lt;/access&amp;gt;
        &amp;lt;/field&amp;gt;
       &amp;lt;/fields&amp;gt;
     &amp;lt;/register&amp;gt;            
    &amp;lt;/registers&amp;gt;
   &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt; &lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;external_connection&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_port&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_pio&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;PIO (Parallel I/O) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;clockRate&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="clockRate" value="150000000" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;result&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;result&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;result&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;result&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;result&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/result.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CAPTURE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DO_TEST_BENCH_WIRING&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DRIVEN_SIM_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.EDGE_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.FREQ&lt;/key&gt;
            &lt;value&gt;150000000&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_IN&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_OUT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.HAS_TRI&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.IRQ_TYPE&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESET_VALUE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pio-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;gpio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;pio&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.altr,gpio-bank-width&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.params.resetvalue&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="result" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: result"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_bdg">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_bdg&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bdg&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bdg&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/rst_bdg.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_bdg" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: rst_bdg"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;18.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;150000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/rst_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_in" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="qsys_top_altera_mm_interconnect_181_sqn6eoa">
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {num1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {num1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {num1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {num1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {num1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {num1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {num1_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {num1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {num1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {num1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {num1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {num1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {num1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {num1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {num1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {num1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {num1_s1_translator} {USE_READ} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {num1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {num1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {num1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {num1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {num1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {num1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {num1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {num1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {num1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {num1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {num1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {num1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {num1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {num1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {num1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {num1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {num1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {num1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {num1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {num1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {num1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {num1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {num1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {num1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {num1_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {num1_s1_translator} {SYNC_RESET} {0};add_instance {num2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {num2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {num2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {num2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {num2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {num2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {num2_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {num2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {num2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {num2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {num2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {num2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {num2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {num2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {num2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {num2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {num2_s1_translator} {USE_READ} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {num2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {num2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {num2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {num2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {num2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {num2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {num2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {num2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {num2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {num2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {num2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {num2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {num2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {num2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {num2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {num2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {num2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {num2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {num2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {num2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {num2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {num2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {num2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {num2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {num2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {num2_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {num2_s1_translator} {SYNC_RESET} {0};add_instance {result_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {result_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {result_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {result_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {result_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {result_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {result_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {result_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {result_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {result_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {result_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {result_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {result_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {result_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {result_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {result_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {result_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {result_s1_translator} {USE_READ} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {result_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {result_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {result_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {result_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {result_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {result_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {result_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {result_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {result_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {result_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {result_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {result_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {result_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {result_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {result_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {result_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {result_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {result_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {result_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {result_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {result_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {result_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {result_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {result_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {result_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {result_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {result_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {result_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {result_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {result_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {result_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {result_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {result_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {result_s1_translator} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_H} {117};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_DOMAIN_L} {116};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_H} {115};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_SNOOP_L} {112};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_H} {111};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_BARRIER_L} {110};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {PKT_WUNIQUE} {118};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;num1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;num2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;result_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_agent} {SYNC_RESET} {0};add_instance {num1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {num1_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {num1_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {num1_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {num1_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {num1_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num1_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {num1_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num1_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {num1_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {num1_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num1_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num1_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num1_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {num1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num1_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {num1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {num1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {num1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num1_s1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {num1_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {num1_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {num1_s1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {num1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {num1_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {num1_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {num1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {num1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num1_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {num1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {num1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {num1_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {num1_s1_agent} {ID} {0};set_instance_parameter_value {num1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {num1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num1_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {num1_s1_agent} {SYNC_RESET} {0};add_instance {num1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {num2_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {num2_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {num2_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {num2_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {num2_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num2_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {num2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num2_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {num2_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {num2_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num2_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num2_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num2_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {num2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num2_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {num2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {num2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {num2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num2_s1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {num2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {num2_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {num2_s1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {num2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {num2_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {num2_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {num2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {num2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {num2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {num2_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {num2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {num2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {num2_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {num2_s1_agent} {ID} {1};set_instance_parameter_value {num2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {num2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {num2_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {num2_s1_agent} {SYNC_RESET} {0};add_instance {num2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {num2_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {num2_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {result_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {result_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {result_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {result_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {result_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {result_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {result_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {result_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {result_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {result_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {result_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {result_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {result_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {result_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {result_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {result_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {result_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {result_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {result_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {result_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {result_s1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {result_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {result_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {result_s1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {result_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {result_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {result_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {result_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {result_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {result_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {result_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {result_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {result_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {result_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {result_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {result_s1_agent} {ID} {2};set_instance_parameter_value {result_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {result_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {result_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {result_s1_agent} {SYNC_RESET} {0};add_instance {result_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {result_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {result_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {result_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {result_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {result_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {result_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {result_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {result_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {result_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {result_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {result_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {result_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x1000 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1010 0x2010 0x3010 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {56};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router} {PKT_TRANS_READ} {60};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1000 0x2000 0x3000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1010 0x2010 0x3010 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {56};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {56};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {56};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_003} {ST_DATA_W} {119};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {56};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_004} {ST_DATA_W} {119};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SYNC_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {119};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_wr_limiter} {REORDER} {0};add_instance {a10_hps_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SYNC_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {92};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {91};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {119};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {a10_hps_h2f_lw_axi_master_rd_limiter} {REORDER} {0};add_instance {num1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num1_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {num1_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {num1_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {num1_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {num1_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {num1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {num1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {num1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {num1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {num1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {num1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {num1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {num1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {num1_s1_burst_adapter} {SYNC_RESET} {0};add_instance {num2_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {num2_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {num2_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {num2_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {num2_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {num2_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {num2_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {num2_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {num2_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {num2_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {num2_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {num2_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {num2_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {num2_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {num2_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {num2_s1_burst_adapter} {SYNC_RESET} {0};add_instance {result_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {result_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {result_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {result_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {result_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {result_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {result_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {result_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {result_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {result_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {result_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {result_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {result_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {result_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {result_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {result_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {result_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {result_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {result_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {result_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {result_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {result_s1_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {0};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {0};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {0};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {0};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {0};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {0};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {0};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {0};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {0};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {0};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {3};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {0};add_instance {a10_hps_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {a10_hps_h2f_lw_axi_reset_reset_bridge} {SYNC_RESET} {0};add_instance {num1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {num1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {num1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {num1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {num1_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {num1_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {num1_s1_agent.m0} {num1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {num1_s1_agent.m0/num1_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {num1_s1_agent.rf_source} {num1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {num1_s1_agent_rsp_fifo.out} {num1_s1_agent.rf_sink} {avalon_streaming};add_connection {num1_s1_agent.rdata_fifo_src} {num1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {num1_s1_agent_rdata_fifo.out} {num1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {num2_s1_agent.m0} {num2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {num2_s1_agent.m0/num2_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {num2_s1_agent.rf_source} {num2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {num2_s1_agent_rsp_fifo.out} {num2_s1_agent.rf_sink} {avalon_streaming};add_connection {num2_s1_agent.rdata_fifo_src} {num2_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {num2_s1_agent_rdata_fifo.out} {num2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {result_s1_agent.m0} {result_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {result_s1_agent.m0/result_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {result_s1_agent.rf_source} {result_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {result_s1_agent_rsp_fifo.out} {result_s1_agent.rf_sink} {avalon_streaming};add_connection {result_s1_agent.rdata_fifo_src} {result_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {result_s1_agent_rdata_fifo.out} {result_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {a10_hps_h2f_lw_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/a10_hps_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src} {a10_hps_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/a10_hps_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src} {a10_hps_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_src/a10_hps_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {num1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/num1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {num2_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/num2_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {result_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/result_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_wr_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/a10_hps_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {a10_hps_h2f_lw_axi_master_rd_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/a10_hps_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {num1_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {num1_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {num1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/num1_s1_agent.cp} {qsys_mm.command};add_connection {num1_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {num1_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {num2_s1_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {num2_s1_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {num2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/num2_s1_agent.cp} {qsys_mm.command};add_connection {num2_s1_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {num2_s1_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_003.sink} {qsys_mm.response};add_connection {result_s1_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {result_s1_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {result_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/result_s1_agent.cp} {qsys_mm.command};add_connection {result_s1_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {result_s1_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_004.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_006.sink0} {qsys_mm.response};add_connection {mux_pipeline_006.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_007.sink0} {qsys_mm.response};add_connection {mux_pipeline_007.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_008.sink0} {qsys_mm.response};add_connection {mux_pipeline_008.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_009.sink0} {qsys_mm.response};add_connection {mux_pipeline_009.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_010.sink0} {qsys_mm.response};add_connection {mux_pipeline_010.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src1} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {a10_hps_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {a10_hps_h2f_lw_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_translator.reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num1_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {num2_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {result_s1_burst_adapter.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {num1_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_s1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num2_s1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {result_s1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_s1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_s1_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num2_s1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num2_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num2_s1_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {result_s1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {result_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {result_s1_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_s1_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num2_s1_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {result_s1_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {a10_hps_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {num1_reset_reset_bridge.clk} {clock};add_interface {num1_s1} {avalon} {master};set_interface_property {num1_s1} {EXPORT_OF} {num1_s1_translator.avalon_anti_slave_0};add_interface {num2_s1} {avalon} {master};set_interface_property {num2_s1} {EXPORT_OF} {num2_s1_translator.avalon_anti_slave_0};add_interface {result_s1} {avalon} {master};set_interface_property {result_s1} {EXPORT_OF} {result_s1_translator.avalon_anti_slave_0};add_interface {a10_hps_h2f_lw_axi_master} {axi} {slave};set_interface_property {a10_hps_h2f_lw_axi_master} {EXPORT_OF} {a10_hps_h2f_lw_axi_master_agent.altera_axi_slave};add_interface {a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {a10_hps_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {a10_hps_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {num1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {num1_reset_reset_bridge_in_reset} {EXPORT_OF} {num1_reset_reset_bridge.in_reset};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.a10_hps.h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.num1.s1} {0};set_module_assignment {interconnect_id.num2.s1} {1};set_module_assignment {interconnect_id.result.s1} {2};" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_mm_interconnect_181/synth/qsys_top_altera_mm_interconnect_181_sqn6eoa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_mm_interconnect_181/synth/qsys_top_altera_mm_interconnect_181_sqn6eoa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_181_sqn6eoa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_181_a7g37xa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_7nqkolq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_fqgo25q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_181_efhh5ua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_ibonxii"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_63w2npy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_dbzr4fa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_ua4lkca"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="18.1"
   name="qsys_top_altera_irq_mapper_181_qd5nila">
  <parameter name="NUM_RCVRS" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="IRQ_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_irq_mapper_181/synth/qsys_top_altera_irq_mapper_181_qd5nila.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_irq_mapper_181/synth/qsys_top_altera_irq_mapper_181_qd5nila.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper,irq_mapper_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_181_qd5nila"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_reset_controller_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_controller" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="qsys_top_altera_arria10_interface_generator_140_hgum2rq">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="constraints {} instances {interrupts {signal_widths {} parameters {} location HPSINTERFACEINTERRUPTS_X78_Y180_N96 entity_name twentynm_hps_interface_interrupts signal_default_terminations {} signal_terminations {}} boot_from_fpga {signal_widths {f2s_bsel 3 f2s_boot_from_fpga_on_failure 1 f2s_bsel_en 1 f2s_boot_from_fpga_ready 1} parameters {} location HPSINTERFACEBOOTFROMFPGA_X79_Y172_N96 entity_name twentynm_hps_interface_boot_from_fpga signal_default_terminations {f2s_bsel 0 f2s_boot_from_fpga_on_failure 0 f2s_bsel_en 0 f2s_boot_from_fpga_ready 0} signal_terminations {f2s_bsel {2:0 1} f2s_boot_from_fpga_on_failure {0:0 0} f2s_bsel_en {0:0 0} f2s_boot_from_fpga_ready {0:0 0}}} clocks_resets {signal_widths {f2s_free_clk 1 f2s_pending_rst_ack 1} parameters {} location HPSINTERFACECLOCKSRESETS_X78_Y168_N96 entity_name twentynm_hps_interface_clocks_resets signal_default_terminations {f2s_free_clk 1 f2s_pending_rst_ack 1} signal_terminations {f2s_free_clk {0:0 0} f2s_pending_rst_ack {0:0 1}}} hps2fpga_light_weight {signal_widths {port_size_config_1 1 port_size_config_0 1} parameters {DWIDTH 32 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_hps2fpga_light_weight signal_default_terminations {port_size_config_1 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 1} port_size_config_0 {0:0 1}}} emif_interface {signal_widths {} parameters {} location HPSINTERFACEDDR_X78_Y171_N96 entity_name a10_hps_emif_interface signal_default_terminations {} signal_terminations {}} stm_event {signal_widths {} parameters {} location HPSINTERFACESTMEVENT_X78_Y204_N96 entity_name twentynm_hps_interface_stm_event signal_default_terminations {} signal_terminations {}} debug_apb {signal_widths {F2S_PCLKENDBG 1 F2S_DBGAPB_DISABLE 1} parameters {} location HPSINTERFACEDBGAPB_X78_Y170_N96 entity_name twentynm_hps_interface_dbg_apb signal_default_terminations {F2S_PCLKENDBG 0 F2S_DBGAPB_DISABLE 0} signal_terminations {F2S_PCLKENDBG {0:0 0} F2S_DBGAPB_DISABLE {0:0 0}}} @orderednames {clocks_resets debug_apb stm_event boot_from_fpga emif_interface fpga2hps hps2fpga_light_weight hps2fpga f2sdram interrupts} f2sdram {parameters {DWIDTH0 128 DEPTH 4 mode 3 DWIDTH2 128} signal_widths {fpga2sdram_port_size_config 4} entity_name twentynm_hps_rl_mode2_fpga2sdram location {} signal_terminations {fpga2sdram_port_size_config {3:0 14}} signal_default_terminations {fpga2sdram_port_size_config 0}} hps2fpga {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {DWIDTH 32 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_hps2fpga signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 0} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}}} fpga2hps {signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} parameters {DWIDTH 128 DEPTH 3} location {} entity_name twentynm_hps_rl_interface_fpga2hps signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0} signal_terminations {port_size_config_1 {0:0 1} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}}}} interfaces {@orderednames {h2f_reset f2h_cold_reset_req f2h_debug_reset_req f2h_warm_reset_req f2h_stm_hw_events emif f2h_axi_clock f2h_axi_reset f2h_axi_slave h2f_lw_axi_clock h2f_lw_axi_reset h2f_lw_axi_master h2f_axi_clock h2f_axi_reset h2f_axi_master f2sdram0_clock f2sdram0_reset f2sdram0_data f2sdram2_clock f2sdram2_reset f2sdram2_data f2h_irq0 f2h_irq1} h2f_reset {properties {associatedResetSinks {f2h_warm_reset_req f2h_cold_reset_req} synchronousEdges none} direction Output type reset signals {@orderednames h2f_rst_n h2f_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user3_clk direction Output role reset_n fragments {}}}} f2h_cold_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_cold_rst_req_n f2h_cold_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_cold_rst_req_n direction Input role reset_n fragments {}}}} f2h_debug_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_dbg_rst_req_n f2h_dbg_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_dbg_rst_req_n direction Input role reset_n fragments {}}}} f2h_warm_reset_req {properties {synchronousEdges none} direction Input type reset signals {@orderednames f2h_warm_rst_req_n f2h_warm_rst_req_n {width 1 properties {} instance_name clocks_resets internal_name f2s_warm_rst_req_n direction Input role reset_n fragments {}}}} f2h_stm_hw_events {properties {} direction Input type conduit signals {@orderednames f2h_stm_hwevents f2h_stm_hwevents {width 28 properties {} instance_name stm_event internal_name f2s_stm_event direction Input role stm_hwevents fragments {}}}} emif {properties {} direction Output type conduit signals {@orderednames {emif_emif_to_hps emif_hps_to_emif emif_emif_to_gp emif_gp_to_emif} emif_emif_to_hps {width 4096 properties {} instance_name emif_interface internal_name emif_to_hps direction Input role emif_to_hps fragments {}} emif_hps_to_emif {width 4096 properties {} instance_name emif_interface internal_name hps_to_emif direction Output role hps_to_emif fragments {}} emif_emif_to_gp {width 1 properties {} instance_name emif internal_name emif_emif_to_gp direction Input role emif_to_gp fragments {}} emif_gp_to_emif {width 2 properties {} instance_name emif internal_name emif_gp_to_emif direction Output role gp_to_emif fragments {}}}} f2h_axi_clock {properties {} direction Input type clock signals {@orderednames f2h_axi_clk f2h_axi_clk {width 1 properties {} instance_name f2h_axi_clock internal_name f2h_axi_clk direction Input role clk fragments @intermediate(0:0)}}} f2h_axi_reset {properties {associatedClock f2h_axi_clock} direction Input type reset signals {@orderednames f2h_axi_rst f2h_axi_rst {width 1 properties {} instance_name fpga2hps internal_name rst_n direction Input role reset_n fragments {}}}} f2h_axi_slave {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2h_axi_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2h_axi_reset} direction slave type axi signals {@orderednames {f2h_AWID f2h_AWADDR f2h_AWLEN f2h_AWSIZE f2h_AWBURST f2h_AWLOCK f2h_AWCACHE f2h_AWPROT f2h_AWVALID f2h_AWREADY f2h_AWUSER f2h_WID f2h_WDATA f2h_WSTRB f2h_WLAST f2h_WVALID f2h_WREADY f2h_BID f2h_BRESP f2h_BVALID f2h_BREADY f2h_ARID f2h_ARADDR f2h_ARLEN f2h_ARSIZE f2h_ARBURST f2h_ARLOCK f2h_ARCACHE f2h_ARPROT f2h_ARVALID f2h_ARREADY f2h_ARUSER f2h_RID f2h_RDATA f2h_RRESP f2h_RLAST f2h_RVALID f2h_RREADY} f2h_AWID {width 4 properties {} instance_name fpga2hps internal_name aw_id direction Input role awid fragments {}} f2h_AWADDR {width 32 properties {} instance_name fpga2hps internal_name aw_addr direction Input role awaddr fragments {}} f2h_AWLEN {width 4 properties {} instance_name fpga2hps internal_name aw_len direction Input role awlen fragments {}} f2h_AWSIZE {width 3 properties {} instance_name fpga2hps internal_name aw_size direction Input role awsize fragments {}} f2h_AWBURST {width 2 properties {} instance_name fpga2hps internal_name aw_burst direction Input role awburst fragments {}} f2h_AWLOCK {width 2 properties {} instance_name fpga2hps internal_name aw_lock direction Input role awlock fragments {}} f2h_AWCACHE {width 4 properties {} instance_name fpga2hps internal_name aw_cache direction Input role awcache fragments {}} f2h_AWPROT {width 3 properties {} instance_name fpga2hps internal_name aw_prot direction Input role awprot fragments {}} f2h_AWVALID {width 1 properties {} instance_name fpga2hps internal_name aw_valid direction Input role awvalid fragments {}} f2h_AWREADY {width 1 properties {} instance_name fpga2hps internal_name aw_ready direction Output role awready fragments {}} f2h_AWUSER {width 5 properties {} instance_name fpga2hps internal_name aw_user direction Input role awuser fragments {}} f2h_WID {width 4 properties {} instance_name fpga2hps internal_name w_id direction Input role wid fragments {}} f2h_WDATA {width 128 properties {} instance_name fpga2hps internal_name w_data direction Input role wdata fragments {}} f2h_WSTRB {width 16 properties {} instance_name fpga2hps internal_name w_strb direction Input role wstrb fragments {}} f2h_WLAST {width 1 properties {} instance_name fpga2hps internal_name w_last direction Input role wlast fragments {}} f2h_WVALID {width 1 properties {} instance_name fpga2hps internal_name w_valid direction Input role wvalid fragments {}} f2h_WREADY {width 1 properties {} instance_name fpga2hps internal_name w_ready direction Output role wready fragments {}} f2h_BID {width 4 properties {} instance_name fpga2hps internal_name b_id direction Output role bid fragments {}} f2h_BRESP {width 2 properties {} instance_name fpga2hps internal_name b_resp direction Output role bresp fragments {}} f2h_BVALID {width 1 properties {} instance_name fpga2hps internal_name b_valid direction Output role bvalid fragments {}} f2h_BREADY {width 1 properties {} instance_name fpga2hps internal_name b_ready direction Input role bready fragments {}} f2h_ARID {width 4 properties {} instance_name fpga2hps internal_name ar_id direction Input role arid fragments {}} f2h_ARADDR {width 32 properties {} instance_name fpga2hps internal_name ar_addr direction Input role araddr fragments {}} f2h_ARLEN {width 4 properties {} instance_name fpga2hps internal_name ar_len direction Input role arlen fragments {}} f2h_ARSIZE {width 3 properties {} instance_name fpga2hps internal_name ar_size direction Input role arsize fragments {}} f2h_ARBURST {width 2 properties {} instance_name fpga2hps internal_name ar_burst direction Input role arburst fragments {}} f2h_ARLOCK {width 2 properties {} instance_name fpga2hps internal_name ar_lock direction Input role arlock fragments {}} f2h_ARCACHE {width 4 properties {} instance_name fpga2hps internal_name ar_cache direction Input role arcache fragments {}} f2h_ARPROT {width 3 properties {} instance_name fpga2hps internal_name ar_prot direction Input role arprot fragments {}} f2h_ARVALID {width 1 properties {} instance_name fpga2hps internal_name ar_valid direction Input role arvalid fragments {}} f2h_ARREADY {width 1 properties {} instance_name fpga2hps internal_name ar_ready direction Output role arready fragments {}} f2h_ARUSER {width 5 properties {} instance_name fpga2hps internal_name ar_user direction Input role aruser fragments {}} f2h_RID {width 4 properties {} instance_name fpga2hps internal_name r_id direction Output role rid fragments {}} f2h_RDATA {width 128 properties {} instance_name fpga2hps internal_name r_data direction Output role rdata fragments {}} f2h_RRESP {width 2 properties {} instance_name fpga2hps internal_name r_resp direction Output role rresp fragments {}} f2h_RLAST {width 1 properties {} instance_name fpga2hps internal_name r_last direction Output role rlast fragments {}} f2h_RVALID {width 1 properties {} instance_name fpga2hps internal_name r_valid direction Output role rvalid fragments {}} f2h_RREADY {width 1 properties {} instance_name fpga2hps internal_name r_ready direction Input role rready fragments {}}}} h2f_lw_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_lw_axi_clk h2f_lw_axi_clk {width 1 properties {} instance_name h2f_lw_axi_clock internal_name h2f_lw_axi_clk direction Input role clk fragments @intermediate(7:7)}}} h2f_lw_axi_reset {properties {associatedClock h2f_lw_axi_clock} direction Input type reset signals {@orderednames h2f_lw_axi_rst h2f_lw_axi_rst {width 1 properties {} instance_name hps2fpga_light_weight internal_name rst_n direction Input role reset_n fragments {}}}} h2f_lw_axi_master {id_width 4 address_width 21 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_lw_axi_clock combinedIssuingCapability 8 associatedReset h2f_lw_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_lw_AWID h2f_lw_AWADDR h2f_lw_AWLEN h2f_lw_AWSIZE h2f_lw_AWBURST h2f_lw_AWLOCK h2f_lw_AWCACHE h2f_lw_AWPROT h2f_lw_AWVALID h2f_lw_AWREADY h2f_lw_AWUSER h2f_lw_WID h2f_lw_WDATA h2f_lw_WSTRB h2f_lw_WLAST h2f_lw_WVALID h2f_lw_WREADY h2f_lw_BID h2f_lw_BRESP h2f_lw_BVALID h2f_lw_BREADY h2f_lw_ARID h2f_lw_ARADDR h2f_lw_ARLEN h2f_lw_ARSIZE h2f_lw_ARBURST h2f_lw_ARLOCK h2f_lw_ARCACHE h2f_lw_ARPROT h2f_lw_ARVALID h2f_lw_ARREADY h2f_lw_ARUSER h2f_lw_RID h2f_lw_RDATA h2f_lw_RRESP h2f_lw_RLAST h2f_lw_RVALID h2f_lw_RREADY} h2f_lw_AWID {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_id direction Output role awid fragments {}} h2f_lw_AWADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name aw_addr direction Output role awaddr fragments {}} h2f_lw_AWLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_len direction Output role awlen fragments {}} h2f_lw_AWSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_size direction Output role awsize fragments {}} h2f_lw_AWBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_burst direction Output role awburst fragments {}} h2f_lw_AWLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_lock direction Output role awlock fragments {}} h2f_lw_AWCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_cache direction Output role awcache fragments {}} h2f_lw_AWPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_prot direction Output role awprot fragments {}} h2f_lw_AWVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_valid direction Output role awvalid fragments {}} h2f_lw_AWREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_ready direction Input role awready fragments {}} h2f_lw_AWUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name aw_user direction Output role awuser fragments {}} h2f_lw_WID {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_id direction Output role wid fragments {}} h2f_lw_WDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name w_data direction Output role wdata fragments {}} h2f_lw_WSTRB {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_strb direction Output role wstrb fragments {}} h2f_lw_WLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_last direction Output role wlast fragments {}} h2f_lw_WVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_valid direction Output role wvalid fragments {}} h2f_lw_WREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_ready direction Input role wready fragments {}} h2f_lw_BID {width 4 properties {} instance_name hps2fpga_light_weight internal_name b_id direction Input role bid fragments {}} h2f_lw_BRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name b_resp direction Input role bresp fragments {}} h2f_lw_BVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_valid direction Input role bvalid fragments {}} h2f_lw_BREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_ready direction Output role bready fragments {}} h2f_lw_ARID {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_id direction Output role arid fragments {}} h2f_lw_ARADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name ar_addr direction Output role araddr fragments {}} h2f_lw_ARLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_len direction Output role arlen fragments {}} h2f_lw_ARSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_size direction Output role arsize fragments {}} h2f_lw_ARBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_burst direction Output role arburst fragments {}} h2f_lw_ARLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_lock direction Output role arlock fragments {}} h2f_lw_ARCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_cache direction Output role arcache fragments {}} h2f_lw_ARPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_prot direction Output role arprot fragments {}} h2f_lw_ARVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_valid direction Output role arvalid fragments {}} h2f_lw_ARREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_ready direction Input role arready fragments {}} h2f_lw_ARUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name ar_user direction Output role aruser fragments {}} h2f_lw_RID {width 4 properties {} instance_name hps2fpga_light_weight internal_name r_id direction Input role rid fragments {}} h2f_lw_RDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name r_data direction Input role rdata fragments {}} h2f_lw_RRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name r_resp direction Input role rresp fragments {}} h2f_lw_RLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_last direction Input role rlast fragments {}} h2f_lw_RVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_valid direction Input role rvalid fragments {}} h2f_lw_RREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_ready direction Output role rready fragments {}}}} h2f_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_axi_clk h2f_axi_clk {width 1 properties {} instance_name h2f_axi_clock internal_name h2f_axi_clk direction Input role clk fragments @intermediate(14:14)}}} h2f_axi_reset {properties {associatedClock h2f_axi_clock} direction Input type reset signals {@orderednames h2f_axi_rst h2f_axi_rst {width 1 properties {} instance_name hps2fpga internal_name rst_n direction Input role reset_n fragments {}}}} h2f_axi_master {id_width 4 address_width 32 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_axi_clock combinedIssuingCapability 8 associatedReset h2f_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_AWID h2f_AWADDR h2f_AWLEN h2f_AWSIZE h2f_AWBURST h2f_AWLOCK h2f_AWCACHE h2f_AWPROT h2f_AWVALID h2f_AWREADY h2f_AWUSER h2f_WID h2f_WDATA h2f_WSTRB h2f_WLAST h2f_WVALID h2f_WREADY h2f_BID h2f_BRESP h2f_BVALID h2f_BREADY h2f_ARID h2f_ARADDR h2f_ARLEN h2f_ARSIZE h2f_ARBURST h2f_ARLOCK h2f_ARCACHE h2f_ARPROT h2f_ARVALID h2f_ARREADY h2f_ARUSER h2f_RID h2f_RDATA h2f_RRESP h2f_RLAST h2f_RVALID h2f_RREADY} h2f_AWID {width 4 properties {} instance_name hps2fpga internal_name aw_id direction Output role awid fragments {}} h2f_AWADDR {width 32 properties {} instance_name hps2fpga internal_name aw_addr direction Output role awaddr fragments {}} h2f_AWLEN {width 4 properties {} instance_name hps2fpga internal_name aw_len direction Output role awlen fragments {}} h2f_AWSIZE {width 3 properties {} instance_name hps2fpga internal_name aw_size direction Output role awsize fragments {}} h2f_AWBURST {width 2 properties {} instance_name hps2fpga internal_name aw_burst direction Output role awburst fragments {}} h2f_AWLOCK {width 2 properties {} instance_name hps2fpga internal_name aw_lock direction Output role awlock fragments {}} h2f_AWCACHE {width 4 properties {} instance_name hps2fpga internal_name aw_cache direction Output role awcache fragments {}} h2f_AWPROT {width 3 properties {} instance_name hps2fpga internal_name aw_prot direction Output role awprot fragments {}} h2f_AWVALID {width 1 properties {} instance_name hps2fpga internal_name aw_valid direction Output role awvalid fragments {}} h2f_AWREADY {width 1 properties {} instance_name hps2fpga internal_name aw_ready direction Input role awready fragments {}} h2f_AWUSER {width 5 properties {} instance_name hps2fpga internal_name aw_user direction Output role awuser fragments {}} h2f_WID {width 4 properties {} instance_name hps2fpga internal_name w_id direction Output role wid fragments {}} h2f_WDATA {width 32 properties {} instance_name hps2fpga internal_name w_data direction Output role wdata fragments {}} h2f_WSTRB {width 4 properties {} instance_name hps2fpga internal_name w_strb direction Output role wstrb fragments {}} h2f_WLAST {width 1 properties {} instance_name hps2fpga internal_name w_last direction Output role wlast fragments {}} h2f_WVALID {width 1 properties {} instance_name hps2fpga internal_name w_valid direction Output role wvalid fragments {}} h2f_WREADY {width 1 properties {} instance_name hps2fpga internal_name w_ready direction Input role wready fragments {}} h2f_BID {width 4 properties {} instance_name hps2fpga internal_name b_id direction Input role bid fragments {}} h2f_BRESP {width 2 properties {} instance_name hps2fpga internal_name b_resp direction Input role bresp fragments {}} h2f_BVALID {width 1 properties {} instance_name hps2fpga internal_name b_valid direction Input role bvalid fragments {}} h2f_BREADY {width 1 properties {} instance_name hps2fpga internal_name b_ready direction Output role bready fragments {}} h2f_ARID {width 4 properties {} instance_name hps2fpga internal_name ar_id direction Output role arid fragments {}} h2f_ARADDR {width 32 properties {} instance_name hps2fpga internal_name ar_addr direction Output role araddr fragments {}} h2f_ARLEN {width 4 properties {} instance_name hps2fpga internal_name ar_len direction Output role arlen fragments {}} h2f_ARSIZE {width 3 properties {} instance_name hps2fpga internal_name ar_size direction Output role arsize fragments {}} h2f_ARBURST {width 2 properties {} instance_name hps2fpga internal_name ar_burst direction Output role arburst fragments {}} h2f_ARLOCK {width 2 properties {} instance_name hps2fpga internal_name ar_lock direction Output role arlock fragments {}} h2f_ARCACHE {width 4 properties {} instance_name hps2fpga internal_name ar_cache direction Output role arcache fragments {}} h2f_ARPROT {width 3 properties {} instance_name hps2fpga internal_name ar_prot direction Output role arprot fragments {}} h2f_ARVALID {width 1 properties {} instance_name hps2fpga internal_name ar_valid direction Output role arvalid fragments {}} h2f_ARREADY {width 1 properties {} instance_name hps2fpga internal_name ar_ready direction Input role arready fragments {}} h2f_ARUSER {width 5 properties {} instance_name hps2fpga internal_name ar_user direction Output role aruser fragments {}} h2f_RID {width 4 properties {} instance_name hps2fpga internal_name r_id direction Input role rid fragments {}} h2f_RDATA {width 32 properties {} instance_name hps2fpga internal_name r_data direction Input role rdata fragments {}} h2f_RRESP {width 2 properties {} instance_name hps2fpga internal_name r_resp direction Input role rresp fragments {}} h2f_RLAST {width 1 properties {} instance_name hps2fpga internal_name r_last direction Input role rlast fragments {}} h2f_RVALID {width 1 properties {} instance_name hps2fpga internal_name r_valid direction Input role rvalid fragments {}} h2f_RREADY {width 1 properties {} instance_name hps2fpga internal_name r_ready direction Output role rready fragments {}}}} f2sdram0_clock {properties {} direction Input type clock signals {@orderednames f2sdram0_clk f2sdram0_clk {width 1 properties {} instance_name f2sdram0_clock internal_name f2sdram0_clk direction Input role clk fragments @intermediate(21:21)}}} f2sdram0_reset {properties {associatedClock f2sdram0_clock} direction Input type reset signals {@orderednames f2s_sdram0_rst f2s_sdram0_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram0_rst_n direction Input role reset_n fragments {}}}} f2sdram0_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram0_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram0_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram0_ARADDR f2sdram0_ARBURST f2sdram0_ARCACHE f2sdram0_ARID f2sdram0_ARLEN f2sdram0_ARLOCK f2sdram0_ARPROT f2sdram0_ARREADY f2sdram0_ARSIZE f2sdram0_ARUSER f2sdram0_ARVALID f2sdram0_AWADDR f2sdram0_AWBURST f2sdram0_AWCACHE f2sdram0_AWID f2sdram0_AWLEN f2sdram0_AWLOCK f2sdram0_AWPROT f2sdram0_AWREADY f2sdram0_AWSIZE f2sdram0_AWUSER f2sdram0_AWVALID f2sdram0_WDATA f2sdram0_WID f2sdram0_WLAST f2sdram0_WREADY f2sdram0_WSTRB f2sdram0_WVALID f2sdram0_BID f2sdram0_BREADY f2sdram0_BRESP f2sdram0_BVALID f2sdram0_RDATA f2sdram0_RID f2sdram0_RLAST f2sdram0_RREADY f2sdram0_RRESP f2sdram0_RVALID} f2sdram0_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_addr direction input role araddr fragments {}} f2sdram0_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_burst direction input role arburst fragments {}} f2sdram0_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_cache direction input role arcache fragments {}} f2sdram0_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_id direction input role arid fragments {}} f2sdram0_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_len direction input role arlen fragments {}} f2sdram0_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_lock direction input role arlock fragments {}} f2sdram0_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_prot direction input role arprot fragments {}} f2sdram0_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_ready direction output role arready fragments {}} f2sdram0_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_size direction input role arsize fragments {}} f2sdram0_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_user direction input role aruser fragments {}} f2sdram0_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_valid direction input role arvalid fragments {}} f2sdram0_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_addr direction input role awaddr fragments {}} f2sdram0_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_burst direction input role awburst fragments {}} f2sdram0_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_cache direction input role awcache fragments {}} f2sdram0_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_id direction input role awid fragments {}} f2sdram0_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_len direction input role awlen fragments {}} f2sdram0_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_lock direction input role awlock fragments {}} f2sdram0_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_prot direction input role awprot fragments {}} f2sdram0_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_ready direction output role awready fragments {}} f2sdram0_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_size direction input role awsize fragments {}} f2sdram0_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_user direction input role awuser fragments {}} f2sdram0_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_valid direction input role awvalid fragments {}} f2sdram0_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_w_data direction input role wdata fragments {}} f2sdram0_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_w_id direction input role wid fragments {}} f2sdram0_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_last direction input role wlast fragments {}} f2sdram0_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_ready direction output role wready fragments {}} f2sdram0_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram0_w_strb direction input role wstrb fragments {}} f2sdram0_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_valid direction input role wvalid fragments {}} f2sdram0_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_b_id direction output role bid fragments {}} f2sdram0_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_ready direction input role bready fragments {}} f2sdram0_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_b_resp direction output role bresp fragments {}} f2sdram0_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_valid direction output role bvalid fragments {}} f2sdram0_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_r_data direction output role rdata fragments {}} f2sdram0_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_r_id direction output role rid fragments {}} f2sdram0_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_last direction output role rlast fragments {}} f2sdram0_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_ready direction input role rready fragments {}} f2sdram0_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_r_resp direction output role rresp fragments {}} f2sdram0_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_valid direction output role rvalid fragments {}}}} f2sdram2_clock {properties {} direction Input type clock signals {@orderednames f2sdram2_clk f2sdram2_clk {width 1 properties {} instance_name f2sdram2_clock internal_name f2sdram2_clk direction Input role clk fragments @intermediate(28:28)}}} f2sdram2_reset {properties {associatedClock f2sdram2_clock} direction Input type reset signals {@orderednames f2s_sdram2_rst f2s_sdram2_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram2_rst_n direction Input role reset_n fragments {}}}} f2sdram2_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram2_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram2_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram2_ARADDR f2sdram2_ARBURST f2sdram2_ARCACHE f2sdram2_ARID f2sdram2_ARLEN f2sdram2_ARLOCK f2sdram2_ARPROT f2sdram2_ARREADY f2sdram2_ARSIZE f2sdram2_ARUSER f2sdram2_ARVALID f2sdram2_AWADDR f2sdram2_AWBURST f2sdram2_AWCACHE f2sdram2_AWID f2sdram2_AWLEN f2sdram2_AWLOCK f2sdram2_AWPROT f2sdram2_AWREADY f2sdram2_AWSIZE f2sdram2_AWUSER f2sdram2_AWVALID f2sdram2_WDATA f2sdram2_WID f2sdram2_WLAST f2sdram2_WREADY f2sdram2_WSTRB f2sdram2_WVALID f2sdram2_BID f2sdram2_BREADY f2sdram2_BRESP f2sdram2_BVALID f2sdram2_RDATA f2sdram2_RID f2sdram2_RLAST f2sdram2_RREADY f2sdram2_RRESP f2sdram2_RVALID} f2sdram2_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_addr direction input role araddr fragments {}} f2sdram2_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_burst direction input role arburst fragments {}} f2sdram2_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_cache direction input role arcache fragments {}} f2sdram2_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_id direction input role arid fragments {}} f2sdram2_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_len direction input role arlen fragments {}} f2sdram2_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_lock direction input role arlock fragments {}} f2sdram2_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_prot direction input role arprot fragments {}} f2sdram2_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_ready direction output role arready fragments {}} f2sdram2_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_size direction input role arsize fragments {}} f2sdram2_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_user direction input role aruser fragments {}} f2sdram2_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_ar_valid direction input role arvalid fragments {}} f2sdram2_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_addr direction input role awaddr fragments {}} f2sdram2_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_burst direction input role awburst fragments {}} f2sdram2_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_cache direction input role awcache fragments {}} f2sdram2_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_id direction input role awid fragments {}} f2sdram2_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_len direction input role awlen fragments {}} f2sdram2_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_lock direction input role awlock fragments {}} f2sdram2_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_prot direction input role awprot fragments {}} f2sdram2_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_ready direction output role awready fragments {}} f2sdram2_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_size direction input role awsize fragments {}} f2sdram2_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_user direction input role awuser fragments {}} f2sdram2_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_aw_valid direction input role awvalid fragments {}} f2sdram2_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram2_w_data direction input role wdata fragments {}} f2sdram2_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_w_id direction input role wid fragments {}} f2sdram2_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_last direction input role wlast fragments {}} f2sdram2_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_ready direction output role wready fragments {}} f2sdram2_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram2_w_strb direction input role wstrb fragments {}} f2sdram2_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_w_valid direction input role wvalid fragments {}} f2sdram2_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_b_id direction output role bid fragments {}} f2sdram2_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_b_ready direction input role bready fragments {}} f2sdram2_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_b_resp direction output role bresp fragments {}} f2sdram2_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_b_valid direction output role bvalid fragments {}} f2sdram2_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram2_r_data direction output role rdata fragments {}} f2sdram2_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram2_r_id direction output role rid fragments {}} f2sdram2_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_last direction output role rlast fragments {}} f2sdram2_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_ready direction input role rready fragments {}} f2sdram2_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram2_r_resp direction output role rresp fragments {}} f2sdram2_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram2_r_valid direction output role rvalid fragments {}}}} f2h_irq0 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p0 f2h_irq_p0 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(31:0)}}} f2h_irq1 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p1 f2h_irq_p1 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(63:32)}}}} properties {} interface_sim_style {} raw_assigns {{{intermediate[1:1]} {intermediate[0:0]}} {{intermediate[2:2]} {intermediate[0:0]}} {{intermediate[3:3]} {intermediate[0:0]}} {{intermediate[4:4]} {intermediate[0:0]}} {{intermediate[5:5]} {intermediate[0:0]}} {{intermediate[6:6]} {intermediate[0:0]}} {{intermediate[8:8]} {intermediate[7:7]}} {{intermediate[9:9]} {intermediate[7:7]}} {{intermediate[10:10]} {intermediate[7:7]}} {{intermediate[11:11]} {intermediate[7:7]}} {{intermediate[12:12]} {intermediate[7:7]}} {{intermediate[13:13]} {intermediate[7:7]}} {{intermediate[15:15]} {intermediate[14:14]}} {{intermediate[16:16]} {intermediate[14:14]}} {{intermediate[17:17]} {intermediate[14:14]}} {{intermediate[18:18]} {intermediate[14:14]}} {{intermediate[19:19]} {intermediate[14:14]}} {{intermediate[20:20]} {intermediate[14:14]}} {{intermediate[22:22]} {intermediate[21:21]}} {{intermediate[23:23]} {intermediate[21:21]}} {{intermediate[24:24]} {intermediate[21:21]}} {{intermediate[25:25]} {intermediate[21:21]}} {{intermediate[26:26]} {intermediate[21:21]}} {{intermediate[27:27]} {intermediate[21:21]}} {{intermediate[29:29]} {intermediate[28:28]}} {{intermediate[30:30]} {intermediate[28:28]}} {{intermediate[31:31]} {intermediate[28:28]}} {{intermediate[32:32]} {intermediate[28:28]}} {{intermediate[33:33]} {intermediate[28:28]}} {{intermediate[34:34]} {intermediate[28:28]}}} intermediate_wire_count 35 raw_assign_sim_style {} wires_to_fragments {{intermediate 23} {input f2sdram:f2s_sdram0_w_clk(0:0)} {intermediate 24} {input f2sdram:f2s_sdram0_b_clk(0:0)} {intermediate 25} {input f2sdram:f2s_sdram0_ar_clk(0:0)} {intermediate 26} {input f2sdram:f2s_sdram0_r_clk(0:0)} {intermediate 27} {input f2sdram:f2s_sdram0_aw_clk(0:0)} {intermediate 1} {input fpga2hps:clk(0:0)} {intermediate 10} {input hps2fpga_light_weight:b_clk(0:0)} {intermediate 2} {input fpga2hps:w_clk(0:0)} {intermediate 11} {input hps2fpga_light_weight:ar_clk(0:0)} {intermediate 30} {input f2sdram:f2s_sdram2_w_clk(0:0)} {intermediate 29} {input f2sdram:f2s_sdram2_clk(0:0)} {intermediate 3} {input fpga2hps:b_clk(0:0)} {intermediate 12} {input hps2fpga_light_weight:r_clk(0:0)} {intermediate 31} {input f2sdram:f2s_sdram2_b_clk(0:0)} {intermediate 4} {input fpga2hps:ar_clk(0:0)} {intermediate 13} {input hps2fpga_light_weight:aw_clk(0:0)} {intermediate 32} {input f2sdram:f2s_sdram2_ar_clk(0:0)} {intermediate 5} {input fpga2hps:r_clk(0:0)} {intermediate 33} {input f2sdram:f2s_sdram2_r_clk(0:0)} {intermediate 15} {input hps2fpga:clk(0:0)} {intermediate 6} {input fpga2hps:aw_clk(0:0)} {intermediate 34} {input f2sdram:f2s_sdram2_aw_clk(0:0)} {intermediate 16} {input hps2fpga:w_clk(0:0)} {intermediate 17} {input hps2fpga:b_clk(0:0)} {intermediate 8} {input hps2fpga_light_weight:clk(0:0)} {intermediate 18} {input hps2fpga:ar_clk(0:0)} {intermediate 9} {input hps2fpga_light_weight:w_clk(0:0)} {intermediate 20} {input hps2fpga:aw_clk(0:0)} {intermediate 19} {input hps2fpga:r_clk(0:0)} {intermediate 22} {input f2sdram:f2s_sdram0_clk(0:0)}} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="false" />
  <parameter name="hps_parameter_map" value="" />
  <parameter name="device" value="10AS066N3F40E2SG" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_arria10_hps_181_2xyroxa"
     as="fpga_interfaces" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_hgum2rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps_io"
   version="18.1"
   name="qsys_top_altera_arria10_hps_io_181_fk2aczy">
  <parameter name="AUTO_DEVICE" value="10AS066N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 11 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 150000000 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 8-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 900 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing IO S2F_Width 4 TRACE_Mode default I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1200 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 125 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable true PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 400 H2F_USER0_CLK_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 0 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode N/A S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing IO QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 191 EMAC0_PinMuxing IO SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode Dual_slave_selects FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_EMAC2_Enable false S2FINTERRUPT_SYSTIMER_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 150000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode N/A USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 125 MAINPLLGRP_PERIPH_REF_CNT 900 H2F_DELAY 3 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 150000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable true MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 1 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 H18 Q2_2 H19 Q2_3 F18 Q2_4 G17 Q2_5 E20 Q2_6 F20 Q2_7 G20 Q2_8 G21 Q2_10 G19 Q2_9 F19 Q2_11 F22 Q2_12 G22 D_4 E16 D_5 H16 D_6 K16 D_7 G16 D_8 H17 D_9 F15 Q3_1 K18 Q3_2 L19 Q3_3 H22 Q3_4 H21 Q3_5 J21 Q3_6 J20 Q3_7 J18 Q3_8 J19 D_10 L17 Q3_9 H23 D_11 N19 D_12 M19 D_13 E15 D_14 J16 D_15 L18 D_16 M17 D_17 K17 Q3_10 J23 Q4_1 L20 Q3_11 K21 Q4_2 M20 Q3_12 K20 Q4_3 N20 Q4_4 P20 Q4_5 K23 Q4_6 L23 Q4_7 N23 Q4_8 N22 Q4_9 K22 Q1_10 D20 Q1_1 D18 Q1_11 E21 Q1_2 E18 Q1_12 E22 Q1_3 C19 Q1_4 D19 Q1_5 E17 Q1_6 F17 Q1_7 C17 Q1_8 C18 Q1_9 D21 Q4_10 L22 Q4_11 M22 Q4_12 M21} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N SPIM1:SS1_N GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO TRACE:CLK GPIO GPIO NONE NONE TRACE:D0 TRACE:D1 TRACE:D2 TRACE:D3} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing IO FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 100 USB0_Mode default FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing Unused S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode RGMII_with_MDIO S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable true CUSTOM_MPU_CLK 1020 L3_MAIN_FREE_CLK 200 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS066N3F40E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 F2H_DELAY 3 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED true MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing IO NAND_Mode N/A H2F_LW_DELAY 3 quartus_ini_hps_ip_override_sdmmc_4bit false Quad_2_Save {} PERPLLGRP_EMACA_CNT 7 S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing Unused SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode N/A STM_Enable true" />
  <parameter
     name="border_description"
     value="constraints {} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_spim1 {signal_widths {} parameters {} location HPSPERIPHERALSPIMASTER_X78_Y221_N96 entity_name twentynm_hps_peripheral_spi_master signal_default_terminations {} signal_terminations {}} phery_usb0 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y170_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac0 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y207_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac0 phery_sdmmc phery_usb0 phery_spim1 phery_trace phery_uart1 phery_i2c1 gpio} phery_i2c1 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y212_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} phery_trace {signal_widths {} parameters {} location HPSPERIPHERALTPIUTRACE_X79_Y173_N96 entity_name twentynm_hps_peripheral_tpiu_trace signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac0_TX_CLK hps_io_phery_emac0_TXD0 hps_io_phery_emac0_TXD1 hps_io_phery_emac0_TXD2 hps_io_phery_emac0_TXD3 hps_io_phery_emac0_RX_CTL hps_io_phery_emac0_TX_CTL hps_io_phery_emac0_RX_CLK hps_io_phery_emac0_RXD0 hps_io_phery_emac0_RXD1 hps_io_phery_emac0_RXD2 hps_io_phery_emac0_RXD3 hps_io_phery_emac0_MDIO hps_io_phery_emac0_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_D4 hps_io_phery_sdmmc_D5 hps_io_phery_sdmmc_D6 hps_io_phery_sdmmc_D7 hps_io_phery_sdmmc_CCLK hps_io_phery_usb0_DATA0 hps_io_phery_usb0_DATA1 hps_io_phery_usb0_DATA2 hps_io_phery_usb0_DATA3 hps_io_phery_usb0_DATA4 hps_io_phery_usb0_DATA5 hps_io_phery_usb0_DATA6 hps_io_phery_usb0_DATA7 hps_io_phery_usb0_CLK hps_io_phery_usb0_STP hps_io_phery_usb0_DIR hps_io_phery_usb0_NXT hps_io_phery_spim1_CLK hps_io_phery_spim1_MOSI hps_io_phery_spim1_MISO hps_io_phery_spim1_SS0_N hps_io_phery_spim1_SS1_N hps_io_phery_trace_CLK hps_io_phery_trace_D0 hps_io_phery_trace_D1 hps_io_phery_trace_D2 hps_io_phery_trace_D3 hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c1_SDA hps_io_phery_i2c1_SCL hps_io_gpio_gpio1_io5 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17} hps_io_phery_emac0_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CLK direction output role hps_io_phery_emac0_TX_CLK fragments phery_emac0:EMAC_CLK_TX(0:0)} hps_io_phery_emac0_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD0 direction output role hps_io_phery_emac0_TXD0 fragments phery_emac0:EMAC_PHY_TXD(0:0)} hps_io_phery_emac0_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD1 direction output role hps_io_phery_emac0_TXD1 fragments phery_emac0:EMAC_PHY_TXD(1:1)} hps_io_phery_emac0_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD2 direction output role hps_io_phery_emac0_TXD2 fragments phery_emac0:EMAC_PHY_TXD(2:2)} hps_io_phery_emac0_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD3 direction output role hps_io_phery_emac0_TXD3 fragments phery_emac0:EMAC_PHY_TXD(3:3)} hps_io_phery_emac0_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CTL direction input role hps_io_phery_emac0_RX_CTL fragments phery_emac0:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac0_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CTL direction output role hps_io_phery_emac0_TX_CTL fragments phery_emac0:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac0_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CLK direction input role hps_io_phery_emac0_RX_CLK fragments phery_emac0:EMAC_CLK_RX(0:0)} hps_io_phery_emac0_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD0 direction input role hps_io_phery_emac0_RXD0 fragments phery_emac0:EMAC_PHY_RXD(0:0)} hps_io_phery_emac0_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD1 direction input role hps_io_phery_emac0_RXD1 fragments phery_emac0:EMAC_PHY_RXD(1:1)} hps_io_phery_emac0_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD2 direction input role hps_io_phery_emac0_RXD2 fragments phery_emac0:EMAC_PHY_RXD(2:2)} hps_io_phery_emac0_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD3 direction input role hps_io_phery_emac0_RXD3 fragments phery_emac0:EMAC_PHY_RXD(3:3)} hps_io_phery_emac0_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDIO direction bidir role hps_io_phery_emac0_MDIO fragments phery_emac0:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac0_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDC direction output role hps_io_phery_emac0_MDC fragments phery_emac0:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_D4 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D4 direction bidir role hps_io_phery_sdmmc_D4 fragments phery_sdmmc:SDMMC_DATA_I(4:4)} hps_io_phery_sdmmc_D5 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D5 direction bidir role hps_io_phery_sdmmc_D5 fragments phery_sdmmc:SDMMC_DATA_I(5:5)} hps_io_phery_sdmmc_D6 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D6 direction bidir role hps_io_phery_sdmmc_D6 fragments phery_sdmmc:SDMMC_DATA_I(6:6)} hps_io_phery_sdmmc_D7 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D7 direction bidir role hps_io_phery_sdmmc_D7 fragments phery_sdmmc:SDMMC_DATA_I(7:7)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb0_DATA0 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA0 direction bidir role hps_io_phery_usb0_DATA0 fragments phery_usb0:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb0_DATA1 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA1 direction bidir role hps_io_phery_usb0_DATA1 fragments phery_usb0:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb0_DATA2 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA2 direction bidir role hps_io_phery_usb0_DATA2 fragments phery_usb0:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb0_DATA3 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA3 direction bidir role hps_io_phery_usb0_DATA3 fragments phery_usb0:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb0_DATA4 {tristate_output {{intermediate 29} {intermediate 28}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA4 direction bidir role hps_io_phery_usb0_DATA4 fragments phery_usb0:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb0_DATA5 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA5 direction bidir role hps_io_phery_usb0_DATA5 fragments phery_usb0:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb0_DATA6 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA6 direction bidir role hps_io_phery_usb0_DATA6 fragments phery_usb0:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb0_DATA7 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA7 direction bidir role hps_io_phery_usb0_DATA7 fragments phery_usb0:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb0_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_CLK direction input role hps_io_phery_usb0_CLK fragments phery_usb0:USB_ULPI_CLK(0:0)} hps_io_phery_usb0_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_STP direction output role hps_io_phery_usb0_STP fragments phery_usb0:USB_ULPI_STP(0:0)} hps_io_phery_usb0_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DIR direction input role hps_io_phery_usb0_DIR fragments phery_usb0:USB_ULPI_DIR(0:0)} hps_io_phery_usb0_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_NXT direction input role hps_io_phery_usb0_NXT fragments phery_usb0:USB_ULPI_NXT(0:0)} hps_io_phery_spim1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_CLK direction output role hps_io_phery_spim1_CLK fragments phery_spim1:SPI_MASTER_SCLK(0:0)} hps_io_phery_spim1_MOSI {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MOSI direction output role hps_io_phery_spim1_MOSI fragments {}} hps_io_phery_spim1_MISO {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MISO direction input role hps_io_phery_spim1_MISO fragments phery_spim1:SPI_MASTER_RXD(0:0)} hps_io_phery_spim1_SS0_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS0_N direction output role hps_io_phery_spim1_SS0_N fragments phery_spim1:SPI_MASTER_SS_0_N(0:0)} hps_io_phery_spim1_SS1_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS1_N direction output role hps_io_phery_spim1_SS1_N fragments phery_spim1:SPI_MASTER_SS_1_N(0:0)} hps_io_phery_trace_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_CLK direction output role hps_io_phery_trace_CLK fragments phery_trace:TPIU_TRACE_CLK(0:0)} hps_io_phery_trace_D0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D0 direction output role hps_io_phery_trace_D0 fragments phery_trace:TPIU_TRACE_DATA(0:0)} hps_io_phery_trace_D1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D1 direction output role hps_io_phery_trace_D1 fragments phery_trace:TPIU_TRACE_DATA(1:1)} hps_io_phery_trace_D2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D2 direction output role hps_io_phery_trace_D2 fragments phery_trace:TPIU_TRACE_DATA(2:2)} hps_io_phery_trace_D3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D3 direction output role hps_io_phery_trace_D3 fragments phery_trace:TPIU_TRACE_DATA(3:3)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c1_SDA {tristate_output {{intermediate 38} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SDA direction bidir role hps_io_phery_i2c1_SDA fragments phery_i2c1:I2C_DATA(0:0)} hps_io_phery_i2c1_SCL {tristate_output {{intermediate 39} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SCL direction bidir role hps_io_phery_i2c1_SCL fragments phery_i2c1:I2C_CLK(0:0)} hps_io_gpio_gpio1_io5 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io5 direction bidir role hps_io_gpio_gpio1_io5 fragments gpio:GPIO1_PORTA_I(5:5)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)}}}} properties {GENERATE_ISW 1} interface_sim_style {} raw_assigns {} intermediate_wire_count 48 raw_assign_sim_style {} wires_to_fragments {{intermediate 0} {output phery_emac0:EMAC_GMII_MDO_O(0:0)} {intermediate 1} {output phery_emac0:EMAC_GMII_MDO_OE(0:0)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_sdmmc:SDMMC_DATA_O(4:4)} {intermediate 13} {output phery_sdmmc:SDMMC_DATA_OE(4:4)} {intermediate 14} {output phery_sdmmc:SDMMC_DATA_O(5:5)} {intermediate 15} {output phery_sdmmc:SDMMC_DATA_OE(5:5)} {intermediate 16} {output phery_sdmmc:SDMMC_DATA_O(6:6)} {intermediate 17} {output phery_sdmmc:SDMMC_DATA_OE(6:6)} {intermediate 18} {output phery_sdmmc:SDMMC_DATA_O(7:7)} {intermediate 19} {output phery_sdmmc:SDMMC_DATA_OE(7:7)} {intermediate 20} {output phery_usb0:USB_ULPI_DATA_O(0:0)} {intermediate 21} {output phery_usb0:USB_ULPI_DATA_OE(0:0)} {intermediate 22} {output phery_usb0:USB_ULPI_DATA_O(1:1)} {intermediate 23} {output phery_usb0:USB_ULPI_DATA_OE(1:1)} {intermediate 24} {output phery_usb0:USB_ULPI_DATA_O(2:2)} {intermediate 25} {output phery_usb0:USB_ULPI_DATA_OE(2:2)} {intermediate 26} {output phery_usb0:USB_ULPI_DATA_O(3:3)} {intermediate 27} {output phery_usb0:USB_ULPI_DATA_OE(3:3)} {intermediate 28} {output phery_usb0:USB_ULPI_DATA_O(4:4)} {intermediate 29} {output phery_usb0:USB_ULPI_DATA_OE(4:4)} {intermediate 30} {output phery_usb0:USB_ULPI_DATA_O(5:5)} {intermediate 31} {output phery_usb0:USB_ULPI_DATA_OE(5:5)} {intermediate 32} {output phery_usb0:USB_ULPI_DATA_O(6:6)} {intermediate 33} {output phery_usb0:USB_ULPI_DATA_OE(6:6)} {intermediate 34} {output phery_usb0:USB_ULPI_DATA_O(7:7)} {intermediate 35} {output phery_usb0:USB_ULPI_DATA_OE(7:7)} {intermediate 36} {output phery_spim1:SPI_MASTER_TXD(0:0)} {intermediate 37} {output phery_spim1:SPI_MASTER_SSI_OE_N(0:0)} {intermediate 38} {output phery_i2c1:I2C_DATA_OE(0:0)} {intermediate 39} {output phery_i2c1:I2C_CLK_OE(0:0)} {intermediate 40} {output gpio:GPIO1_PORTA_O(5:5)} {intermediate 41} {output gpio:GPIO1_PORTA_OE(5:5)} {intermediate 42} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 44} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 46} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(17:17)}} wire_sim_style {}" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_hps_io_181/synth/qsys_top_altera_arria10_hps_io_181_fk2aczy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_hps_io_181/synth/qsys_top_altera_arria10_hps_io_181_fk2aczy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top_altera_arria10_hps_181_2xyroxa" as="hps_io" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_hps_io_181_fk2aczy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_54e66ui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="qsys_top_altera_merlin_slave_translator_181_5aswt6a">
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_translator_181/synth/qsys_top_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_translator_181/synth/qsys_top_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="num1_s1_translator,num2_s1_translator,result_s1_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_181_5aswt6a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="18.1"
   name="qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy">
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_axi_master_ni_181/synth/qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_axi_master_ni_181/synth/qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="a10_hps_h2f_lw_axi_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="qsys_top_altera_merlin_slave_agent_181_a7g37xa">
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_agent_181/synth/qsys_top_altera_merlin_slave_agent_181_a7g37xa.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_agent_181/synth/qsys_top_altera_merlin_slave_agent_181_a7g37xa.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="num1_s1_agent,num2_s1_agent,result_s1_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_181_a7g37xa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="qsys_top_altera_merlin_router_181_7nqkolq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x1000,0x2000,0x3000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x1000:0x1010:both:1:0:0:1,1:010:0x2000:0x2010:both:1:0:0:1,2:100:0x3000:0x3010:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x1010,0x2010,0x3010" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_router_181/synth/qsys_top_altera_merlin_router_181_7nqkolq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_router_181/synth/qsys_top_altera_merlin_router_181_7nqkolq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_7nqkolq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="qsys_top_altera_merlin_router_181_fqgo25q">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_router_181/synth/qsys_top_altera_merlin_router_181_fqgo25q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_router_181/synth/qsys_top_altera_merlin_router_181_fqgo25q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="router_002,router_003,router_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_181_fqgo25q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="qsys_top_altera_merlin_traffic_limiter_181_reppfiq">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_reppfiq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_reppfiq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="a10_hps_h2f_lw_axi_master_wr_limiter,a10_hps_h2f_lw_axi_master_rd_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_reppfiq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="qsys_top_altera_merlin_burst_adapter_181_efhh5ua">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(118) domain(117:116) snoop(115:112) barrier(111:110) ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97:94) dest_id(93:92) src_id(91:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="57" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/qsys_top_altera_merlin_burst_adapter_181_efhh5ua.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/qsys_top_altera_merlin_burst_adapter_181_efhh5ua.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="num1_s1_burst_adapter,num2_s1_burst_adapter,result_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_181_efhh5ua"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="qsys_top_altera_merlin_demultiplexer_181_ibonxii">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_demultiplexer_181/synth/qsys_top_altera_merlin_demultiplexer_181_ibonxii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_demultiplexer_181/synth/qsys_top_altera_merlin_demultiplexer_181_ibonxii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_ibonxii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="qsys_top_altera_merlin_multiplexer_181_63w2npy">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/qsys_top_altera_merlin_multiplexer_181_63w2npy.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/qsys_top_altera_merlin_multiplexer_181_63w2npy.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_63w2npy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="qsys_top_altera_merlin_demultiplexer_181_dbzr4fa">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_demultiplexer_181/synth/qsys_top_altera_merlin_demultiplexer_181_dbzr4fa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_demultiplexer_181/synth/qsys_top_altera_merlin_demultiplexer_181_dbzr4fa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_181_dbzr4fa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="qsys_top_altera_merlin_multiplexer_181_ua4lkca">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/qsys_top_altera_merlin_multiplexer_181_ua4lkca.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/qsys_top_altera_merlin_multiplexer_181_ua4lkca.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_181_ua4lkca"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="18.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="qsys_top_altera_arria10_interface_generator_140_54e66ui">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac0_TX_CLK hps_io_phery_emac0_TXD0 hps_io_phery_emac0_TXD1 hps_io_phery_emac0_TXD2 hps_io_phery_emac0_TXD3 hps_io_phery_emac0_RX_CTL hps_io_phery_emac0_TX_CTL hps_io_phery_emac0_RX_CLK hps_io_phery_emac0_RXD0 hps_io_phery_emac0_RXD1 hps_io_phery_emac0_RXD2 hps_io_phery_emac0_RXD3 hps_io_phery_emac0_MDIO hps_io_phery_emac0_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_D4 hps_io_phery_sdmmc_D5 hps_io_phery_sdmmc_D6 hps_io_phery_sdmmc_D7 hps_io_phery_sdmmc_CCLK hps_io_phery_usb0_DATA0 hps_io_phery_usb0_DATA1 hps_io_phery_usb0_DATA2 hps_io_phery_usb0_DATA3 hps_io_phery_usb0_DATA4 hps_io_phery_usb0_DATA5 hps_io_phery_usb0_DATA6 hps_io_phery_usb0_DATA7 hps_io_phery_usb0_CLK hps_io_phery_usb0_STP hps_io_phery_usb0_DIR hps_io_phery_usb0_NXT hps_io_phery_spim1_CLK hps_io_phery_spim1_MOSI hps_io_phery_spim1_MISO hps_io_phery_spim1_SS0_N hps_io_phery_spim1_SS1_N hps_io_phery_trace_CLK hps_io_phery_trace_D0 hps_io_phery_trace_D1 hps_io_phery_trace_D2 hps_io_phery_trace_D3 hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c1_SDA hps_io_phery_i2c1_SCL hps_io_gpio_gpio1_io5 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17} hps_io_phery_emac0_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CLK direction output role hps_io_phery_emac0_TX_CLK fragments phery_emac0:EMAC_CLK_TX(0:0)} hps_io_phery_emac0_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD0 direction output role hps_io_phery_emac0_TXD0 fragments phery_emac0:EMAC_PHY_TXD(0:0)} hps_io_phery_emac0_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD1 direction output role hps_io_phery_emac0_TXD1 fragments phery_emac0:EMAC_PHY_TXD(1:1)} hps_io_phery_emac0_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD2 direction output role hps_io_phery_emac0_TXD2 fragments phery_emac0:EMAC_PHY_TXD(2:2)} hps_io_phery_emac0_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TXD3 direction output role hps_io_phery_emac0_TXD3 fragments phery_emac0:EMAC_PHY_TXD(3:3)} hps_io_phery_emac0_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CTL direction input role hps_io_phery_emac0_RX_CTL fragments phery_emac0:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac0_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_TX_CTL direction output role hps_io_phery_emac0_TX_CTL fragments phery_emac0:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac0_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RX_CLK direction input role hps_io_phery_emac0_RX_CLK fragments phery_emac0:EMAC_CLK_RX(0:0)} hps_io_phery_emac0_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD0 direction input role hps_io_phery_emac0_RXD0 fragments phery_emac0:EMAC_PHY_RXD(0:0)} hps_io_phery_emac0_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD1 direction input role hps_io_phery_emac0_RXD1 fragments phery_emac0:EMAC_PHY_RXD(1:1)} hps_io_phery_emac0_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD2 direction input role hps_io_phery_emac0_RXD2 fragments phery_emac0:EMAC_PHY_RXD(2:2)} hps_io_phery_emac0_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_RXD3 direction input role hps_io_phery_emac0_RXD3 fragments phery_emac0:EMAC_PHY_RXD(3:3)} hps_io_phery_emac0_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDIO direction bidir role hps_io_phery_emac0_MDIO fragments phery_emac0:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac0_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac0_MDC direction output role hps_io_phery_emac0_MDC fragments phery_emac0:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_D4 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D4 direction bidir role hps_io_phery_sdmmc_D4 fragments phery_sdmmc:SDMMC_DATA_I(4:4)} hps_io_phery_sdmmc_D5 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D5 direction bidir role hps_io_phery_sdmmc_D5 fragments phery_sdmmc:SDMMC_DATA_I(5:5)} hps_io_phery_sdmmc_D6 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D6 direction bidir role hps_io_phery_sdmmc_D6 fragments phery_sdmmc:SDMMC_DATA_I(6:6)} hps_io_phery_sdmmc_D7 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D7 direction bidir role hps_io_phery_sdmmc_D7 fragments phery_sdmmc:SDMMC_DATA_I(7:7)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb0_DATA0 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA0 direction bidir role hps_io_phery_usb0_DATA0 fragments phery_usb0:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb0_DATA1 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA1 direction bidir role hps_io_phery_usb0_DATA1 fragments phery_usb0:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb0_DATA2 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA2 direction bidir role hps_io_phery_usb0_DATA2 fragments phery_usb0:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb0_DATA3 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA3 direction bidir role hps_io_phery_usb0_DATA3 fragments phery_usb0:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb0_DATA4 {tristate_output {{intermediate 29} {intermediate 28}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA4 direction bidir role hps_io_phery_usb0_DATA4 fragments phery_usb0:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb0_DATA5 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA5 direction bidir role hps_io_phery_usb0_DATA5 fragments phery_usb0:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb0_DATA6 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA6 direction bidir role hps_io_phery_usb0_DATA6 fragments phery_usb0:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb0_DATA7 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DATA7 direction bidir role hps_io_phery_usb0_DATA7 fragments phery_usb0:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb0_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_CLK direction input role hps_io_phery_usb0_CLK fragments phery_usb0:USB_ULPI_CLK(0:0)} hps_io_phery_usb0_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_STP direction output role hps_io_phery_usb0_STP fragments phery_usb0:USB_ULPI_STP(0:0)} hps_io_phery_usb0_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_DIR direction input role hps_io_phery_usb0_DIR fragments phery_usb0:USB_ULPI_DIR(0:0)} hps_io_phery_usb0_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb0_NXT direction input role hps_io_phery_usb0_NXT fragments phery_usb0:USB_ULPI_NXT(0:0)} hps_io_phery_spim1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_CLK direction output role hps_io_phery_spim1_CLK fragments phery_spim1:SPI_MASTER_SCLK(0:0)} hps_io_phery_spim1_MOSI {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MOSI direction output role hps_io_phery_spim1_MOSI fragments {}} hps_io_phery_spim1_MISO {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_MISO direction input role hps_io_phery_spim1_MISO fragments phery_spim1:SPI_MASTER_RXD(0:0)} hps_io_phery_spim1_SS0_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS0_N direction output role hps_io_phery_spim1_SS0_N fragments phery_spim1:SPI_MASTER_SS_0_N(0:0)} hps_io_phery_spim1_SS1_N {width 1 properties {} instance_name hps_io internal_name hps_io_phery_spim1_SS1_N direction output role hps_io_phery_spim1_SS1_N fragments phery_spim1:SPI_MASTER_SS_1_N(0:0)} hps_io_phery_trace_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_CLK direction output role hps_io_phery_trace_CLK fragments phery_trace:TPIU_TRACE_CLK(0:0)} hps_io_phery_trace_D0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D0 direction output role hps_io_phery_trace_D0 fragments phery_trace:TPIU_TRACE_DATA(0:0)} hps_io_phery_trace_D1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D1 direction output role hps_io_phery_trace_D1 fragments phery_trace:TPIU_TRACE_DATA(1:1)} hps_io_phery_trace_D2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D2 direction output role hps_io_phery_trace_D2 fragments phery_trace:TPIU_TRACE_DATA(2:2)} hps_io_phery_trace_D3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_trace_D3 direction output role hps_io_phery_trace_D3 fragments phery_trace:TPIU_TRACE_DATA(3:3)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c1_SDA {tristate_output {{intermediate 38} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SDA direction bidir role hps_io_phery_i2c1_SDA fragments phery_i2c1:I2C_DATA(0:0)} hps_io_phery_i2c1_SCL {tristate_output {{intermediate 39} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c1_SCL direction bidir role hps_io_phery_i2c1_SCL fragments phery_i2c1:I2C_CLK(0:0)} hps_io_gpio_gpio1_io5 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io5 direction bidir role hps_io_gpio_gpio1_io5 fragments gpio:GPIO1_PORTA_I(5:5)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)}}}} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_spim1 {signal_widths {} parameters {} location HPSPERIPHERALSPIMASTER_X78_Y221_N96 entity_name twentynm_hps_peripheral_spi_master signal_default_terminations {} signal_terminations {}} phery_usb0 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y170_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac0 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y207_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac0 phery_sdmmc phery_usb0 phery_spim1 phery_trace phery_uart1 phery_i2c1 gpio} phery_i2c1 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y212_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} phery_trace {signal_widths {} parameters {} location HPSPERIPHERALTPIUTRACE_X79_Y173_N96 entity_name twentynm_hps_peripheral_tpiu_trace signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} constraints {} intermediate_wire_count 48 raw_assigns {} interface_sim_style {} properties {GENERATE_ISW 1} wires_to_fragments {{intermediate 0} {output phery_emac0:EMAC_GMII_MDO_O(0:0)} {intermediate 1} {output phery_emac0:EMAC_GMII_MDO_OE(0:0)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_sdmmc:SDMMC_DATA_O(4:4)} {intermediate 13} {output phery_sdmmc:SDMMC_DATA_OE(4:4)} {intermediate 14} {output phery_sdmmc:SDMMC_DATA_O(5:5)} {intermediate 15} {output phery_sdmmc:SDMMC_DATA_OE(5:5)} {intermediate 16} {output phery_sdmmc:SDMMC_DATA_O(6:6)} {intermediate 17} {output phery_sdmmc:SDMMC_DATA_OE(6:6)} {intermediate 18} {output phery_sdmmc:SDMMC_DATA_O(7:7)} {intermediate 19} {output phery_sdmmc:SDMMC_DATA_OE(7:7)} {intermediate 20} {output phery_usb0:USB_ULPI_DATA_O(0:0)} {intermediate 21} {output phery_usb0:USB_ULPI_DATA_OE(0:0)} {intermediate 22} {output phery_usb0:USB_ULPI_DATA_O(1:1)} {intermediate 23} {output phery_usb0:USB_ULPI_DATA_OE(1:1)} {intermediate 24} {output phery_usb0:USB_ULPI_DATA_O(2:2)} {intermediate 25} {output phery_usb0:USB_ULPI_DATA_OE(2:2)} {intermediate 26} {output phery_usb0:USB_ULPI_DATA_O(3:3)} {intermediate 27} {output phery_usb0:USB_ULPI_DATA_OE(3:3)} {intermediate 28} {output phery_usb0:USB_ULPI_DATA_O(4:4)} {intermediate 29} {output phery_usb0:USB_ULPI_DATA_OE(4:4)} {intermediate 30} {output phery_usb0:USB_ULPI_DATA_O(5:5)} {intermediate 31} {output phery_usb0:USB_ULPI_DATA_OE(5:5)} {intermediate 32} {output phery_usb0:USB_ULPI_DATA_O(6:6)} {intermediate 33} {output phery_usb0:USB_ULPI_DATA_OE(6:6)} {intermediate 34} {output phery_usb0:USB_ULPI_DATA_O(7:7)} {intermediate 35} {output phery_usb0:USB_ULPI_DATA_OE(7:7)} {intermediate 36} {output phery_spim1:SPI_MASTER_TXD(0:0)} {intermediate 37} {output phery_spim1:SPI_MASTER_SSI_OE_N(0:0)} {intermediate 38} {output phery_i2c1:I2C_DATA_OE(0:0)} {intermediate 39} {output phery_i2c1:I2C_CLK_OE(0:0)} {intermediate 40} {output gpio:GPIO1_PORTA_O(5:5)} {intermediate 41} {output gpio:GPIO1_PORTA_OE(5:5)} {intermediate 42} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 44} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 46} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(17:17)}} raw_assign_sim_style {} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="true" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 11 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 900 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 150000000 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 1 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 8-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 900 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing IO S2F_Width 4 TRACE_Mode default I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1200 H2F_COLD_RST_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 125 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable true PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 400 H2F_USER0_CLK_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 0 H2F_PENDING_RST_Enable false I2C0_PinMuxing Unused S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode N/A S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing IO QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 191 EMAC0_PinMuxing IO SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode Dual_slave_selects FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 9 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_EMAC2_Enable false S2FINTERRUPT_SYSTIMER_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 150000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode N/A USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 125 MAINPLLGRP_PERIPH_REF_CNT 900 H2F_DELAY 3 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 19 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 150000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable true MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 499 NOCDIV_CS_TRACECLK 1 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 H18 Q2_2 H19 Q2_3 F18 Q2_4 G17 Q2_5 E20 Q2_6 F20 Q2_7 G20 Q2_8 G21 Q2_10 G19 Q2_9 F19 Q2_11 F22 Q2_12 G22 D_4 E16 D_5 H16 D_6 K16 D_7 G16 D_8 H17 D_9 F15 Q3_1 K18 Q3_2 L19 Q3_3 H22 Q3_4 H21 Q3_5 J21 Q3_6 J20 Q3_7 J18 Q3_8 J19 D_10 L17 Q3_9 H23 D_11 N19 D_12 M19 D_13 E15 D_14 J16 D_15 L18 D_16 M17 D_17 K17 Q3_10 J23 Q4_1 L20 Q3_11 K21 Q4_2 M20 Q3_12 K20 Q4_3 N20 Q4_4 P20 Q4_5 K23 Q4_6 L23 Q4_7 N23 Q4_8 N22 Q4_9 K22 Q1_10 D20 Q1_1 D18 Q1_11 E21 Q1_2 E18 Q1_12 E22 Q1_3 C19 Q1_4 D19 Q1_5 E17 Q1_6 F17 Q1_7 C17 Q1_8 C18 Q1_9 D21 Q4_10 L22 Q4_11 M22 Q4_12 M21} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N SPIM1:SS1_N GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO TRACE:CLK GPIO GPIO NONE NONE TRACE:D0 TRACE:D1 TRACE:D2 TRACE:D3} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing IO FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 100 USB0_Mode default FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode N/A FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 159 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing Unused S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode RGMII_with_MDIO S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing Unused PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable true CUSTOM_MPU_CLK 1020 L3_MAIN_FREE_CLK 200 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS066N3F40E2SG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 F2H_DELAY 3 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED true MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing IO NAND_Mode N/A H2F_LW_DELAY 3 quartus_ini_hps_ip_override_sdmmc_4bit false Quad_2_Save {} PERPLLGRP_EMACA_CNT 7 S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing Unused SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode N/A STM_Enable true" />
  <parameter name="device" value="10AS066N3F40E2SG" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_54e66ui.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps.pre.xml"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_54e66ui.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps.pre.xml"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-collections-3.2.1.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top_altera_arria10_hps_io_181_fk2aczy" as="border" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_arria10_interface_generator_140_54e66ui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq">
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_181_reppfiq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="qsys_top_altera_avalon_sc_fifo_181_hseo73i">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_sc_fifo_181/synth/qsys_top_altera_avalon_sc_fifo_181_hseo73i.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_avalon_sc_fifo_181/synth/qsys_top_altera_avalon_sc_fifo_181_hseo73i.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_181_sqn6eoa"
     as="num1_s1_agent_rsp_fifo,num1_s1_agent_rdata_fifo,num2_s1_agent_rsp_fifo,num2_s1_agent_rdata_fifo,result_s1_agent_rsp_fifo,result_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="qsys_top_altera_merlin_traffic_limiter_181_62jycta">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_62jycta.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/altera_merlin_traffic_limiter_181/synth/qsys_top_altera_merlin_traffic_limiter_181_62jycta.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_181_reppfiq"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="18.1"
   name="qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top/alt_hiconnect_sc_fifo_181/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/bhimsenp/intelFPGA_pro/18.1/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_181_62jycta"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"</message>
  </messages>
 </entity>
</deploy>
