#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  2 13:09:49 2019
# Process ID: 3640
# Current directory: C:/Users/Oliver/Documents/GitHub/Cronometro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4300 C:\Users\Oliver\Documents\GitHub\Cronometro\Cronometro.xpr
# Log file: C:/Users/Oliver/Documents/GitHub/Cronometro/vivado.log
# Journal file: C:/Users/Oliver/Documents/GitHub/Cronometro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 734.102 ; gain = 85.430
update_compile_order -fileset sources_1
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/top.vhd w ]
add_files C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd w ]
add_files C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd
update_compile_order -fileset sim_1
set_property top load_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top load_counter [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'load_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj load_counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot load_counter_tb_behav xil_defaultlib.load_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=6)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter [load_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter_tb
Built simulation snapshot load_counter_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/load_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  2 14:40:22 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "load_counter_tb_behav -key {Behavioral:sim_1:Functional:load_counter_tb} -tclbatch {load_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source load_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'load_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 826.574 ; gain = 30.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'load_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj load_counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity load_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot load_counter_tb_behav xil_defaultlib.load_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=6)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter [load_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter_tb
Built simulation snapshot load_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "load_counter_tb_behav -key {Behavioral:sim_1:Functional:load_counter_tb} -tclbatch {load_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source load_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'load_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 829.219 ; gain = 0.000
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_dec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behavioral of entity xil_defaultlib.deb_sync_top [deb_sync_top_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=6)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter [load_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_top [contador_top_default]
Compiling architecture behavioral of entity xil_defaultlib.alarma [alarma_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec [decoder_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.display_refresh [display_refresh_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  2 16:34:28 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 836.051 ; gain = 6.832
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 836.051 ; gain = 6.832
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 836.051 ; gain = 6.832
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {3s} -objects [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/counter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/alarma.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/deb_sync_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/contador_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/contador_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/display_refresh.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/clk_divider.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/load_counter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/load_counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/counter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/alarma.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/deb_sync_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/contador_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/contador_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/display_refresh.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/clk_divider.vhd:]
update_ip_catalog
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3s
run: Time (s): cpu = 00:03:14 ; elapsed = 00:03:39 . Memory (MB): peak = 928.137 ; gain = 3.250
xsim: Time (s): cpu = 00:03:18 ; elapsed = 00:03:41 . Memory (MB): peak = 928.137 ; gain = 3.387
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3s
launch_simulation: Time (s): cpu = 00:03:18 ; elapsed = 00:03:46 . Memory (MB): peak = 928.137 ; gain = 3.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behavioral of entity xil_defaultlib.deb_sync_top [deb_sync_top_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=6)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter [load_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_top [contador_top_default]
Compiling architecture behavioral of entity xil_defaultlib.alarma [alarma_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec [decoder_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.display_refresh [display_refresh_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 931.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3s
run: Time (s): cpu = 00:03:11 ; elapsed = 00:03:34 . Memory (MB): peak = 935.027 ; gain = 3.770
xsim: Time (s): cpu = 00:03:13 ; elapsed = 00:03:37 . Memory (MB): peak = 935.027 ; gain = 3.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3s
launch_simulation: Time (s): cpu = 00:03:14 ; elapsed = 00:03:48 . Memory (MB): peak = 935.027 ; gain = 3.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behavioral of entity xil_defaultlib.deb_sync_top [deb_sync_top_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=6)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.load_counter [load_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_top [contador_top_default]
Compiling architecture behavioral of entity xil_defaultlib.alarma [alarma_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec [decoder_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.display_refresh [display_refresh_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 935.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3s
run: Time (s): cpu = 00:03:08 ; elapsed = 00:03:30 . Memory (MB): peak = 941.332 ; gain = 4.836
xsim: Time (s): cpu = 00:03:08 ; elapsed = 00:03:32 . Memory (MB): peak = 941.332 ; gain = 5.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3s
launch_simulation: Time (s): cpu = 00:03:09 ; elapsed = 00:03:41 . Memory (MB): peak = 941.332 ; gain = 5.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  2 17:45:27 2019...
