#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Mar 16 22:56:32 2020
# Process ID: 5292
# Log file: C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/vivado.log
# Journal file: C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Superminiala\Documents\VLSI\Lab_1\A_2\A_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
reset_run impl_1
launch_runs impl_1
[Mon Mar 16 22:59:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/A_2.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot decoder_dec_behav_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/A_2.sim/sim_1/behav/decoder_dec_behav_tb.prj   xil_defaultlib.decoder_dec_behav_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot decoder_dec_behav_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/A_2.sim/sim_1/behav/decoder_dec_behav_tb.prj xil_defaultlib.decoder_dec_behav_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/A_2.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/A_2/A_2.srcs/sim_1/new/decoder_test_bench.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dec_behav of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture bench of entity xil_defaultlib.decoder_dec_behav_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot decoder_dec_behav_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "decoder_dec_behav_tb_behav -key {Behavioral:sim_1:Functional:decoder_dec_behav_tb} -tclbatch {decoder_dec_behav_tb.tcl} -log {decoder_dec_behav_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'decoder_dec_behav_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 913.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
run 5 ps
run 5 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.xpr
Scanning sources...
Finished scanning sources
reset_run impl_1
launch_runs impl_1
[Mon Mar 16 23:06:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 940.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 940.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 23:16:15 2020...
