{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700050535469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700050535475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 20:15:35 2023 " "Processing started: Wed Nov 15 20:15:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700050535475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050535475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050535475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700050536009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700050536009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Found entity 1: AG" {  } { { "AG.v" "" { Text "D:/digitallab4/AG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divb25khz.v 1 1 " "Found 1 design units, including 1 entities, in source file divb25khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divb25kHz " "Found entity 1: divb25kHz" {  } { { "divb25kHz.v" "" { Text "D:/digitallab4/divb25kHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file ledpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDpattern " "Found entity 1: LEDpattern" {  } { { "LEDpattern.v" "" { Text "D:/digitallab4/LEDpattern.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divnsel.v 1 1 " "Found 1 design units, including 1 entities, in source file divnsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivNSel " "Found entity 1: DivNSel" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDiv " "Found entity 1: fDiv" {  } { { "fDiv.v" "" { Text "D:/digitallab4/fDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "serial_out.v" "" { Text "D:/digitallab4/serial_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockDiagram " "Found entity 1: BlockDiagram" {  } { { "BlockDiagram.bdf" "" { Schematic "D:/digitallab4/BlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/digitallab4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DivNSel " "Elaborating entity \"DivNSel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700050545922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[1\] GND " "Pin \"DivN\[1\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[3\] GND " "Pin \"DivN\[3\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[8\] GND " "Pin \"DivN\[8\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[12\] VCC " "Pin \"DivN\[12\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[18\] VCC " "Pin \"DivN\[18\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[20\] VCC " "Pin \"DivN\[20\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[25\] GND " "Pin \"DivN\[25\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[27\] GND " "Pin \"DivN\[27\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[28\] GND " "Pin \"DivN\[28\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[29\] GND " "Pin \"DivN\[29\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[30\] GND " "Pin \"DivN\[30\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[31\] GND " "Pin \"DivN\[31\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700050546362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700050546456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700050546787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050546787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700050546826 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700050546826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700050546826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700050546826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 20:15:46 2023 " "Processing ended: Wed Nov 15 20:15:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050546839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700050548337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700050548337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 20:15:47 2023 " "Processing started: Wed Nov 15 20:15:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700050548337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700050548337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digitallab4 -c digitallab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digitallab4 -c digitallab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700050548337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700050548509 ""}
{ "Info" "0" "" "Project  = digitallab4" {  } {  } 0 0 "Project  = digitallab4" 0 0 "Fitter" 0 0 1700050548509 ""}
{ "Info" "0" "" "Revision = digitallab4" {  } {  } 0 0 "Revision = digitallab4" 0 0 "Fitter" 0 0 1700050548509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700050548680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700050548681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digitallab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digitallab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700050548687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700050548746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700050548746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700050549239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700050549253 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF10 IOPAD_X4_Y0_N51 " "Can't place multiple pins assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sel\[0\] Pin_AF10 IOPAD_X4_Y0_N51 " "Pin sel\[0\] is assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/digitallab4/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1700050549381 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sel\[1\] Pin_AF10 IOPAD_X4_Y0_N51 " "Pin sel\[1\] is assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/digitallab4/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1700050549381 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1700050549381 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700050549381 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700050549420 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1700050549420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 20:15:49 2023 " "Processing ended: Wed Nov 15 20:15:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700050549537 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700050550171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700050535469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700050535475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 20:15:35 2023 " "Processing started: Wed Nov 15 20:15:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700050535475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050535475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050535475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700050536009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700050536009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Found entity 1: AG" {  } { { "AG.v" "" { Text "D:/digitallab4/AG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divb25khz.v 1 1 " "Found 1 design units, including 1 entities, in source file divb25khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divb25kHz " "Found entity 1: divb25kHz" {  } { { "divb25kHz.v" "" { Text "D:/digitallab4/divb25kHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file ledpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDpattern " "Found entity 1: LEDpattern" {  } { { "LEDpattern.v" "" { Text "D:/digitallab4/LEDpattern.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divnsel.v 1 1 " "Found 1 design units, including 1 entities, in source file divnsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivNSel " "Found entity 1: DivNSel" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDiv " "Found entity 1: fDiv" {  } { { "fDiv.v" "" { Text "D:/digitallab4/fDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "serial_out.v" "" { Text "D:/digitallab4/serial_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockDiagram " "Found entity 1: BlockDiagram" {  } { { "BlockDiagram.bdf" "" { Schematic "D:/digitallab4/BlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/digitallab4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050545874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050545874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DivNSel " "Elaborating entity \"DivNSel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700050545922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[1\] GND " "Pin \"DivN\[1\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[3\] GND " "Pin \"DivN\[3\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[8\] GND " "Pin \"DivN\[8\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[12\] VCC " "Pin \"DivN\[12\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[18\] VCC " "Pin \"DivN\[18\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[20\] VCC " "Pin \"DivN\[20\]\" is stuck at VCC" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[25\] GND " "Pin \"DivN\[25\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[27\] GND " "Pin \"DivN\[27\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[28\] GND " "Pin \"DivN\[28\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[29\] GND " "Pin \"DivN\[29\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[30\] GND " "Pin \"DivN\[30\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DivN\[31\] GND " "Pin \"DivN\[31\]\" is stuck at GND" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700050546362 "|DivNSel|DivN[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700050546362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700050546456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700050546787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050546787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700050546826 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700050546826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700050546826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700050546826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 20:15:46 2023 " "Processing ended: Wed Nov 15 20:15:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700050546839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050546839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700050548680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700050548681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digitallab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digitallab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700050548687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700050548746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700050548746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700050549239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700050549253 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF10 IOPAD_X4_Y0_N51 " "Can't place multiple pins assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sel\[0\] Pin_AF10 IOPAD_X4_Y0_N51 " "Pin sel\[0\] is assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/digitallab4/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1700050549381 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sel\[1\] Pin_AF10 IOPAD_X4_Y0_N51 " "Pin sel\[1\] is assigned to pin location Pin_AF10 (IOPAD_X4_Y0_N51)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/digitallab4/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1700050549381 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1700050549381 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700050549381 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700050549420 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1700050549420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 20:15:49 2023 " "Processing ended: Wed Nov 15 20:15:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700050549537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700050549537 ""}
