<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>MWU HAL &mdash; nrfx  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nordic.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nrfx.css" type="text/css" /> 
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
<script
  type="text/javascript"
  src="../../_static/js/ncs.js"
></script>
<script src="../../_static/js/bootstrap.bundle.min.js"></script>

    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="NFCT" href="../nfct/index.html" />
    <link rel="prev" title="MWU" href="index.html" />
<link
  href="../../_static/css/bootstrap.min.css"
  rel="stylesheet"
/>
<link
  rel="shortcut icon"
  href="../../_static/images/favicon.ico"
/>

</head>

<body class="wy-body-for-nav">

<div class="announcement">
</div>
<div class="d-print-none ncs-header">
  <div class="container-xl ncs-header-top">
    <div class="row h-100">
      <div class="d-none d-md-block col-2">
        <div class="bg-white py-4 px-3 ml-2 ncs-header-logo">
          <img
            class="ncs-header-logo"
            src="../../_static/images/nordic-logo.png"
            alt=""
          />
        </div>
      </div>
      <div
        class="col-8 col-md-7 pl-md-4 d-flex align-self-center justify-content-center"
      >
        <form class="w-75" action="../../search.html" method="get">
          <div class="form-group">
            <input
              type="text"
              name="q"
              class="ncs-search-input form-control"
              placeholder="Search all docs..."
            />
          </div>
        </form>
      </div>
    </div>
  </div>
</div>

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

<a href="../../index.html">
  nrfx
</a>
  <div class="version">
    3.5
  </div>
<div id="searchbox" role="search">
  <div class="searchformwrapper">
    <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
  </div>
</div>
<script>$('#searchbox').show(0);</script>


        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../drv_supp_matrix.html">Driver support overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Drivers</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../aar/index.html">AAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acl/index.html">ACL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../adc/index.html">ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bellboard/index.html">BELLBOARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bprot/index.html">BPROT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cache/index.html">CACHE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ccm/index.html">CCM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock/index.html">CLOCK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../comp/index.html">COMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cracen/index.html">CRACEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ctrlap/index.html">CTRL-AP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dcnf/index.html">DCNF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dppi/index.html">DPPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ecb/index.html">ECB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../egu/index.html">EGU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../exmif/index.html">EXMIF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpu/index.html">FPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpiote/index.html">GPIOTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../grtc/index.html">GRTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2s/index.html">I2S</a></li>
<li class="toctree-l3"><a class="reference internal" href="../icr/index.html">ICR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipc/index.html">IPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipct/index.html">IPCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kmu/index.html">KMU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lpcomp/index.html">LPCOMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lrc/index.html">LRC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memconf/index.html">MEMCONF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpc/index.html">MPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpu/index.html">MPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mutex/index.html">MUTEX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mvdma/index.html">MVDMA</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">MWU</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">MWU HAL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../nfct/index.html">NFCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmc/index.html">NVMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pdm/index.html">PDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../power/index.html">POWER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppi/index.html">PPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppib/index.html">PPIB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm/index.html">PWM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qdec/index.html">QDEC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qspi/index.html">QSPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../radio/index.html">RADIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramc/index.html">RAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../resetinfo/index.html">RESETINFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rng/index.html">RNG</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rramc/index.html">RRAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc/index.html">RTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../saadc/index.html">SAADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi/index.html">SPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spim/index.html">SPIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spis/index.html">SPIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spu/index.html">SPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stm/index.html">STM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../systick/index.html">SYSTICK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tampc/index.html">TAMPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tbm/index.html">TBM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tdm/index.html">TDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../temp/index.html">TEMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../timer/index.html">TIMER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twi/index.html">TWI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twim/index.html">TWIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twis/index.html">TWIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uart/index.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uarte/index.html">UARTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbd/index.html">USBD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbhs/index.html">USBHS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vmc/index.html">VMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vpr/index.html">VPR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wdt/index.html">WDT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../nrfx_api/index.html">nrfx API</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">nrfx</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../api_reference.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="../index.html">Drivers</a></li>
          <li class="breadcrumb-item"><a href="index.html">MWU</a></li>
      <li class="breadcrumb-item active">MWU HAL</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/drivers/mwu/hal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mwu-hal">
<h1>MWU HAL<a class="headerlink" href="#mwu-hal" title="Permalink to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__nrf__mwu__hal"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">nrf_mwu_hal</span></span></dt>
<dd><p>Hardware access layer for managing the Memory Watch Unit (MWU) peripheral. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t">
<span class="target" id="group__nrf__mwu__hal_1ga47b44b6c11bba74705dbe6a3dc2fb5ed"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_event_t</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>MWU events. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION0_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda0e5e4e741cee5c902ae9f4af28f19a62"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION0_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION0_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to region 0 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION0_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda59bd6049fdc4fed797d2ccc12a852358"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION0_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION0_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to region 0 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION1_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda3e03c8d74b4e2db1fd0419816a1a954f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION1_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION1_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to region 1 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION1_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5edaa32db639e7f455b2e9d361e6e1037d39"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION1_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION1_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to region 1 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION2_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda444cdd49141606ff197f872435c0e622"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION2_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION2_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to region 2 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION2_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda4bb0dfc1a7ef83c6431e1168b51fc606"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION2_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION2_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to region 2 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION3_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5edade4311d6d05028789859283b0f834b05"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION3_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION3_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to region 3 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION3_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda6d36d9b30941de8983c13f94878decd1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_REGION3_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_REGION3_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to region 3 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION0_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda961eb180b123f8362d246fb7806e2503"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_PREGION0_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION0_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to peripheral region 0 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION0_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5edafbbd48efbfba9a54b1ea04e01d75a378"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_PREGION0_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION0_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to peripheral region 0 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION1_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5eda9cde0abfad3a0d9f6748f5b459134d8d"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_PREGION1_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION1_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write access to peripheral region 1 detected. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION1_READ">
<span class="target" id="group__nrf__mwu__hal_1gga47b44b6c11bba74705dbe6a3dc2fb5edace2daa7894692580f20a2ff3474abdb7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_EVENT_PREGION1_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_event_t.NRF_MWU_EVENT_PREGION1_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read access to peripheral region 1 detected. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t">
<span class="target" id="group__nrf__mwu__hal_1ga6510b484b7ba549a579e6e8d6f59885c"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_int_mask_t</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>MWU interrupt masks. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION0_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca4ef3f1301fe67c45163abf0c14117dfe"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION0_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION0_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[0].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION0_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca6ab4e927dbfd3d7d0860eb54d7a72de0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION0_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION0_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[0].RA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION1_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca1039f95184c89d2247e77f26df17c9c9"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION1_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION1_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[1].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION1_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885cae83ddf17319268d8a3bf232d3c7afddd"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION1_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION1_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[1].RA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION2_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca8c7a08730539aff0f4ac89604bd34d7a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION2_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION2_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[2].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION2_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885cad2b9cbca2a96645ebba6225b5f8f2a24"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION2_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION2_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[2].RA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION3_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca3d65ccfcd1c97376b2442f675113535b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION3_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION3_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[3].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION3_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca48640cb15c2fc1faa105c673defaa05d"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_REGION3_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_REGION3_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on REGION[3].RA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION0_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885caf413d7cfc876f8a5e9f4a50d2a613696"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_PREGION0_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION0_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PREGION[0].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION0_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885ca4bebb394b28a17f8c5df2a3a98ccc5d4"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_PREGION0_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION0_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PREGION[0].RA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION1_WRITE_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885caf1f8b19cd282378840f334a27d79bcc6"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_PREGION1_WRITE_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION1_WRITE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PREGION[1].WA event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION1_READ_MASK">
<span class="target" id="group__nrf__mwu__hal_1gga6510b484b7ba549a579e6e8d6f59885caaa07155a848e2e7fc048854c402d2896"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_INT_PREGION1_READ_MASK</span></span></span><a class="headerlink" href="#c.nrf_mwu_int_mask_t.NRF_MWU_INT_PREGION1_READ_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PREGION[1].RA event. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t">
<span class="target" id="group__nrf__mwu__hal_1ga3ef13bc3357e467aa3d637ebb1163eff"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_region_watch_t</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>MWU region watch masks. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION0_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa8f7d43836325909249f992b91fafb0bb"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION0_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION0_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 0 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION0_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa50927b4a81897f899a7216f74db61cd1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION0_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION0_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 0 read access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION1_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa5f3538857ba305be022ef4139f89b495"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION1_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION1_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 1 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION1_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa50e302e09bbc25d5a1078ee8ed2aa8fd"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION1_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION1_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 1 read access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION2_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effaf5b025de12dc188b84fcce377f4052b5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION2_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION2_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 2 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION2_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa74d8337c232131188867cd4caa9470ac"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION2_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION2_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 2 read access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION3_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa112fcbbaef380fe2af338ca06a306d63"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION3_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION3_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 3 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION3_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa4682a2cec9e5c16d79333e5ab9d16fd1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_REGION3_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_REGION3_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Region 3 read access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION0_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effacc47806c9badca92dad3e81d7083e89e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_PREGION0_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION0_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral region 0 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION0_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa1e46d4f8f2e69fc01b8406ec8b71cab0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_PREGION0_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION0_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral region 0 read access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION1_WRITE">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa5a7201e2cff49a7306cf8bf934f8a873"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_PREGION1_WRITE</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION1_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral region 1 write access watch mask. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION1_READ">
<span class="target" id="group__nrf__mwu__hal_1gga3ef13bc3357e467aa3d637ebb1163effa41822c063366a82c0bd1b727e7744172"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_MWU_WATCH_PREGION1_READ</span></span></span><a class="headerlink" href="#c.nrf_mwu_region_watch_t.NRF_MWU_WATCH_PREGION1_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral region 1 read access watch mask. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_event_check">
<span class="target" id="group__nrf__mwu__hal_1gad2aff60e58f84a9aa0653496bbcd8505"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_event_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_mwu_event_t" title="nrf_mwu_event_t"><span class="n"><span class="pre">nrf_mwu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_event_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for retrieving the state of the MWU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The event has been generated. </p></li>
<li><p><strong>false</strong> – The event has not been generated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_event_clear">
<span class="target" id="group__nrf__mwu__hal_1gaa6a632034a44d2ad3dbe6cef1c0cd364"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_event_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_mwu_event_t" title="nrf_mwu_event_t"><span class="n"><span class="pre">nrf_mwu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_event_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing a specific MWU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_event_address_get">
<span class="target" id="group__nrf__mwu__hal_1ga489dddcce4a3e38d672ba2b9af9924f1"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_event_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_mwu_event_t" title="nrf_mwu_event_t"><span class="n"><span class="pre">nrf_mwu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_event_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of a specific MWU event register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Requested event.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the specified event register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_int_enable">
<span class="target" id="group__nrf__mwu__hal_1gae1976d4d9cee04fcdb094c4bb99c1b06"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_int_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_int_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be enabled. Use <a class="reference internal" href="#group__nrf__mwu__hal_1ga6510b484b7ba549a579e6e8d6f59885c"><span class="std std-ref">nrf_mwu_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_int_enable_check">
<span class="target" id="group__nrf__mwu__hal_1ga63b2c98f28196c77c6deb863851de28e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_int_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_int_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the specified interrupts are enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be checked. Use <a class="reference internal" href="#group__nrf__mwu__hal_1ga6510b484b7ba549a579e6e8d6f59885c"><span class="std std-ref">nrf_mwu_int_mask_t</span></a> values for bit masking.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask of enabled interrupts. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_int_disable">
<span class="target" id="group__nrf__mwu__hal_1ga4791501dae2891aa9a015c05bd889e79"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_int_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_int_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be disabled. Use <a class="reference internal" href="#group__nrf__mwu__hal_1ga6510b484b7ba549a579e6e8d6f59885c"><span class="std std-ref">nrf_mwu_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_nmi_enable">
<span class="target" id="group__nrf__mwu__hal_1gaa74bc12c49194463dc2de242cf172bd1"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_nmi_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_nmi_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling specified non-maskable interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be enabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_nmi_enable_check">
<span class="target" id="group__nrf__mwu__hal_1ga6fb89107ab17f307f71f3f4d52f7df7c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_nmi_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_nmi_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the specified non-maskable interrupts are enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask of enabled interrupts. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_nmi_disable">
<span class="target" id="group__nrf__mwu__hal_1ga697fe2025a8d20b365d7c68cd17ab7a6"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_nmi_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_nmi_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling specified non-maskable interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be disabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_user_region_range_set">
<span class="target" id="group__nrf__mwu__hal_1ga37745bc047c1e777909478b9727b5ad6"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_user_region_range_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">region_idx</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">start_addr</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">end_addr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_user_region_range_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting address range of the specified user region. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region_idx</strong> – <strong>[in]</strong> Region number to configure. </p></li>
<li><p><strong>start_addr</strong> – <strong>[in]</strong> Memory address defining the beginning of the region. </p></li>
<li><p><strong>end_addr</strong> – <strong>[in]</strong> Memory address defining the end of the region. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_enable">
<span class="target" id="group__nrf__mwu__hal_1ga416c45ca26704fac75886294a9fcba2c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_region_watch_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">reg_watch_mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_region_watch_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling memory access watch mechanism. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>reg_watch_mask</strong> – <strong>[in]</strong> Mask that defines regions and access types to watch. Compose this mask from <a class="reference internal" href="#group__nrf__mwu__hal_1ga3ef13bc3357e467aa3d637ebb1163eff"><span class="std std-ref">nrf_mwu_region_watch_t</span></a> values. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_disable">
<span class="target" id="group__nrf__mwu__hal_1gab22fa019a61a53ce83946839c3e6a13b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_region_watch_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">reg_watch_mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_region_watch_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling memory access watch mechanism. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>reg_watch_mask</strong> – <strong>[in]</strong> Mask that defines regions and access types to stop watching. Compose this mask from <a class="reference internal" href="#group__nrf__mwu__hal_1ga3ef13bc3357e467aa3d637ebb1163eff"><span class="std std-ref">nrf_mwu_region_watch_t</span></a> values. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_region_watch_get">
<span class="target" id="group__nrf__mwu__hal_1ga7b7255abc5aba39a83d58dcd7337ba0e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_region_watch_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_region_watch_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting memory access watch configuration mask. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask that defines regions and access types being watched. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_subregions_configure">
<span class="target" id="group__nrf__mwu__hal_1ga24b1b3296949acf5884fa075a6f5d6cd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_subregions_configure</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">per_reg_idx</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">subregion_mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_subregions_configure" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring peripheral subregions for watching. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>per_reg_idx</strong> – <strong>[in]</strong> Peripheral region containing specified subregions. </p></li>
<li><p><strong>subregion_mask</strong> – <strong>[in]</strong> Mask that defines subregions to include into the specified peripheral region. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_subregions_write_accesses_get">
<span class="target" id="group__nrf__mwu__hal_1ga45626d7b774d743668227a721f436aaf"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_subregions_write_accesses_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">per_reg_idx</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_subregions_write_accesses_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the mask of the write access flags of peripheral subregions. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>per_reg_idx</strong> – <strong>[in]</strong> Peripheral region containing subregions to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask specifying subregions that were write accessed. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_subregions_write_accesses_clear">
<span class="target" id="group__nrf__mwu__hal_1ga0d23ad2079e7bee845b531a0fd6de49c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_subregions_write_accesses_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">per_reg_idx</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">subregion_mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_subregions_write_accesses_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing write access flags of peripheral subregions. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>per_reg_idx</strong> – <strong>[in]</strong> Peripheral region containing subregion accesses to clear. </p></li>
<li><p><strong>subregion_mask</strong> – <strong>[in]</strong> Mask that defines subregion write accesses to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_subregions_read_accesses_get">
<span class="target" id="group__nrf__mwu__hal_1ga68a34cbbbea15269cb405d2f4312cb63"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_subregions_read_accesses_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">per_reg_idx</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_subregions_read_accesses_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the mask of the read access flags of peripheral subregions. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>per_reg_idx</strong> – <strong>[in]</strong> Peripheral region containing subregions to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask specifying subregions that were read accessed. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_mwu_subregions_read_accesses_clear">
<span class="target" id="group__nrf__mwu__hal_1ga9013094fb0489c6b26d9f2dc8f240a58"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_mwu_subregions_read_accesses_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_MWU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">per_reg_idx</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">subregion_mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_mwu_subregions_read_accesses_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing read access flags of peripheral subregions. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>per_reg_idx</strong> – <strong>[in]</strong> Peripheral region containing subregion accesses to clear. </p></li>
<li><p><strong>subregion_mask</strong> – <strong>[in]</strong> Mask that defines subregion read accesses to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</div>
</dd></dl>

</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../nfct/index.html" class="btn btn-neutral float-right" title="NFCT" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="index.html" class="btn btn-neutral" title="MWU" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">

<table>
<tr>
<td>
    <p>
        &copy; Copyright 2021, Nordic Semiconductor ASA.
      Last updated on May 10, 2024.

    </p>
</td>
<td id="nordiclogo">
  <a href="https://www.nordicsemi.com/"><img src="../../_static/images/nordic-logo.png" border="0"/></a>
</td>
</tr>
</table>
  </div> 


</footer>

<div id="scroll-container">
  <button type="button" id="scroll-btn" class="btn">
    <svg xmlns="http://www.w3.org/2000/svg" height="24" viewBox="0 0 24 24" width="24"><path d="M0 0h24v24H0z" fill="none"/><path d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z" fill="#fff"/></svg>
  </button>
</div>

<script>
  const scrollBtn = document.querySelector("#scroll-btn");

  document.addEventListener("scroll", () => {
    if (window.scrollY > 400) {
          scrollBtn.style.visibility = "visible";
      } else {
          scrollBtn.style.visibility = "hidden";
      }
  });

  scrollBtn.addEventListener("click", () => {
      window.scrollTo({ top: 0, behavior: "smooth" });
  });
</script>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>