;******************************************************************************
;*
;* The confidential and proprietary information contained in this file may
;* only be used by a person authorised under and to the extent permitted
;* by a subsisting licensing agreement from ARM Limited.
;*
;*                 (C) COPYRIGHT 2007-2008 ARM Limited.
;*                       ALL RIGHTS RESERVED
;*
;* This entire notice must be reproduced on all copies of this file
;* and copies of this file may only be made by a person if such person is
;* permitted to do so under the terms of a subsisting license agreement
;* from ARM Limited.
;*
;*               Dormant handling code 
;*              ======================
;*
;*      Origin: cortexr4_generic
;*      SVN Information
;*      Checked In          : $Date: 2008-03-11 14:56:14 +0000 (Tue, 11 Mar 2008) $
;*      Revision            : $Revision: 25009 $
;*      Release Information :
;*
;*
;******************************************************************************
                PRESERVE8
; Important. Don't forget to include:
	GET	driver\sys_drv\dormant\src\cortexr4_dorm_macros_rvct.hs

                AREA    |RO-CODE|, CODE, READONLY
                ARM

;*******************************************************************************
;*      Configuration and constants
;*******************************************************************************

  IMPORT dormant_tcm_storage
  IMPORT dormant_mode_storage
  IMPORT dormant_reset_frc
  IMPORT dormant_standby_frc
  IMPORT dormant_abort_frc
  IMPORT dormant_reset_count
  IMPORT dormant_abort_count

  IMPORT dormant_status_reg
  IMPORT dormant_power_ack_mask
  IMPORT dormant_frc_val
  IMPORT dormant_mode_stack

  IMPORT disableVirtualMapping
  IMPORT enableVirtualMapping
  IMPORT disablePrefetchBuffer
  IMPORT enablePrefetchBuffer
  IMPORT dormant_mode_abort_reset

;*******************************************************************************
;*      Dormant mode reset handler
;*******************************************************************************
;void arm_dormant_reset_handler(void) 
    EXPORT arm_dormant_reset_handler

   IF  (:LNOT: :DEF: __NUCLEUS_VERSION_2__)
      GBLL         __NUCLEUS_VERSION_2__
__NUCLEUS_VERSION_2__   SETL    {FALSE}
   ENDIF

arm_dormant_reset_handler    
; infinite loop for debug
;   B   arm_dormant_reset_handler
; get current FRC value
   LDR r0, dormant_hw_frc_val
   LDR r1, dormant_sw_reset_frc
   LDR r0, [r0]
   LDR r0, [r0]
   STR r0, [r1]

; record reset times
   LDR r0, dormant_reset_round
   LDR r1, [r0]
   ADD r1, #0x1
   STR r1, [r0]

; switch to dormant mode stack
   LDR r0, dormant_stack_point
   LDR r0, [r0]
   MOV sp, r0
   
; check whether dormant mode is triggered
   LDR r0,dormant_hw_status
   LDR r1,dormant_hw_ack
   LDR r0,[r0]
   LDR r0,[r0]
   LDR r1,[r1]
   ANDS r0,r0,r1
   BEQ arm_halt_loop
   BL  leave_dormant_mode

; unexpected reset
arm_halt_loop
   B arm_halt_loop

dormant_hw_status      
                    DCD     dormant_status_reg
dormant_hw_ack      
                    DCD     dormant_power_ack_mask
dormant_hw_frc_val     
                    DCD     dormant_frc_val
dormant_sw_reset_frc   
                    DCD     dormant_reset_frc
dormant_sw_standby_frc   
                    DCD     dormant_standby_frc
dormant_sw_abort_frc
                    DCD     dormant_abort_frc
dormant_stack_point   
                    DCD     dormant_mode_stack
dormant_reset_round
                    DCD     dormant_reset_count
dormant_abort_round
                    DCD     dormant_abort_count
dormant_interrupt_func
                    DCD     dormant_mode_abort_reset
;------------------------------------------------------------------------------
;     Cortex-R4 dormant mode entry
;     ; 
;     The dormant mode DormantSupport() function uses a block of 
;     memory with base address DORMANT_BASE. 
;  
; 
; Assumptions:
; =========== 
;     A Cortex-R4 (ARMv7-R compliant) system
;
;     DORMANT_BASE memory is configured as non-cacheable 
;
;     The primary code support for dormant save/restore is consistent with a 
;     function call from supervisor mode:
;     - DORMANT_BASE passed as an argument in r0
;     - function entered by a BL instruction
;     - function return uses BX lr
;     - execution starts in Supervisor mode 
;
;
;     Instructions are 'clean' and can be read from cache or main memory 
;     Execution of the save context code will not generate an abort
;     There is no saving of debug context
;
; Cortex-R4 and debug through powerdown
; ; PLEASE NOTE: Cortex-R4 does _not_ support the ARMv7 OS lock mechanism
;              (DBGOSLSR, DBGPRSR and DBGOSSRR).
;              In addition, the cpu and debug share a single power domain. 
; To maintain a debug connection through the execution of dormant mode save 
; and restore code, power must be maintained to the resources accessed by
; the debugger. 
;
; The ARM debug architecture supports the following mechanisms for this:
; (a) PRCR.DBGNOPWRDWN - part of the core. When asserted, a system power 
;                        controller must not remove power from the 
;                        associated core.
; (b) CDBGPWRUPREQ/ACK - signals in the Debug Access Port (DAP).
;     The signals are global to the debug control domain. The signals
;     are used by a debugger to ensure debug specific resources are
;     powered up and available to it. 
; (c) CSYSPWRUPREQ/ACK - signals in the Debug Access Port (DAP).
;     The signals are redundant in a single power domain. They are used
;     in a split power domain for a debugger to communicate with more 
;     than debug specific resources in a system.
;
;
; System level assumptions:
; ;     WFI wakeup events not required for dormant exit are inhibited at 
;     the system level where necessary.
;
;     External AXI activity to the TCMs is suppressed.
;
;     Handshake of power controller, STANDBYWFI, the PL310 IDLE signal
;     and debug (PRCR.DBGNOPWRDWN and CDBGPWRUPREQ/ACK) external to the core.

;*******************************************************************************
;*      Enter dormant mode
;*******************************************************************************

;void enter_dormant_mode(void) 

                EXPORT  enter_dormant_mode

enter_dormant_mode

	PUSH {r0, r1}

	LDR r0,dormant_backup                ; TCM region to keep other register content for lower latency
	LDR r1,dormant_tcm_backup            ; non-cached EMI region to keep information
                                             ; needed before TCM has been configured.

	DORMANT_SAVE

	LDR r0, dormant_hw_frc_val
	LDR r1, dormant_sw_standby_frc
	LDR r0, [r0]
	LDR r0, [r0]
	STR r0, [r1]

; switch to dormant mode stack
	LDR r0, dormant_stack_point
	LDR r0, [r0]
	MOV sp, r0

	BLX disablePrefetchBuffer

	DSB

	BLX disableVirtualMapping

	DSB
	ISB

	WFI

	; dormant mode debug loop for pause abort
;dbg_loop
;	B dbg_loop
; record reset times
	LDR r0, dormant_abort_round
	LDR r1, [r0]
	ADD r1, #0x1
	STR r1, [r0]

	; MCU MTCMOS mode is not triggered due to pause abort
	LDR r0, dormant_hw_frc_val
	LDR r1, dormant_sw_abort_frc
	LDR r0, [r0]
	LDR r0, [r0]
	STR r0, [r1]

	DSB
	BLX enableVirtualMapping
	BLX enablePrefetchBuffer

	; add a log for pause abort event, i.e. MCU did not enter MTCMOS mode
	LDR     r1,dormant_interrupt_func
	BLX     r1

	; restore register content before DORMAN_SAVE
	LDR r12,dormant_backup          ; TCM region to keep other register content for lower latency

	ADD     r0,r12,#(DM_BLOCK+4*13)
	LDM     r0,{r1-r4}              ; recover CPSR,SPSR & exclusive
	CMP     r4,#0
	LDREXEQ r4,[r3]
	MSR     CPSR_fsxc,r1            ; restore the CPSR
	MSR     SPSR_fsxc,r2            ; restore the SPSR
	ADD     r0,r12,#DM_BLOCK
	LDM     r0,{r2-r14}             ; restore ARM registers (but r0, r1 and PC)

	IF __NUCLEUS_VERSION_2__
	CPS	#MODE_SYS               ; switch back to System mode
	ENDIF
	POP {r0, r1}
	; return to caller
	BX lr

;*******************************************************************************
;*      Leave dormant mode
;*******************************************************************************

;void leave_dormant_mode(void) 

                EXPORT  leave_dormant_mode

leave_dormant_mode

	LDR r0,dormant_backup       ; TCM region to keep other register content for lower latency

	LDR r1,dormant_tcm_backup   ; non-cachedable EMI region to keep information 
                                    ; needed before TCM has been configured.

	DORMANT_RESTORE
	POP {r0, r1}
	BX r14

;*******************************************************************************
;*      backup and restore routine test mode
;*******************************************************************************

;void dormant_backup_test(void)

               EXPORT dormant_backup_test

dormant_backup_test
	BL    enter_dormant_mode
	BL    leave_dormant_mode

; Data pool
dormant_backup      
                    DCD     dormant_mode_storage
dormant_tcm_backup  
                    DCD     dormant_tcm_storage

;*******************************************************************************
;*      End of code
;*******************************************************************************

		END
