

================================================================
== Vitis HLS Report for 'Row_Wise_Synch'
================================================================
* Date:           Thu Oct 13 07:49:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        5|   204293|  25.000 ns|  1.021 ms|    5|  204293|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3  |        0|   204288|  10 ~ 266|          -|          -|  0 ~ 768|        no|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pnx = alloca i32 1"   --->   Operation 12 'alloca' 'pnx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pny = alloca i32 1"   --->   Operation 13 'alloca' 'pny' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 16 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c28, i32 %layer1_reg_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 18 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c23, i32 %ctrl2_reg_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 20 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c18, i32 %ctrl1_reg_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Row_Buffer = alloca i64 1" [src/main.cpp:315]   --->   Operation 22 'alloca' 'Row_Buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2560> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_168 = trunc i32 %layer1_reg_read"   --->   Operation 23 'trunc' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_169 = trunc i32 %ctrl2_reg_read"   --->   Operation 24 'trunc' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 16, i32 23"   --->   Operation 25 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_170 = trunc i32 %ctrl1_reg_read"   --->   Operation 26 'trunc' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln319 = store i32 0, i32 %indvar_flatten34" [src/main.cpp:319]   --->   Operation 28 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln319 = store i16 0, i16 %indvar_flatten16" [src/main.cpp:319]   --->   Operation 29 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln319 = store i8 0, i8 %pny" [src/main.cpp:319]   --->   Operation 30 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln319 = store i8 0, i8 %pnx" [src/main.cpp:319]   --->   Operation 31 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cast11 = zext i8 %empty_169"   --->   Operation 32 'zext' 'cast11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.17ns)   --->   "%bound13 = mul i16 %cast11, i16 %cast11"   --->   Operation 33 'mul' 'bound13' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cast19 = zext i16 %empty_168"   --->   Operation 34 'zext' 'cast19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cast20 = zext i16 %bound13"   --->   Operation 35 'zext' 'cast20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 36 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%tmp_cast = zext i8 %y"   --->   Operation 37 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "%empty_171 = icmp_ugt  i8 %y, i8 %empty_170"   --->   Operation 38 'icmp' 'empty_171' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%smax2 = select i1 %empty_171, i8 %y, i8 %empty_170"   --->   Operation 39 'select' 'smax2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%zext_ln319 = zext i8 %smax2" [src/main.cpp:319]   --->   Operation 40 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns) (out node of the LUT)   --->   "%sub_ln319 = sub i9 %zext_ln319, i9 %tmp_cast" [src/main.cpp:319]   --->   Operation 41 'sub' 'sub_ln319' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 42 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.96>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%cast3_cast = sext i9 %sub_ln319" [src/main.cpp:319]   --->   Operation 43 'sext' 'cast3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%cast3_cast_cast = zext i32 %cast3_cast" [src/main.cpp:319]   --->   Operation 44 'zext' 'cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cast4 = zext i8 %empty_170"   --->   Operation 45 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.96ns)   --->   "%bound5 = mul i40 %cast3_cast_cast, i40 %cast4" [src/main.cpp:319]   --->   Operation 46 'mul' 'bound5' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 47 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.96>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Row_Buffer_str, i32 1, void @p_str, void @p_str, i32 2560, i32 2560, i32 %Row_Buffer, i32 %Row_Buffer"   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Row_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_169"   --->   Operation 58 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 59 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%cast = zext i8 %y"   --->   Operation 60 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %empty_170"   --->   Operation 61 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1"   --->   Operation 62 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (2.96ns)   --->   "%bound5 = mul i40 %cast3_cast_cast, i40 %cast4" [src/main.cpp:319]   --->   Operation 63 'mul' 'bound5' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 64 'mul' 'bound21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.85ns)   --->   "%cmp_i_i_mid130 = icmp_eq  i9 %sub_i_i, i9 0"   --->   Operation 65 'icmp' 'cmp_i_i_mid130' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %empty_169, i8 0"   --->   Operation 66 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln319 = br void" [src/main.cpp:319]   --->   Operation 67 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%pny_3 = load i8 %pny"   --->   Operation 68 'load' 'pny_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i32 %indvar_flatten34"   --->   Operation 69 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.85ns)   --->   "%cmp = icmp_eq  i8 %pny_3, i8 0"   --->   Operation 70 'icmp' 'cmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%pny_cast = zext i8 %pny_3"   --->   Operation 71 'zext' 'pny_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.85ns)   --->   "%cmp_i_i = icmp_eq  i9 %pny_cast, i9 %sub_i_i"   --->   Operation 72 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.11ns)   --->   "%icmp_ln1057_6 = icmp_eq  i32 %indvar_flatten34_load, i32 %bound21"   --->   Operation 73 'icmp' 'icmp_ln1057_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.20ns)   --->   "%add_ln1057_1 = add i32 %indvar_flatten34_load, i32 1"   --->   Operation 74 'add' 'add_ln1057_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_6, void %._crit_edge137.loopexit, void %._crit_edge146.loopexit"   --->   Operation 75 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%pnx_load = load i8 %pnx" [src/main.cpp:325]   --->   Operation 76 'load' 'pnx_load' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i16 %indvar_flatten16"   --->   Operation 77 'load' 'indvar_flatten16_load' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.86ns)   --->   "%icmp_ln1057_7 = icmp_eq  i16 %indvar_flatten16_load, i16 %bound13"   --->   Operation 78 'icmp' 'icmp_ln1057_7' <Predicate = (!icmp_ln1057_6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.44ns)   --->   "%select_ln317 = select i1 %icmp_ln1057_7, i8 0, i8 %pny_3" [src/main.cpp:317]   --->   Operation 79 'select' 'select_ln317' <Predicate = (!icmp_ln1057_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.85ns)   --->   "%icmp_ln1057_8 = icmp_eq  i8 %pnx_load, i8 %empty_169"   --->   Operation 80 'icmp' 'icmp_ln1057_8' <Predicate = (!icmp_ln1057_6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.26ns)   --->   "%select_ln317_2 = select i1 %icmp_ln1057_7, i1 %icmp_ln1057, i1 %icmp_ln1057_8" [src/main.cpp:317]   --->   Operation 81 'select' 'select_ln317_2' <Predicate = (!icmp_ln1057_6)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.90ns)   --->   "%pny_5 = add i8 %select_ln317, i8 1" [src/main.cpp:322]   --->   Operation 82 'add' 'pny_5' <Predicate = (!icmp_ln1057_6)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_172 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_172' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.90ns)   --->   "%add_ln325 = add i8 %pnx_load, i8 1" [src/main.cpp:325]   --->   Operation 84 'add' 'add_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node pnx_3)   --->   "%or_ln325 = or i1 %select_ln317_2, i1 %icmp_ln1057_7" [src/main.cpp:325]   --->   Operation 85 'or' 'or_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%pnx_3 = select i1 %or_ln325, i8 1, i8 %add_ln325" [src/main.cpp:325]   --->   Operation 86 'select' 'pnx_3' <Predicate = (!icmp_ln1057_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten16_load, i16 1"   --->   Operation 87 'add' 'add_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.42ns)   --->   "%select_ln1057_3 = select i1 %icmp_ln1057_7, i16 1, i16 %add_ln1057"   --->   Operation 88 'select' 'select_ln1057_3' <Predicate = (!icmp_ln1057_6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln1057 = store i32 %add_ln1057_1, i32 %indvar_flatten34"   --->   Operation 89 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %select_ln1057_3, i16 %indvar_flatten16"   --->   Operation 90 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln325 = store i8 %pnx_3, i8 %pnx" [src/main.cpp:325]   --->   Operation 91 'store' 'store_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln359 = ret" [src/main.cpp:359]   --->   Operation 92 'ret' 'ret_ln359' <Predicate = (icmp_ln1057_6)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%or_ln317 = or i1 %icmp_ln1057_7, i1 %cmp" [src/main.cpp:317]   --->   Operation 93 'or' 'or_ln317' <Predicate = (!select_ln317_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_4)   --->   "%select_ln317_1 = select i1 %icmp_ln1057_7, i1 %cmp_i_i_mid130, i1 %cmp_i_i" [src/main.cpp:317]   --->   Operation 94 'select' 'select_ln317_1' <Predicate = (!select_ln317_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%cmp_mid1 = icmp_eq  i8 %pny_5, i8 0" [src/main.cpp:322]   --->   Operation 95 'icmp' 'cmp_mid1' <Predicate = (select_ln317_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln317_3 = select i1 %select_ln317_2, i1 %cmp_mid1, i1 %or_ln317" [src/main.cpp:317]   --->   Operation 96 'select' 'select_ln317_3' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%pny_cast_mid1 = zext i8 %pny_5" [src/main.cpp:322]   --->   Operation 97 'zext' 'pny_cast_mid1' <Predicate = (select_ln317_2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.85ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i9 %pny_cast_mid1, i9 %sub_i_i" [src/main.cpp:322]   --->   Operation 98 'icmp' 'cmp_i_i_mid1' <Predicate = (select_ln317_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln317_4 = select i1 %select_ln317_2, i1 %cmp_i_i_mid1, i1 %select_ln317_1" [src/main.cpp:317]   --->   Operation 99 'select' 'select_ln317_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.44ns)   --->   "%select_ln1057 = select i1 %select_ln317_2, i8 %pny_5, i8 %select_ln317"   --->   Operation 100 'select' 'select_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [2/2] (1.35ns)   --->   "%call_ln317 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, i16 %bound, i32 %c_row_op_st, i1 %select_ln317_3, i32 %Row_Buffer" [src/main.cpp:317]   --->   Operation 101 'call' 'call_ln317' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057, i8 %pny"   --->   Operation 102 'store' 'store_ln1057' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln317 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, i16 %bound, i32 %c_row_op_st, i1 %select_ln317_3, i32 %Row_Buffer" [src/main.cpp:317]   --->   Operation 103 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_173 = wait i32 @_ssdm_op_Wait"   --->   Operation 104 'wait' 'empty_173' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.48>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%empty_174 = wait i32 @_ssdm_op_Wait"   --->   Operation 105 'wait' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (0.48ns)   --->   "%call_ln319 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, i8 %y, i40 %bound5, i8 %tmp_s, i8 %empty_170, i1 %select_ln317_4, i32 %c_fft_row_op_st, i32 %c_row_op_st, i32 %Row_Buffer" [src/main.cpp:319]   --->   Operation 106 'call' 'call_ln319' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 768, i64 64"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/main.cpp:317]   --->   Operation 110 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln319 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, i8 %y, i40 %bound5, i8 %tmp_s, i8 %empty_170, i1 %select_ln317_4, i32 %c_fft_row_op_st, i32 %c_row_op_st, i32 %Row_Buffer" [src/main.cpp:319]   --->   Operation 111 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 3ns
The critical path consists of the following:
	fifo read operation ('layer1_reg_read') on port 'layer1_reg' [14]  (1.5 ns)
	fifo write operation ('write_ln0') on port 'layer1_reg_c28' [16]  (1.5 ns)

 <State 2>: 2.87ns
The critical path consists of the following:
	'mul' operation ('bound13') [50]  (2.17 ns)
	'mul' operation of DSP[53] ('bound21') [53]  (0.698 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'icmp' operation ('empty_171') [41]  (0.856 ns)
	'select' operation ('smax2') [42]  (0 ns)
	'sub' operation ('sub_ln319', src/main.cpp:319) [44]  (0.907 ns)

 <State 4>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound5', src/main.cpp:319) [48]  (2.96 ns)

 <State 5>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound5', src/main.cpp:319) [48]  (2.96 ns)

 <State 6>: 2.22ns
The critical path consists of the following:
	'load' operation ('indvar_flatten16_load') on local variable 'indvar_flatten16' [72]  (0 ns)
	'icmp' operation ('icmp_ln1057_7') [75]  (0.866 ns)
	'select' operation ('select_ln317', src/main.cpp:317) [76]  (0.445 ns)
	'add' operation ('pny_5', src/main.cpp:322) [81]  (0.907 ns)

 <State 7>: 2.54ns
The critical path consists of the following:
	'icmp' operation ('cmp_mid1', src/main.cpp:322) [83]  (0.856 ns)
	'select' operation ('select_ln317_3', src/main.cpp:317) [84]  (0.331 ns)
	'call' operation ('call_ln317', src/main.cpp:317) to 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5' [91]  (1.35 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln319', src/main.cpp:319) to 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7' [94]  (0.489 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
