BD_CELL

Description: 
A block design cell, or bd_cell object, is an instance of an IP integrator IP 
core object, or is a hierarchical block design cell. A leaf-cell is a core from 
the IP catalog. A hierarchical cell is a module or block that contains one or 
more additional levels of logic, including leaf-cells. 

The TYPE property of the bd_cell object identifies the block design cell as 
either a lead-cell coming from the IP catalog (TYPE == IP), or as a hierarchical 
module containing additional logic (TYPE == HIER). 

Related Objects: 
Block design cells (bd_cell) are found in a block design, or diagram object. 
The cells include block design pins (bd_pin) and interface pins (bd_intf_pin), 
and can hierarchically contain block design ports (bd_port) and interface ports 
(bd_intf_port). They are connected by nets (bd_net) and interface nets (bd_intf_net). 
Memory related block design cells can also contain address spaces (bd_addr_space), 
and address segments (bd_addr_seg). You can query the block design cells that are 
associated with any of these objects, for example:

	get_bd_cells -of_objects [get_bd_addr_spaces]

You can also query the objects associated with block design cells:

	get_bd_addr_spaces -of_objects [get_bd_cells]

You can also query the block design cells that are hierarchically objects of another 
block design cell:

	get_bd_cells -of_objects [get_bd_cells microblaze_0_axi_periph]

Properties:
The specific properties on a block design cell object can be numerous and varied, 
depending on the type of IP core the object represents. The following table lists 
some of the properties assigned to a bd_cell object in the Vivado Design Suite, 
with example values:

Property                        Type    Read-only  Visible  Value
CLASS                           string  true       true     bd_cell
CONFIG.C_BRK                    string  false      true     0
CONFIG.C_DATA_SIZE              string  false      true     32
CONFIG.C_DBG_MEM_ACCESS         string  false      true     0
CONFIG.C_DBG_REG_ACCESS         string  false      true     0
CONFIG.C_INTERCONNECT           string  false      true     2
CONFIG.C_JTAG_CHAIN             string  false      true     2
CONFIG.C_MB_DBG_PORTS           string  false      true     1
CONFIG.C_M_AXI_ADDR_WIDTH       string  false      true     32
CONFIG.C_M_AXI_DATA_WIDTH       string  false      true     32
CONFIG.C_M_AXI_THREAD_ID_WIDTH  string  false      true     1
CONFIG.C_S_AXI_ACLK_FREQ_HZ     string  false      true     100000000
CONFIG.C_S_AXI_ADDR_WIDTH       string  false      true     32
CONFIG.C_S_AXI_DATA_WIDTH       string  false      true     32
CONFIG.C_TRIG_IN_PORTS          string  false      true     1
CONFIG.C_TRIG_OUT_PORTS         string  false      true     1
CONFIG.C_USE_BSCAN              string  false      true     0
CONFIG.C_USE_CONFIG_RESET       string  false      true     0
CONFIG.C_USE_CROSS_TRIGGER      string  false      true     0
CONFIG.C_USE_UART               string  false      true     1
CONFIG.C_XMTC                   string  false      true     0
CONFIG.Component_Name           string  false      true     design_1_mdm_0_0
LOCATION                        string  false      true     4 1524 450
NAME                            string  false      true     mdm_0
PATH                            string  true       true     /mdm_0
SCREENSIZE                      string  false      true     220 100
TYPE                            string  true       true     ip
VLNV                            string  true       true     xilinx.com:ip:mdm:3.1

To report the properties for a block design cell object, you can copy and paste the 
following command into the Vivado Design Suite Tcl shell or Tcl console:

	report_property -all [lindex [get_bd_cells] 0]
