Flow report for shiftreg
Sat Jun 26 15:43:39 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; Flow Summary                                                      ;
+-------------------------+-----------------------------------------+
; Flow Status             ; Successful - Sat Jun 26 15:43:39 2021   ;
; Quartus II Version      ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name           ; shiftreg                                ;
; Top-level Entity Name   ; shiftreg                                ;
; Family                  ; FLEX10KE                                ;
; Met timing requirements ; Yes                                     ;
; Total logic elements    ; 4 / 1,728 ( < 1 % )                     ;
; Total pins              ; 10 / 102 ( 10 % )                       ;
; Total memory bits       ; 0 / 24,576 ( 0 % )                      ;
; Total PLLs              ; 0                                       ;
; Device                  ; EPF10K30ETC144-1                        ;
; Timing Models           ; Final                                   ;
+-------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/26/2021 15:43:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; shiftreg            ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                          ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; Assignment Name                    ; Value                           ; Default Value ; Entity Name ; Section Id           ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID              ; 216273109197386.162470060911152 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL    ; Custom                          ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_design_synthesis ;
; EDA_NETLIST_WRITER_OUTPUT_DIR      ; timing/custom                   ; --            ; --          ; eda_timing_analysis  ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                         ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                         ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                ; Custom Verilog HDL              ; <None>        ; --          ; --                   ;
; EDA_TIME_SCALE                     ; 1 ps                            ; --            ; --          ; eda_simulation       ;
; EDA_TIMING_ANALYSIS_TOOL           ; Custom Verilog HDL              ; <None>        ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                             ; --            ; --          ; eda_blast_fpga       ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:00     ; 1.0                     ; 215 MB              ; 00:00:01                           ;
; Fitter                  ; 00:00:02     ; 1.0                     ; 221 MB              ; 00:00:01                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 206 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 176 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:00     ; 1.0                     ; 156 MB              ; 00:00:00                           ;
; Total                   ; 00:00:03     ; --                      ; --                  ; 00:00:03                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; DESKTOP-21F709J  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; DESKTOP-21F709J  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; DESKTOP-21F709J  ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; DESKTOP-21F709J  ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; DESKTOP-21F709J  ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg
quartus_fit --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg
quartus_asm --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg
quartus_tan --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg
quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg



