Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  3 20:06:57 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_7series_gtp_0_timing_summary_routed.rpt -rpx example_ibert_7series_gtp_0_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert_7series_gtp_0
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                17842        0.060        0.000                      0                17842        0.746        0.000                       0                 10711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
D_CLK        {0.000 2.500}        5.000           200.000         
  clkfbout   {0.000 2.500}        5.000           200.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
J_CLK        {0.000 15.000}       30.000          33.333          
Q1_RXCLK0    {0.000 1.600}        3.200           312.500         
Q1_RXCLK1    {0.000 1.600}        3.200           312.500         
Q1_RXCLK2    {0.000 1.600}        3.200           312.500         
Q1_RXCLK3    {0.000 1.600}        3.200           312.500         
Q1_TX0       {0.000 1.600}        3.200           312.500         
gtrefclk0_1  {0.000 4.000}        8.000           125.000         
gtrefclk1_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                           1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.751        0.000                       0                     2  
  dclk_mmcm         2.606        0.000                      0                12575        0.060        0.000                      0                12575        3.870        0.000                       0                  7648  
J_CLK              24.128        0.000                      0                  547        0.083        0.000                      0                  547       13.870        0.000                       0                   278  
Q1_RXCLK0           0.594        0.000                      0                  664        0.118        0.000                      0                  664        0.746        0.000                       0                   460  
Q1_RXCLK1           0.419        0.000                      0                  664        0.120        0.000                      0                  664        0.746        0.000                       0                   460  
Q1_RXCLK2           0.631        0.000                      0                  664        0.117        0.000                      0                  664        0.746        0.000                       0                   460  
Q1_RXCLK3           0.769        0.000                      0                  664        0.121        0.000                      0                  664        0.746        0.000                       0                   460  
Q1_TX0              0.606        0.000                      0                 1816        0.115        0.000                      0                 1816        0.776        0.000                       0                   938  
gtrefclk0_1                                                                                                                                                     6.462        0.000                       0                     2  
gtrefclk1_1                                                                                                                                                     6.462        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   25.662        0.000                      0                  102        0.330        0.000                      0                  102  
**async_default**  Q1_RXCLK0          Q1_RXCLK0                1.843        0.000                      0                    8        0.443        0.000                      0                    8  
**async_default**  Q1_RXCLK1          Q1_RXCLK1                1.574        0.000                      0                    8        0.558        0.000                      0                    8  
**async_default**  Q1_RXCLK2          Q1_RXCLK2                1.889        0.000                      0                    8        0.408        0.000                      0                    8  
**async_default**  Q1_RXCLK3          Q1_RXCLK3                1.610        0.000                      0                    8        0.448        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.401        0.000                      0                  114        0.350        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLKP_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.758ns (10.640%)  route 6.366ns (89.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.645    12.176    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X20Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.418    14.767    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X20Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[19]/C
                         clock pessimism              0.249    15.016    
                         clock uncertainty           -0.066    14.950    
    SLICE_X20Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.782    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.824ns (11.637%)  route 6.257ns (88.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.510     5.034    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X56Y182        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDRE (Prop_fdre_C_Q)         0.433     5.467 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=107, routed)         2.907     8.374    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X26Y193        LUT2 (Prop_lut2_I0_O)        0.124     8.498 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__52/O
                         net (fo=3, routed)           1.349     9.848    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__52_n_91
    SLICE_X50Y193        LUT6 (Prop_lut6_I4_O)        0.267    10.115 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__96/O
                         net (fo=16, routed)          2.000    12.115    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X72Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.450    14.799    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X72Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.249    15.048    
                         clock uncertainty           -0.066    14.982    
    SLICE_X72Y194        FDRE (Setup_fdre_C_CE)      -0.168    14.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.824ns (11.637%)  route 6.257ns (88.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.510     5.034    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X56Y182        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDRE (Prop_fdre_C_Q)         0.433     5.467 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=107, routed)         2.907     8.374    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X26Y193        LUT2 (Prop_lut2_I0_O)        0.124     8.498 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__52/O
                         net (fo=3, routed)           1.349     9.848    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__52_n_91
    SLICE_X50Y193        LUT6 (Prop_lut6_I4_O)        0.267    10.115 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__96/O
                         net (fo=16, routed)          2.000    12.115    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X72Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.450    14.799    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X72Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.249    15.048    
                         clock uncertainty           -0.066    14.982    
    SLICE_X72Y194        FDRE (Setup_fdre_C_CE)      -0.168    14.814    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[12]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X25Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[17]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X25Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[1]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X25Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X25Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[22]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X25Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[28]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X24Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[30]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X24Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[30]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.758ns (10.825%)  route 6.244ns (89.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.528     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X45Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.379     5.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=29, routed)          3.058     8.489    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X74Y143        LUT2 (Prop_lut2_I0_O)        0.115     8.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0/O
                         net (fo=5, routed)           0.663     9.267    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]_i_4__0_n_91
    SLICE_X67Y146        LUT6 (Prop_lut6_I5_O)        0.264     9.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/counter_o[47]_i_1/O
                         net (fo=144, routed)         2.523    12.054    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/link_ssel_reg
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.417    14.766    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/SL_IPORT_O[1]
    SLICE_X24Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[36]/C
                         clock pessimism              0.249    15.015    
                         clock uncertainty           -0.066    14.949    
    SLICE_X24Y151        FDRE (Setup_fdre_C_CE)      -0.168    14.781    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/timer_sample_i_reg[36]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.260%)  route 0.216ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.560     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X52Y144        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.128     2.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[1]/Q
                         net (fo=1, routed)           0.216     2.288    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[1]
    SLICE_X49Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.831     2.338    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X49Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[1]/C
                         clock pessimism             -0.127     2.211    
    SLICE_X49Y142        FDRE (Hold_fdre_C_D)         0.017     2.228    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.800%)  route 0.229ns (55.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.643     2.028    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X48Y192        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDRE (Prop_fdre_C_Q)         0.141     2.169 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/Q
                         net (fo=1, routed)           0.229     2.398    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[10]
    SLICE_X52Y189        LUT5 (Prop_lut5_I2_O)        0.045     2.443 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.443    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[10]
    SLICE_X52Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.914     2.420    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X52Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                         clock pessimism             -0.131     2.290    
    SLICE_X52Y189        FDRE (Hold_fdre_C_D)         0.091     2.381    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.003%)  route 0.255ns (54.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X46Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_fdre_C_Q)         0.164     2.188 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/Q
                         net (fo=1, routed)           0.255     2.443    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[14]
    SLICE_X54Y168        LUT5 (Prop_lut5_I2_O)        0.045     2.488 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.488    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[14]
    SLICE_X54Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.907     2.413    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X54Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                         clock pessimism             -0.131     2.283    
    SLICE_X54Y168        FDRE (Hold_fdre_C_D)         0.120     2.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.174%)  route 0.296ns (69.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.630     2.015    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_DCLK_I
    SLICE_X52Y176        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y176        FDRE (Prop_fdre_C_Q)         0.128     2.143 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.296     2.439    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X38Y175        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.906     2.412    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y175        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.131     2.282    
    SLICE_X38Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.352    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.191%)  route 0.296ns (69.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.629     2.014    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_DCLK_I
    SLICE_X53Y175        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y175        FDRE (Prop_fdre_C_Q)         0.128     2.142 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.296     2.438    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y175        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.906     2.412    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y175        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.131     2.282    
    SLICE_X38Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     2.349    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.227ns (51.057%)  route 0.218ns (48.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.636     2.021    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X51Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y168        FDRE (Prop_fdre_C_Q)         0.128     2.149 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[6]/Q
                         net (fo=1, routed)           0.218     2.366    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg_n_91_[6]
    SLICE_X53Y168        LUT5 (Prop_lut5_I0_O)        0.099     2.465 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.465    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[6]
    SLICE_X53Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.907     2.413    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X53Y168        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                         clock pessimism             -0.131     2.283    
    SLICE_X53Y168        FDRE (Hold_fdre_C_D)         0.092     2.375    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/s_den_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.793%)  route 0.203ns (45.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.637     2.022    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X50Y167        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/s_den_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y167        FDRE (Prop_fdre_C_Q)         0.148     2.170 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/s_den_dly_reg[0]/Q
                         net (fo=2, routed)           0.203     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/s_den_dly_reg_n_91_[0]
    SLICE_X55Y167        LUT4 (Prop_lut4_I3_O)        0.098     2.471 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_i_1__0/O
                         net (fo=1, routed)           0.000     2.471    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_i_1__0_n_91
    SLICE_X55Y167        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.908     2.414    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X55Y167        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_reg/C
                         clock pessimism             -0.131     2.284    
    SLICE_X55Y167        FDRE (Hold_fdre_C_D)         0.092     2.376    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/mgt_drp_range_den_reg
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.752%)  route 0.251ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.560     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X52Y144        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.128     2.072 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[11]/Q
                         net (fo=1, routed)           0.251     2.324    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[11]
    SLICE_X49Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.831     2.338    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X49Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[11]/C
                         clock pessimism             -0.127     2.211    
    SLICE_X49Y142        FDRE (Hold_fdre_C_D)         0.013     2.224    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.566%)  route 0.173ns (57.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.647     2.032    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X43Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150        FDRE (Prop_fdre_C_Q)         0.128     2.160 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/Q
                         net (fo=1, routed)           0.173     2.333    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[6]
    SLICE_X43Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.834     2.341    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X43Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
                         clock pessimism             -0.127     2.214    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.017     2.231    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (37.998%)  route 0.303ns (62.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.643     2.028    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X51Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.141     2.169 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/Q
                         net (fo=1, routed)           0.303     2.472    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg_n_91_[1]
    SLICE_X56Y154        LUT5 (Prop_lut5_I0_O)        0.045     2.517 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.517    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/p_0_in[1]
    SLICE_X56Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.917     2.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X56Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
                         clock pessimism             -0.131     2.293    
    SLICE_X56Y154        FDRE (Hold_fdre_C_D)         0.121     2.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0       u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y176       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y176       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y174       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y175       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         5.000       3.870      SLICE_X38Y175       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       24.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.128ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.009ns (17.319%)  route 4.817ns (82.681%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 34.787 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.696    10.474    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X44Y173        LUT6 (Prop_lut6_I5_O)        0.105    10.579 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.633    11.211    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_91
    SLICE_X43Y173        LUT6 (Prop_lut6_I0_O)        0.105    11.316 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000    11.316    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X43Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.684    34.787    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CONTROL_IN_I[0]
    SLICE_X43Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.659    35.446    
                         clock uncertainty           -0.035    35.411    
    SLICE_X43Y173        FDCE (Setup_fdce_C_D)        0.033    35.444    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.444    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 24.128    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.558ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.799ns (16.204%)  route 4.132ns (83.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.643    10.421    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y171        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y171        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 24.558    

Slack (MET) :             24.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.799ns (16.621%)  route 4.008ns (83.380%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 34.790 - 30.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.728     5.490    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X28Y170        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_fdre_C_Q)         0.379     5.869 r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.543     6.413    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X29Y171        LUT2 (Prop_lut2_I0_O)        0.105     6.518 r  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.954     7.471    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X34Y172        LUT6 (Prop_lut6_I1_O)        0.105     7.576 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.312     8.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X41Y173        LUT2 (Prop_lut2_I0_O)        0.105     8.993 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.680     9.673    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X42Y173        LUT6 (Prop_lut6_I2_O)        0.105     9.778 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.520    10.298    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.687    34.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.659    35.449    
                         clock uncertainty           -0.035    35.414    
    SLICE_X46Y172        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.979    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         34.979    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 24.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.101%)  route 0.125ns (46.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.287     2.783    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y171        FDCE (Prop_fdce_C_Q)         0.141     2.924 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     3.049    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.323     3.315    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y171        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.495     2.819    
    SLICE_X46Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.966    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.287     2.783    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y172        FDCE (Prop_fdce_C_Q)         0.141     2.924 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     3.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.495     2.818    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.962    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.903%)  route 0.201ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X46Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDCE (Prop_fdce_C_Q)         0.164     2.945 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.201     3.147    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X46Y172        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.322     3.314    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y172        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.517     2.796    
    SLICE_X46Y172        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            2.666         30.000      27.334     BUFR_X0Y13     u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X34Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X28Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X28Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X42Y172  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X46Y171  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.800ns (31.274%)  route 1.758ns (68.726%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 4.476 - 3.200 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.731     1.464    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X79Y158        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y158        FDRE (Prop_fdre_C_Q)         0.348     1.812 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[6]/Q
                         net (fo=4, routed)           0.814     2.626    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[6]
    SLICE_X77Y159        LUT6 (Prop_lut6_I5_O)        0.242     2.868 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13/O
                         net (fo=1, routed)           0.515     3.382    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13_n_91
    SLICE_X77Y158        LUT6 (Prop_lut6_I3_O)        0.105     3.487 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.430     3.917    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5_n_91
    SLICE_X77Y157        LUT4 (Prop_lut4_I3_O)        0.105     4.022 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     4.022    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X77Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.688     4.476    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.145     4.621    
                         clock uncertainty           -0.035     4.586    
    SLICE_X77Y157        FDRE (Setup_fdre_C_D)        0.030     4.616    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.616    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.484ns (23.387%)  route 1.586ns (76.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 4.424 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.469     3.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636     4.424    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]/C
                         clock pessimism              0.145     4.569    
                         clock uncertainty           -0.035     4.534    
    SLICE_X57Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.366    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.484ns (23.387%)  route 1.586ns (76.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 4.424 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.469     3.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636     4.424    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]/C
                         clock pessimism              0.145     4.569    
                         clock uncertainty           -0.035     4.534    
    SLICE_X57Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                          4.366    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.484ns (23.387%)  route 1.586ns (76.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 4.424 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.469     3.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636     4.424    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/C
                         clock pessimism              0.145     4.569    
                         clock uncertainty           -0.035     4.534    
    SLICE_X57Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                          4.366    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.484ns (23.387%)  route 1.586ns (76.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 4.424 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.469     3.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.636     4.424    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X57Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.145     4.569    
                         clock uncertainty           -0.035     4.534    
    SLICE_X57Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          4.366    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.692ns (30.197%)  route 1.600ns (69.803%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.685     1.418    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/RXUSRCLK2_O[0]
    SLICE_X59Y157        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_fdre_C_Q)         0.348     1.766 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]/Q
                         net (fo=25, routed)          1.269     3.035    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[13]_0
    SLICE_X58Y155        LUT5 (Prop_lut5_I4_O)        0.239     3.274 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/DATA_O[13]_i_3/O
                         net (fo=1, routed)           0.330     3.605    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]_1
    SLICE_X58Y155        LUT5 (Prop_lut5_I4_O)        0.105     3.710 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_94
    SLICE_X58Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X58Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.163     4.591    
                         clock uncertainty           -0.035     4.556    
    SLICE_X58Y155        FDRE (Setup_fdre_C_D)        0.072     4.628    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.484ns (23.934%)  route 1.538ns (76.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 4.422 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.422     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.634     4.422    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
                         clock pessimism              0.145     4.567    
                         clock uncertainty           -0.035     4.532    
    SLICE_X55Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.484ns (23.934%)  route 1.538ns (76.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 4.422 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.422     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.634     4.422    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
                         clock pessimism              0.145     4.567    
                         clock uncertainty           -0.035     4.532    
    SLICE_X55Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.484ns (23.934%)  route 1.538ns (76.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 4.422 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.422     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.634     4.422    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                         clock pessimism              0.145     4.567    
                         clock uncertainty           -0.035     4.532    
    SLICE_X55Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.484ns (23.934%)  route 1.538ns (76.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 4.422 - 3.200 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.690     1.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X63Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.379     1.802 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.116     2.918    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][3]
    SLICE_X56Y160        LUT4 (Prop_lut4_I1_O)        0.105     3.023 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.422     3.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.634     4.422    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X55Y162        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/C
                         clock pessimism              0.145     4.567    
                         clock uncertainty           -0.035     4.532    
    SLICE_X55Y162        FDRE (Setup_fdre_C_CE)      -0.168     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  0.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.078     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.076     0.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.275     0.500    
    SLICE_X61Y153        FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y154        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X57Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X57Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X57Y154        FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.075     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.141     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X57Y151        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.500    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.071     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.730%)  route 0.073ns (28.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X59Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[19]/Q
                         net (fo=4, routed)           0.073     0.712    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_1_in5_in
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.045     0.757 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o[11]_i_1__2/O
                         net (fo=1, routed)           0.000     0.757    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/i_4
    SLICE_X58Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X58Y161        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[11]/C
                         clock pessimism             -0.262     0.511    
    SLICE_X58Y161        FDRE (Hold_fdre_C_D)         0.121     0.632    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.572%)  route 0.078ns (29.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X55Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/Q
                         net (fo=6, routed)           0.078     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_1_in
    SLICE_X54Y160        LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.760    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_13
    SLICE_X54Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.770    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X54Y160        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[2]/C
                         clock pessimism             -0.261     0.509    
    SLICE_X54Y160        FDRE (Hold_fdre_C_D)         0.120     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.297     0.523    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y156        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.141     0.664 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[9]/Q
                         net (fo=4, routed)           0.067     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[9]
    SLICE_X77Y156        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.524     0.798    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y156        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/C
                         clock pessimism             -0.275     0.523    
    SLICE_X77Y156        FDRE (Hold_fdre_C_D)         0.075     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.593%)  route 0.088ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.296     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y159        FDRE (Prop_fdre_C_Q)         0.141     0.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[2]/Q
                         net (fo=4, routed)           0.088     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[2]
    SLICE_X76Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.523     0.797    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y159        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]/C
                         clock pessimism             -0.262     0.535    
    SLICE_X76Y159        FDRE (Hold_fdre_C_D)         0.075     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y60         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y61         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         3.200       1.608      BUFHCE_X1Y37        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X77Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X77Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X79Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X79Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X62Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.797ns (28.532%)  route 1.996ns (71.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 4.466 - 3.200 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     1.453    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y170        FDRE (Prop_fdre_C_Q)         0.348     1.801 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[9]/Q
                         net (fo=4, routed)           0.862     2.663    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[9]
    SLICE_X77Y170        LUT6 (Prop_lut6_I4_O)        0.239     2.902 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_10__0/O
                         net (fo=1, routed)           0.674     3.577    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_10__0_n_91
    SLICE_X79Y170        LUT6 (Prop_lut6_I0_O)        0.105     3.682 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__0/O
                         net (fo=1, routed)           0.460     4.141    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__0_n_91
    SLICE_X76Y170        LUT4 (Prop_lut4_I3_O)        0.105     4.246 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__0/O
                         net (fo=1, routed)           0.000     4.246    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X76Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.678     4.466    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.163     4.629    
                         clock uncertainty           -0.035     4.594    
    SLICE_X76Y170        FDRE (Setup_fdre_C_D)        0.072     4.666    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.493ns (21.213%)  route 1.831ns (78.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.717     1.450    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X72Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y172        FDRE (Prop_fdre_C_Q)         0.379     1.829 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/Q
                         net (fo=4, routed)           1.079     2.908    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b[0]
    SLICE_X68Y175        LUT4 (Prop_lut4_I1_O)        0.114     3.022 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.752     3.774    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i0[1]
    SLICE_X60Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X60Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[1]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X60Y172        FDRE (Setup_fdre_C_D)       -0.181     4.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          4.345    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.692ns (26.886%)  route 1.882ns (73.114%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 4.462 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.635     3.872    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y176        LUT4 (Prop_lut4_I1_O)        0.105     3.977 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[11]_i_1__9/O
                         net (fo=1, routed)           0.000     3.977    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[11]_i_1__9_n_91
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     4.462    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]/C
                         clock pessimism              0.145     4.607    
                         clock uncertainty           -0.035     4.572    
    SLICE_X72Y176        FDRE (Setup_fdre_C_D)        0.030     4.602    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.602    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.692ns (26.860%)  route 1.884ns (73.140%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 4.462 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.638     3.874    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y176        LUT4 (Prop_lut4_I1_O)        0.105     3.979 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[1]_i_1__13/O
                         net (fo=1, routed)           0.000     3.979    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[1]_i_1__13_n_91
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     4.462    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]/C
                         clock pessimism              0.145     4.607    
                         clock uncertainty           -0.035     4.572    
    SLICE_X72Y176        FDRE (Setup_fdre_C_D)        0.033     4.605    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.605    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.692ns (26.905%)  route 1.880ns (73.095%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 4.462 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.633     3.870    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y176        LUT3 (Prop_lut3_I1_O)        0.105     3.975 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[17]_i_1__1/O
                         net (fo=1, routed)           0.000     3.975    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[17]_i_1__1_n_91
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     4.462    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]/C
                         clock pessimism              0.145     4.607    
                         clock uncertainty           -0.035     4.572    
    SLICE_X72Y176        FDRE (Setup_fdre_C_D)        0.032     4.604    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.692ns (26.909%)  route 1.880ns (73.091%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 4.462 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.633     3.870    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y176        LUT3 (Prop_lut3_I1_O)        0.105     3.975 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[18]_i_1__1/O
                         net (fo=1, routed)           0.000     3.975    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[18]_i_1__1_n_91
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     4.462    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]/C
                         clock pessimism              0.145     4.607    
                         clock uncertainty           -0.035     4.572    
    SLICE_X72Y176        FDRE (Setup_fdre_C_D)        0.032     4.604    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.692ns (27.125%)  route 1.859ns (72.875%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 4.464 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.612     3.849    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y177        LUT4 (Prop_lut4_I1_O)        0.105     3.954 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[6]_i_1__10/O
                         net (fo=1, routed)           0.000     3.954    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[6]_i_1__10_n_91
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676     4.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/C
                         clock pessimism              0.145     4.609    
                         clock uncertainty           -0.035     4.574    
    SLICE_X72Y177        FDRE (Setup_fdre_C_D)        0.032     4.606    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.606    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.692ns (27.205%)  route 1.852ns (72.795%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 4.464 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.605     3.842    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y177        LUT4 (Prop_lut4_I1_O)        0.105     3.947 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[4]_i_1__13/O
                         net (fo=1, routed)           0.000     3.947    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[4]_i_1__13_n_91
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676     4.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[4]/C
                         clock pessimism              0.145     4.609    
                         clock uncertainty           -0.035     4.574    
    SLICE_X72Y177        FDRE (Setup_fdre_C_D)        0.030     4.604    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.604    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.692ns (27.196%)  route 1.852ns (72.804%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 4.467 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.606     3.842    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y180        LUT3 (Prop_lut3_I1_O)        0.105     3.947 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[19]_i_1__1/O
                         net (fo=1, routed)           0.000     3.947    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[19]_i_1__1_n_91
    SLICE_X72Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.679     4.467    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y180        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                         clock pessimism              0.145     4.612    
                         clock uncertainty           -0.035     4.577    
    SLICE_X72Y180        FDRE (Setup_fdre_C_D)        0.030     4.607    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          4.607    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.692ns (27.243%)  route 1.848ns (72.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 4.464 - 3.200 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.670     1.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X61Y172        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.348     1.751 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.247     2.998    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][1]
    SLICE_X71Y179        LUT5 (Prop_lut5_I4_O)        0.239     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0/O
                         net (fo=23, routed)          0.601     3.838    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__0_n_91
    SLICE_X72Y177        LUT4 (Prop_lut4_I1_O)        0.105     3.943 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[8]_i_1__9/O
                         net (fo=1, routed)           0.000     3.943    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[8]_i_1__9_n_91
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.676     4.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/C
                         clock pessimism              0.145     4.609    
                         clock uncertainty           -0.035     4.574    
    SLICE_X72Y177        FDRE (Setup_fdre_C_D)        0.032     4.606    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          4.606    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  0.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.492     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.272     0.494    
    SLICE_X55Y165        FDRE (Hold_fdre_C_D)         0.076     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.492     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.272     0.494    
    SLICE_X55Y165        FDRE (Hold_fdre_C_D)         0.075     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.492     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.494    
    SLICE_X55Y165        FDRE (Hold_fdre_C_D)         0.071     0.565    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.424%)  route 0.086ns (31.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.285     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X75Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_fdre_C_Q)         0.141     0.652 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/Q
                         net (fo=4, routed)           0.086     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_1_in9_in
    SLICE_X74Y176        LUT2 (Prop_lut2_I1_O)        0.045     0.783 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o[4]_i_1__7/O
                         net (fo=1, routed)           0.000     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/i_11
    SLICE_X74Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.509     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X74Y176        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[4]/C
                         clock pessimism             -0.259     0.524    
    SLICE_X74Y176        FDRE (Hold_fdre_C_D)         0.121     0.645    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.167%)  route 0.099ns (34.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.263     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X67Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDRE (Prop_fdre_C_Q)         0.141     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[2]/Q
                         net (fo=8, routed)           0.099     0.729    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/p_0_in5_in
    SLICE_X66Y175        LUT2 (Prop_lut2_I1_O)        0.045     0.774 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/data_o[9]_i_1__3/O
                         net (fo=1, routed)           0.000     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/i_6
    SLICE_X66Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X66Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/data_o_reg[9]/C
                         clock pessimism             -0.260     0.502    
    SLICE_X66Y175        FDRE (Hold_fdre_C_D)         0.120     0.622    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.178%)  route 0.075ns (28.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.286     0.512    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y177        FDRE (Prop_fdre_C_Q)         0.141     0.653 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/Q
                         net (fo=3, routed)           0.075     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_0_in6_in
    SLICE_X73Y177        LUT3 (Prop_lut3_I2_O)        0.045     0.773 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_2__2/O
                         net (fo=1, routed)           0.000     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_2__2_n_91
    SLICE_X73Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.511     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X73Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[22]/C
                         clock pessimism             -0.260     0.525    
    SLICE_X73Y177        FDRE (Hold_fdre_C_D)         0.092     0.617    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDRE (Prop_fdre_C_Q)         0.164     0.654 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.490    
    SLICE_X54Y169        FDRE (Hold_fdre_C_D)         0.060     0.550    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.351%)  route 0.078ns (29.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.286     0.512    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X73Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDRE (Prop_fdre_C_Q)         0.141     0.653 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/Q
                         net (fo=4, routed)           0.078     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in11_in
    SLICE_X72Y177        LUT4 (Prop_lut4_I2_O)        0.045     0.776 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[8]_i_1__9/O
                         net (fo=1, routed)           0.000     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[8]_i_1__9_n_91
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.511     0.785    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X72Y177        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/C
                         clock pessimism             -0.260     0.525    
    SLICE_X72Y177        FDRE (Hold_fdre_C_D)         0.092     0.617    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.902%)  route 0.110ns (37.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.284     0.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X77Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y175        FDRE (Prop_fdre_C_Q)         0.141     0.651 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/Q
                         net (fo=4, routed)           0.110     0.761    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_1_in13_in
    SLICE_X76Y175        LUT4 (Prop_lut4_I2_O)        0.045     0.806 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[12]_i_1__10/O
                         net (fo=1, routed)           0.000     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[12]_i_1__10_n_91
    SLICE_X76Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.508     0.782    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X76Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
                         clock pessimism             -0.259     0.523    
    SLICE_X76Y175        FDRE (Hold_fdre_C_D)         0.120     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDRE (Prop_fdre_C_Q)         0.164     0.654 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X54Y169        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.272     0.490    
    SLICE_X54Y169        FDRE (Hold_fdre_C_D)         0.053     0.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y64         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y65         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         3.200       1.608      BUFHCE_X1Y38        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X80Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X81Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y171       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X76Y173       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.748ns (29.451%)  route 1.792ns (70.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 4.472 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.728     1.461    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X76Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDRE (Prop_fdre_C_Q)         0.433     1.894 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/Q
                         net (fo=4, routed)           0.895     2.789    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[11]
    SLICE_X76Y186        LUT6 (Prop_lut6_I1_O)        0.105     2.894 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12__1/O
                         net (fo=1, routed)           0.467     3.361    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12__1_n_91
    SLICE_X76Y187        LUT6 (Prop_lut6_I2_O)        0.105     3.466 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__1/O
                         net (fo=1, routed)           0.429     3.896    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__1_n_91
    SLICE_X77Y186        LUT4 (Prop_lut4_I3_O)        0.105     4.001 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__1/O
                         net (fo=1, routed)           0.000     4.001    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X77Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.684     4.472    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.165     4.637    
                         clock uncertainty           -0.035     4.602    
    SLICE_X77Y186        FDRE (Setup_fdre_C_D)        0.030     4.632    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.951ns (44.132%)  route 1.204ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.948     1.681    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     2.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXRESETDONE
                         net (fo=3, routed)           1.204     3.836    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X61Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.625     4.413    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXUSRCLK2_O[0]
    SLICE_X61Y175        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.145     4.558    
                         clock uncertainty           -0.035     4.523    
    SLICE_X61Y175        FDRE (Setup_fdre_C_D)       -0.047     4.476    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.589ns (24.492%)  route 1.816ns (75.508%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 4.429 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.379     1.791 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.444     3.235    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][2]
    SLICE_X67Y189        LUT5 (Prop_lut5_I1_O)        0.105     3.340 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/DATA_O[8]_i_3__1/O
                         net (fo=1, routed)           0.372     3.712    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[8]
    SLICE_X67Y189        LUT5 (Prop_lut5_I4_O)        0.105     3.817 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[8]_i_1__4/O
                         net (fo=1, routed)           0.000     3.817    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_99
    SLICE_X67Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.641     4.429    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X67Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[8]/C
                         clock pessimism              0.145     4.574    
                         clock uncertainty           -0.035     4.539    
    SLICE_X67Y189        FDRE (Setup_fdre_C_D)        0.032     4.571    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.590ns (24.681%)  route 1.800ns (75.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.426 - 3.200 ) 
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.687     1.420    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X68Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.348     1.768 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[0]/Q
                         net (fo=5, routed)           1.800     3.568    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/Q[0]
    SLICE_X64Y185        LUT6 (Prop_lut6_I0_O)        0.242     3.810 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7/O
                         net (fo=1, routed)           0.000     3.810    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7_n_91
    SLICE_X64Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.638     4.426    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X64Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/C
                         clock pessimism              0.145     4.571    
                         clock uncertainty           -0.035     4.536    
    SLICE_X64Y185        FDRE (Setup_fdre_C_D)        0.032     4.568    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.568    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.589ns (24.907%)  route 1.776ns (75.093%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 4.429 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.379     1.791 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.163     2.954    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/pat_id_r1_reg[3][2]
    SLICE_X62Y189        LUT5 (Prop_lut5_I3_O)        0.105     3.059 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1/O
                         net (fo=23, routed)          0.613     3.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1_n_91
    SLICE_X62Y189        LUT3 (Prop_lut3_I1_O)        0.105     3.777 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[19]_i_1__3/O
                         net (fo=1, routed)           0.000     3.777    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[19]_i_1__3_n_91
    SLICE_X62Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.641     4.429    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X62Y189        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]/C
                         clock pessimism              0.145     4.574    
                         clock uncertainty           -0.035     4.539    
    SLICE_X62Y189        FDRE (Setup_fdre_C_D)        0.076     4.615    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          4.615    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.692ns (29.978%)  route 1.616ns (70.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.430 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.348     1.760 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.112     2.872    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X64Y189        LUT5 (Prop_lut5_I4_O)        0.239     3.111 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1/O
                         net (fo=31, routed)          0.505     3.615    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1_n_91
    SLICE_X64Y190        LUT4 (Prop_lut4_I1_O)        0.105     3.720 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[6]_i_1__18/O
                         net (fo=1, routed)           0.000     3.720    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[6]_i_1__18_n_91
    SLICE_X64Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.642     4.430    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X64Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[6]/C
                         clock pessimism              0.145     4.575    
                         clock uncertainty           -0.035     4.540    
    SLICE_X64Y190        FDRE (Setup_fdre_C_D)        0.033     4.573    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.692ns (30.039%)  route 1.612ns (69.961%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.430 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.348     1.760 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.112     2.872    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X64Y189        LUT5 (Prop_lut5_I4_O)        0.239     3.111 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1/O
                         net (fo=31, routed)          0.500     3.611    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1_n_91
    SLICE_X64Y190        LUT4 (Prop_lut4_I1_O)        0.105     3.716 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__22/O
                         net (fo=1, routed)           0.000     3.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__22_n_91
    SLICE_X64Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.642     4.430    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X64Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/C
                         clock pessimism              0.145     4.575    
                         clock uncertainty           -0.035     4.540    
    SLICE_X64Y190        FDRE (Setup_fdre_C_D)        0.032     4.572    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.572    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.587ns (28.227%)  route 1.493ns (71.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.348     1.760 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.971     2.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X65Y191        LUT4 (Prop_lut4_I3_O)        0.239     2.970 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1/O
                         net (fo=31, routed)          0.522     3.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X65Y188        FDRE (Setup_fdre_C_CE)      -0.168     4.370    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.587ns (28.227%)  route 1.493ns (71.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.348     1.760 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.971     2.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X65Y191        LUT4 (Prop_lut4_I3_O)        0.239     2.970 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1/O
                         net (fo=31, routed)          0.522     3.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X65Y188        FDRE (Setup_fdre_C_CE)      -0.168     4.370    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.587ns (28.227%)  route 1.493ns (71.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.679     1.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.348     1.760 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.971     2.731    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X65Y191        LUT4 (Prop_lut4_I3_O)        0.239     2.970 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1/O
                         net (fo=31, routed)          0.522     3.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X65Y188        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X65Y188        FDRE (Setup_fdre_C_CE)      -0.168     4.370    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.370    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X61Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y187        FDRE (Prop_fdre_C_Q)         0.141     0.638 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[3]/Q
                         net (fo=2, routed)           0.065     0.703    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_4_in
    SLICE_X60Y187        LUT1 (Prop_lut1_I0_O)        0.045     0.748 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_7_out[4]
    SLICE_X60Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X60Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[4]/C
                         clock pessimism             -0.261     0.510    
    SLICE_X60Y187        FDRE (Hold_fdre_C_D)         0.121     0.631    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.141     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.489     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.272     0.491    
    SLICE_X55Y181        FDRE (Hold_fdre_C_D)         0.076     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.141     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.489     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.272     0.491    
    SLICE_X55Y181        FDRE (Hold_fdre_C_D)         0.075     0.566    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186        FDRE (Prop_fdre_C_Q)         0.141     0.635 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y186        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.494    
    SLICE_X55Y186        FDRE (Hold_fdre_C_D)         0.075     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.141     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.489     0.763    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.491    
    SLICE_X55Y181        FDRE (Hold_fdre_C_D)         0.071     0.562    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (56.988%)  route 0.106ns (43.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X61Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y187        FDRE (Prop_fdre_C_Q)         0.141     0.638 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[2]/Q
                         net (fo=2, routed)           0.106     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_5_in
    SLICE_X59Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X59Y187        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[13]/C
                         clock pessimism             -0.259     0.512    
    SLICE_X59Y187        FDRE (Hold_fdre_C_D)         0.075     0.587    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.311%)  route 0.151ns (51.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X59Y185        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y185        FDRE (Prop_fdre_C_Q)         0.141     0.637 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=14, routed)          0.151     0.788    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/en_i
    DSP48_X1Y74          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.576     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/RXUSRCLK2_O[0]
    DSP48_X1Y74          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
                         clock pessimism             -0.238     0.612    
    DSP48_X1Y74          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.270     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184        FDRE (Prop_fdre_C_Q)         0.164     0.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.715    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X58Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.495     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X58Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.273     0.496    
    SLICE_X58Y184        FDRE (Hold_fdre_C_D)         0.060     0.556    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.269     0.495    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X56Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184        FDRE (Prop_fdre_C_Q)         0.164     0.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X56Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.767    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X56Y184        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.495    
    SLICE_X56Y184        FDRE (Hold_fdre_C_D)         0.060     0.555    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/D
                            (rising edge-triggered cell FDPE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.737%)  route 0.110ns (37.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.266     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y181        FDCE (Prop_fdce_C_Q)         0.141     0.633 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/Q
                         net (fo=7, routed)           0.110     0.743    u_ibert_core/inst/QUAD[0].u_q/U_PATTERN_HANDLER/gen16.patchk16/p_4_in_25
    SLICE_X56Y181        LUT4 (Prop_lut4_I0_O)        0.045     0.788 r  u_ibert_core/inst/QUAD[0].u_q/link_down_i_1__1/O
                         net (fo=1, routed)           0.000     0.788    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]_2
    SLICE_X56Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.259     0.505    
    SLICE_X56Y181        FDPE (Hold_fdpe_C_D)         0.121     0.626    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y73         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y74         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         3.200       1.608      BUFHCE_X1Y39        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X78Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X76Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X76Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X76Y185       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y187       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y186       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.643ns (26.903%)  route 1.747ns (73.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.023     2.871    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/Q[0]
    SLICE_X61Y198        LUT6 (Prop_lut6_I4_O)        0.105     2.976 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/DATA_O[6]_i_2__6/O
                         net (fo=1, routed)           0.724     3.700    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/div8.data_o_reg[6]
    SLICE_X65Y198        LUT5 (Prop_lut5_I2_O)        0.105     3.805 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[6]_i_1__6/O
                         net (fo=1, routed)           0.000     3.805    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_101
    SLICE_X65Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X65Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X65Y198        FDRE (Setup_fdre_C_D)        0.033     4.574    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.694ns (29.910%)  route 1.626ns (70.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 4.476 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y199        FDRE (Prop_fdre_C_Q)         0.379     1.845 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[5]/Q
                         net (fo=4, routed)           0.808     2.653    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[5]
    SLICE_X76Y198        LUT6 (Prop_lut6_I1_O)        0.105     2.758 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13__2/O
                         net (fo=1, routed)           0.505     3.263    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_13__2_n_91
    SLICE_X77Y198        LUT6 (Prop_lut6_I3_O)        0.105     3.368 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__2/O
                         net (fo=1, routed)           0.313     3.681    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5__2_n_91
    SLICE_X77Y198        LUT4 (Prop_lut4_I3_O)        0.105     3.786 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1__2/O
                         net (fo=1, routed)           0.000     3.786    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X77Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.688     4.476    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.162     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X77Y198        FDRE (Setup_fdre_C_D)        0.030     4.633    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.633    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.538ns (25.135%)  route 1.602ns (74.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.970     2.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X63Y194        LUT4 (Prop_lut4_I3_O)        0.105     2.923 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.632     3.555    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X62Y198        FDRE (Setup_fdre_C_CE)      -0.136     4.405    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.538ns (25.135%)  route 1.602ns (74.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.970     2.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X63Y194        LUT4 (Prop_lut4_I3_O)        0.105     2.923 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.632     3.555    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X62Y198        FDRE (Setup_fdre_C_CE)      -0.136     4.405    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.538ns (25.135%)  route 1.602ns (74.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.970     2.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X63Y194        LUT4 (Prop_lut4_I3_O)        0.105     2.923 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.632     3.555    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X62Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X62Y198        FDRE (Setup_fdre_C_CE)      -0.136     4.405    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[28]
  -------------------------------------------------------------------
                         required time                          4.405    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.643ns (28.236%)  route 1.634ns (71.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.284     3.132    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X64Y195        LUT5 (Prop_lut5_I3_O)        0.105     3.237 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/DATA_O[9]_i_3__2/O
                         net (fo=1, routed)           0.350     3.587    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[9]
    SLICE_X64Y198        LUT5 (Prop_lut5_I4_O)        0.105     3.692 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[9]_i_1__6/O
                         net (fo=1, routed)           0.000     3.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_98
    SLICE_X64Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X64Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X64Y198        FDRE (Setup_fdre_C_D)        0.032     4.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.538ns (23.632%)  route 1.739ns (76.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.739     3.587    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/pat_id_r1_reg[3][3]
    SLICE_X65Y195        LUT5 (Prop_lut5_I1_O)        0.105     3.692 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[10]_i_1__6/O
                         net (fo=1, routed)           0.000     3.692    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_97
    SLICE_X65Y195        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X65Y195        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X65Y195        FDRE (Setup_fdre_C_D)        0.032     4.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.643ns (28.322%)  route 1.627ns (71.678%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          0.962     2.810    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][3]
    SLICE_X61Y197        LUT5 (Prop_lut5_I2_O)        0.105     2.915 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.666     3.580    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X64Y196        LUT4 (Prop_lut4_I1_O)        0.105     3.685 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__30/O
                         net (fo=1, routed)           0.000     3.685    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[1]_i_1__30_n_91
    SLICE_X64Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X64Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X64Y196        FDRE (Setup_fdre_C_D)        0.032     4.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.538ns (26.036%)  route 1.528ns (73.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.970     2.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X63Y194        LUT4 (Prop_lut4_I3_O)        0.105     2.923 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.558     3.481    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X64Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X64Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X64Y197        FDRE (Setup_fdre_C_CE)      -0.168     4.373    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.373    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.538ns (26.036%)  route 1.528ns (73.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.682     1.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X54Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.433     1.848 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          0.970     2.818    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/pat_id_r1_reg[3][0]
    SLICE_X63Y194        LUT4 (Prop_lut4_I3_O)        0.105     2.923 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2/O
                         net (fo=31, routed)          0.558     3.481    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91
    SLICE_X65Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X65Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X65Y197        FDRE (Setup_fdre_C_CE)      -0.168     4.373    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          4.373    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y195        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X55Y195        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X55Y195        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X55Y195        FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y194        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X53Y194        FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y198        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X53Y198        FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y194        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X53Y194        FDRE (Hold_fdre_C_D)         0.071     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y198        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X53Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X53Y198        FDRE (Hold_fdre_C_D)         0.071     0.570    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.732%)  route 0.085ns (31.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.275     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X59Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141     0.642 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/Q
                         net (fo=4, routed)           0.085     0.727    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in11_in
    SLICE_X58Y199        LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[2]_i_1__17/O
                         net (fo=1, routed)           0.000     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_13
    SLICE_X58Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.776    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X58Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]/C
                         clock pessimism             -0.262     0.514    
    SLICE_X58Y199        FDRE (Hold_fdre_C_D)         0.121     0.635    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.601%)  route 0.089ns (32.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X55Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y198        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[13]/Q
                         net (fo=5, routed)           0.089     0.729    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in0_in
    SLICE_X54Y198        LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o[0]_i_1__20/O
                         net (fo=1, routed)           0.000     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/i_15
    SLICE_X54Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X54Y198        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[0]/C
                         clock pessimism             -0.261     0.512    
    SLICE_X54Y198        FDRE (Hold_fdre_C_D)         0.120     0.632    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.205%)  route 0.079ns (35.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.298     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.141     0.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/Q
                         net (fo=4, routed)           0.079     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[11]
    SLICE_X77Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.525     0.799    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X77Y197        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[11]/C
                         clock pessimism             -0.275     0.524    
    SLICE_X77Y197        FDRE (Hold_fdre_C_D)         0.075     0.599    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.652%)  route 0.093ns (33.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y193        FDCE (Prop_fdce_C_Q)         0.141     0.641 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/Q
                         net (fo=7, routed)           0.093     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt_reg[5][5]
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.045     0.779 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.779    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter_n_99
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X58Y193        FDCE (Hold_fdce_C_D)         0.121     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y193        FDCE (Prop_fdce_C_Q)         0.141     0.641 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/Q
                         net (fo=7, routed)           0.095     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt_reg[5][5]
    SLICE_X58Y193        LUT5 (Prop_lut5_I0_O)        0.045     0.781 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/err_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.781    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter_n_101
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.262     0.513    
    SLICE_X58Y193        FDCE (Hold_fdce_C_D)         0.121     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y76         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            1.816         3.200       1.384      DSP48_X1Y78         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     BUFH/I                   n/a            1.592         3.200       1.608      BUFHCE_X1Y40        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X78Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X79Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X77Y197       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         3.200       2.200      SLICE_X76Y199       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[8]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y196       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         1.600       0.746      SLICE_X66Y198       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_TX0
  To Clock:  Q1_TX0

Setup :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[17]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[1]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[7]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.590ns (27.917%)  route 1.523ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.588     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X61Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[9]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X61Y152        FDRE (Setup_fdre_C_R)       -0.352     4.186    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.590ns (28.022%)  route 1.515ns (71.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.580     3.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[10]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X63Y155        FDRE (Setup_fdre_C_R)       -0.352     4.189    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.590ns (28.022%)  route 1.515ns (71.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.580     3.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X63Y155        FDRE (Setup_fdre_C_R)       -0.352     4.189    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.590ns (28.022%)  route 1.515ns (71.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.580     3.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X63Y155        FDRE (Setup_fdre_C_R)       -0.352     4.189    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.590ns (28.022%)  route 1.515ns (71.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.431 - 3.200 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.733     1.466    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X72Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y150        FDRE (Prop_fdre_C_Q)         0.348     1.814 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           0.936     2.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/init_r1
    SLICE_X63Y150        LUT5 (Prop_lut5_I4_O)        0.242     2.992 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1/O
                         net (fo=22, routed)          0.580     3.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.643     4.431    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/TXUSRCLK2_O[0]
    SLICE_X63Y155        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.145     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X63Y155        FDRE (Setup_fdre_C_R)       -0.352     4.189    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.298     0.524    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X75Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.141     0.665 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[18]/Q
                         net (fo=2, routed)           0.063     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/p_1_in4_in
    SLICE_X74Y150        LUT2 (Prop_lut2_I1_O)        0.045     0.773 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[6]_i_1__1/O
                         net (fo=2, routed)           0.000     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/i_6
    SLICE_X74Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.525     0.799    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X74Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[9]/C
                         clock pessimism             -0.262     0.537    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.121     0.658    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.267     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.272     0.493    
    SLICE_X55Y166        FDRE (Hold_fdre_C_D)         0.078     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X55Y152        FDRE (Hold_fdre_C_D)         0.076     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.267     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.493    
    SLICE_X55Y166        FDRE (Hold_fdre_C_D)         0.076     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.271     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y190        FDRE (Prop_fdre_C_Q)         0.141     0.638 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.497     0.771    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y190        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.497    
    SLICE_X55Y190        FDRE (Hold_fdre_C_D)         0.076     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.297     0.523    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y150        FDRE (Prop_fdre_C_Q)         0.141     0.664 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/Q
                         net (fo=1, routed)           0.055     0.719    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[11]
    SLICE_X73Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.525     0.799    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X73Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/C
                         clock pessimism             -0.276     0.523    
    SLICE_X73Y150        FDRE (Hold_fdre_C_D)         0.075     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDRE (Prop_fdre_C_Q)         0.141     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y152        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.274     0.499    
    SLICE_X55Y152        FDRE (Hold_fdre_C_D)         0.075     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.272     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y154        FDRE (Prop_fdre_C_Q)         0.141     0.639 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X55Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.498     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y154        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.274     0.498    
    SLICE_X55Y154        FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.267     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.491     0.765    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X55Y166        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.272     0.493    
    SLICE_X55Y166        FDRE (Hold_fdre_C_D)         0.075     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.267     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X61Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.141     0.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[11]/Q
                         net (fo=1, routed)           0.055     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[11]
    SLICE_X61Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.492     0.766    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X61Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]/C
                         clock pessimism             -0.273     0.493    
    SLICE_X61Y181        FDRE (Hold_fdre_C_D)         0.075     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_TX0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            2.424         3.200       0.776      GTPE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         3.200       1.608      BUFHCE_X1Y36        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y190       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X57Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X57Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         1.600       1.100      SLICE_X56Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.500         1.600       1.100      SLICE_X56Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X57Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X57Y188       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X52Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X52Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X52Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X75Y154       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X77Y163       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.600       1.100      SLICE_X54Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         1.600       1.100      SLICE_X54Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y183       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y183       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y183       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X72Y190       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y166       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         1.600       1.100      SLICE_X55Y166       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk0_1
  To Clock:  gtrefclk0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y2   u_buf_q1_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk1_1
  To Clock:  gtrefclk1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   u_buf_q1_clk1/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       25.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.662ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.694ns (17.667%)  route 3.234ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.247     9.420    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X45Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X45Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X45Y171        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 25.662    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.694ns (18.109%)  route 3.138ns (81.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.151     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X41Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X41Y172        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.694ns (18.109%)  route 3.138ns (81.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.151     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X41Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X41Y172        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.694ns (18.109%)  route 3.138ns (81.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 34.789 - 30.000 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.729     5.491    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X29Y169        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y169        FDCE (Prop_fdce_C_Q)         0.379     5.870 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.689     6.559    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X29Y171        LUT6 (Prop_lut6_I4_O)        0.105     6.664 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.686     7.350    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_91
    SLICE_X31Y171        LUT6 (Prop_lut6_I0_O)        0.105     7.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.612     8.067    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X26Y174        LUT2 (Prop_lut2_I0_O)        0.105     8.172 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.151     9.324    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.686    34.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X41Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.659    35.448    
                         clock uncertainty           -0.035    35.413    
    SLICE_X41Y172        FDCE (Recov_fdce_C_CLR)     -0.331    35.082    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         35.082    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 25.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDPE (Remov_fdpe_C_PRE)     -0.095     2.721    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     3.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X45Y173        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X45Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X45Y173        FDPE (Remov_fdpe_C_PRE)     -0.095     2.721    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.892%)  route 0.173ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.173     3.095    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X43Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X43Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X43Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.892%)  route 0.173ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.781    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X47Y173        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDPE (Prop_fdpe_C_Q)         0.141     2.922 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.173     3.095    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X43Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.320     3.312    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X43Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.495     2.816    
    SLICE_X43Y173        FDCE (Remov_fdce_C_CLR)     -0.092     2.724    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.468     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.468     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.468     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.468     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X56Y153        FDPE (Recov_fdpe_C_PRE)     -0.429     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.108    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X56Y153        FDPE (Recov_fdpe_C_PRE)     -0.429     4.108    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.108    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X56Y153        FDCE (Recov_fdce_C_CLR)     -0.395     4.142    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.156%)  route 0.458ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.686     1.419    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.348     1.767 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.458     2.225    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X56Y153        FDCE (Recov_fdce_C_CLR)     -0.395     4.142    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.142    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  1.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X56Y153        FDCE (Remov_fdce_C_CLR)     -0.121     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X56Y153        FDCE (Remov_fdce_C_CLR)     -0.121     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X56Y153        FDPE (Remov_fdpe_C_PRE)     -0.125     0.410    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y153        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y153        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.535    
    SLICE_X56Y153        FDPE (Remov_fdpe_C_PRE)     -0.125     0.410    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X57Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X57Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.535    
    SLICE_X57Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.816%)  route 0.229ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X61Y153        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDRE (Prop_fdre_C_Q)         0.128     0.628 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.229     0.857    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y153        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y153        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.535    
    SLICE_X57Y153        FDCE (Remov_fdce_C_CLR)     -0.146     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X59Y172        FDCE (Recov_fdce_C_CLR)     -0.468     4.058    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X59Y172        FDCE (Recov_fdce_C_CLR)     -0.468     4.058    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X59Y172        FDCE (Recov_fdce_C_CLR)     -0.468     4.058    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X58Y172        FDPE (Recov_fdpe_C_PRE)     -0.429     4.097    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X59Y172        FDPE (Recov_fdpe_C_PRE)     -0.429     4.097    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X58Y172        FDCE (Recov_fdce_C_CLR)     -0.395     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X58Y172        FDCE (Recov_fdce_C_CLR)     -0.395     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.348ns (32.333%)  route 0.728ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.674     1.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.348     1.755 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.728     2.483    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.628     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145     4.561    
                         clock uncertainty           -0.035     4.526    
    SLICE_X58Y172        FDCE (Recov_fdce_C_CLR)     -0.395     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                  1.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X58Y172        FDCE (Remov_fdce_C_CLR)     -0.121     0.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X58Y172        FDCE (Remov_fdce_C_CLR)     -0.121     0.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.524    
    SLICE_X58Y172        FDCE (Remov_fdce_C_CLR)     -0.121     0.403    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y172        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y172        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X58Y172        FDPE (Remov_fdpe_C_PRE)     -0.125     0.399    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X59Y172        FDCE (Remov_fdce_C_CLR)     -0.146     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X59Y172        FDCE (Remov_fdce_C_CLR)     -0.146     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.524    
    SLICE_X59Y172        FDCE (Remov_fdce_C_CLR)     -0.146     0.378    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.391%)  route 0.339ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.268     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y165        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_fdre_C_Q)         0.128     0.622 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.339     0.961    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y172        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.762    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y172        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.524    
    SLICE_X59Y172        FDPE (Remov_fdpe_C_PRE)     -0.149     0.375    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X57Y181        FDCE (Recov_fdce_C_CLR)     -0.468     4.061    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X57Y181        FDCE (Recov_fdce_C_CLR)     -0.468     4.061    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X57Y181        FDCE (Recov_fdce_C_CLR)     -0.468     4.061    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X57Y181        FDPE (Recov_fdpe_C_PRE)     -0.429     4.100    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.100    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X56Y181        FDPE (Recov_fdpe_C_PRE)     -0.429     4.100    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.100    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X56Y181        FDCE (Recov_fdce_C_CLR)     -0.395     4.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X56Y181        FDCE (Recov_fdce_C_CLR)     -0.395     4.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.348ns (45.346%)  route 0.419ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.671     1.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.348     1.752 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.419     2.171    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.631     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.145     4.564    
                         clock uncertainty           -0.035     4.529    
    SLICE_X56Y181        FDCE (Recov_fdce_C_CLR)     -0.395     4.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.121     0.405    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.121     0.405    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.238     0.526    
    SLICE_X56Y181        FDCE (Remov_fdce_C_CLR)     -0.121     0.405    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y181        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.526    
    SLICE_X56Y181        FDPE (Remov_fdpe_C_PRE)     -0.125     0.401    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X57Y181        FDCE (Remov_fdce_C_CLR)     -0.146     0.380    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X57Y181        FDCE (Remov_fdce_C_CLR)     -0.146     0.380    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X57Y181        FDCE (Remov_fdce_C_CLR)     -0.146     0.380    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.698%)  route 0.194ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.265     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X55Y181        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.128     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.194     0.813    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X57Y181        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X57Y181        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.526    
    SLICE_X57Y181        FDPE (Remov_fdpe_C_PRE)     -0.149     0.377    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X59Y193        FDCE (Recov_fdce_C_CLR)     -0.458     4.080    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X59Y193        FDPE (Recov_fdpe_C_PRE)     -0.419     4.119    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X59Y193        FDPE (Recov_fdpe_C_PRE)     -0.419     4.119    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X58Y193        FDCE (Recov_fdce_C_CLR)     -0.385     4.153    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X58Y193        FDCE (Recov_fdce_C_CLR)     -0.385     4.153    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X58Y193        FDCE (Recov_fdce_C_CLR)     -0.385     4.153    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.398ns (37.797%)  route 0.655ns (62.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 4.428 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.655     2.470    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.640     4.428    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.145     4.573    
                         clock uncertainty           -0.035     4.538    
    SLICE_X58Y193        FDCE (Recov_fdce_C_CLR)     -0.385     4.153    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.398ns (49.607%)  route 0.404ns (50.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 4.427 - 3.200 ) 
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.627     0.627    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.106     0.733 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.684     1.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.398     1.815 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.404     2.219    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.519     3.719    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.069     3.788 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.639     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.162     4.589    
                         clock uncertainty           -0.035     4.554    
    SLICE_X56Y193        FDCE (Recov_fdce_C_CLR)     -0.385     4.169    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  1.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.984%)  route 0.196ns (57.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.196     0.843    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X56Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.499     0.773    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X56Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.258     0.515    
    SLICE_X56Y193        FDCE (Remov_fdce_C_CLR)     -0.120     0.395    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X58Y193        FDCE (Remov_fdce_C_CLR)     -0.120     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X58Y193        FDCE (Remov_fdce_C_CLR)     -0.120     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X58Y193        FDCE (Remov_fdce_C_CLR)     -0.120     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X58Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X58Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X58Y193        FDCE (Remov_fdce_C_CLR)     -0.120     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X59Y193        FDCE (Remov_fdce_C_CLR)     -0.145     0.392    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.238     0.537    
    SLICE_X59Y193        FDPE (Remov_fdpe_C_PRE)     -0.148     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.104%)  route 0.313ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.206     0.206    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.020     0.226 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.273     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X56Y194        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.148     0.647 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.313     0.960    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X59Y193        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.231     0.231    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.043     0.274 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.501     0.775    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X59Y193        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.238     0.537    
    SLICE_X59Y193        FDPE (Remov_fdpe_C_PRE)     -0.148     0.389    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.538ns (16.782%)  route 2.668ns (83.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.964     7.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X26Y174        LUT2 (Prop_lut2_I1_O)        0.105     7.542 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     8.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X15Y171        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.407    14.756    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X15Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.249    15.005    
                         clock uncertainty           -0.066    14.939    
    SLICE_X15Y171        FDPE (Recov_fdpe_C_PRE)     -0.292    14.647    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.538ns (16.782%)  route 2.668ns (83.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.964     7.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X26Y174        LUT2 (Prop_lut2_I1_O)        0.105     7.542 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     8.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X15Y171        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.407    14.756    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X15Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.249    15.005    
                         clock uncertainty           -0.066    14.939    
    SLICE_X15Y171        FDPE (Recov_fdpe_C_PRE)     -0.292    14.647    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.538ns (16.782%)  route 2.668ns (83.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.964     7.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X26Y174        LUT2 (Prop_lut2_I1_O)        0.105     7.542 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     8.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X15Y171        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.407    14.756    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X15Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.249    15.005    
                         clock uncertainty           -0.066    14.939    
    SLICE_X15Y171        FDPE (Recov_fdpe_C_PRE)     -0.292    14.647    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.538ns (16.782%)  route 2.668ns (83.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.964     7.437    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X26Y174        LUT2 (Prop_lut2_I1_O)        0.105     7.542 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.704     8.246    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X15Y171        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.407    14.756    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X15Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.249    15.005    
                         clock uncertainty           -0.066    14.939    
    SLICE_X15Y171        FDPE (Recov_fdpe_C_PRE)     -0.292    14.647    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.433ns (17.918%)  route 1.984ns (82.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 14.752 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.984     7.456    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X27Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.403    14.752    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X27Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.249    15.001    
                         clock uncertainty           -0.066    14.935    
    SLICE_X27Y173        FDCE (Recov_fdce_C_CLR)     -0.331    14.604    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.433ns (18.948%)  route 1.852ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.852     7.325    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X23Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.249    15.004    
                         clock uncertainty           -0.066    14.938    
    SLICE_X23Y171        FDCE (Recov_fdce_C_CLR)     -0.331    14.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.433ns (18.948%)  route 1.852ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.852     7.325    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X23Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.249    15.004    
                         clock uncertainty           -0.066    14.938    
    SLICE_X23Y171        FDCE (Recov_fdce_C_CLR)     -0.331    14.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.433ns (18.948%)  route 1.852ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.852     7.325    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X23Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.249    15.004    
                         clock uncertainty           -0.066    14.938    
    SLICE_X23Y171        FDCE (Recov_fdce_C_CLR)     -0.331    14.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.433ns (18.948%)  route 1.852ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.852     7.325    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X23Y171        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.406    14.755    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y171        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.249    15.004    
                         clock uncertainty           -0.066    14.938    
    SLICE_X23Y171        FDCE (Recov_fdce_C_CLR)     -0.331    14.607    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.433ns (21.228%)  route 1.607ns (78.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.994 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.449     3.443    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.524 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.516     5.040    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.433     5.473 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.607     7.080    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X24Y170        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  u_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    11.891 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.381    13.272    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.349 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        1.407    14.756    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X24Y170        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.249    15.005    
                         clock uncertainty           -0.066    14.939    
    SLICE_X24Y170        FDCE (Recov_fdce_C_CLR)     -0.331    14.608    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.425%)  route 0.128ns (47.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X31Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDPE (Prop_fdpe_C_Q)         0.141     2.166 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     2.294    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X31Y171        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.912     2.418    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/MA_DCLK_I
    SLICE_X31Y171        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.380     2.039    
    SLICE_X31Y171        FDPE (Remov_fdpe_C_PRE)     -0.095     1.944    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.072%)  route 0.194ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X23Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDCE (Prop_fdce_C_Q)         0.141     2.166 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.194     2.360    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X24Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.912     2.418    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/MA_DCLK_I
    SLICE_X24Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.360     2.059    
    SLICE_X24Y173        FDCE (Remov_fdce_C_CLR)     -0.092     1.967    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.927%)  route 0.201ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.164     2.188 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.201     2.389    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X38Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.909     2.415    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X38Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.360     2.056    
    SLICE_X38Y172        FDCE (Remov_fdce_C_CLR)     -0.067     1.989    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.464%)  route 0.199ns (58.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X31Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDPE (Prop_fdpe_C_Q)         0.141     2.166 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     2.365    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.909     2.415    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X40Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.360     2.056    
    SLICE_X40Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.964    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.464%)  route 0.199ns (58.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.640     2.025    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X31Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDPE (Prop_fdpe_C_Q)         0.141     2.166 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     2.365    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y172        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.909     2.415    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X40Y172        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.360     2.056    
    SLICE_X40Y172        FDPE (Remov_fdpe_C_PRE)     -0.095     1.961    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.243%)  route 0.218ns (60.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.638     2.023    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X24Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.164 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     2.382    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X29Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/MA_DCLK_I
    SLICE_X29Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.360     2.057    
    SLICE_X29Y173        FDCE (Remov_fdce_C_CLR)     -0.092     1.965    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.243%)  route 0.218ns (60.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.638     2.023    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X24Y174        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDPE (Prop_fdpe_C_Q)         0.141     2.164 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     2.382    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X29Y173        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/MA_DCLK_I
    SLICE_X29Y173        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.360     2.057    
    SLICE_X29Y173        FDCE (Remov_fdce_C_CLR)     -0.092     1.965    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.927%)  route 0.201ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.164     2.188 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.201     2.389    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X39Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.909     2.415    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X39Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism             -0.360     2.056    
    SLICE_X39Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.964    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.927%)  route 0.201ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.164     2.188 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.201     2.389    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X39Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.909     2.415    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X39Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism             -0.360     2.056    
    SLICE_X39Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.964    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.112%)  route 0.192ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.499     1.359    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.385 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.639     2.024    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X34Y172        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDRE (Prop_fdre_C_Q)         0.164     2.188 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.192     2.379    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X36Y172        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.544     1.477    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7646, routed)        0.910     2.416    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X36Y172        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.380     2.037    
    SLICE_X36Y172        FDCE (Remov_fdce_C_CLR)     -0.092     1.945    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.435    





