<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:436:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:437:55" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 8.34 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.04 seconds; current allocated memory: 207.747 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:267:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; into &apos;void convert_axis_to_net_axis&lt;64&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:101:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;void convert_axis_to_net_axis&lt;64&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:107:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;void convert_axis_to_net_axis&lt;64&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:103:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;void convert_net_axis_to_axis&lt;64&gt;(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:81:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;void convert_net_axis_to_axis&lt;64&gt;(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:87:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;void convert_net_axis_to_axis&lt;64&gt;(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/../axi_utils.hpp:83:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:156:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:126:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:113:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:103:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:102:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:96:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::write(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:93:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:92:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:67:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::write(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:234:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::full() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:230:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:224:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:222:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:220:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217:120)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::write(ap_uint&lt;64&gt; const&amp;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:209:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:208:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:206:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:204:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201:158)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201:120)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:196:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184:74)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:181:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:180:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::read(ap_uint&lt;64&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:310:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:306:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:302:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288:73)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:283:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:277:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276:112)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276:73)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:271:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:264:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263:75)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:258:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::full() const&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252:75)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::read()&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:253:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:331:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:347:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:346:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:344:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:337:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read(bool&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:335:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:334:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::empty() const&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:333:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read(ap_uint&lt;16&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:400:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:399:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:398:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:393:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read()&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:391:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read(net_axis&lt;64&gt;&amp;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:390:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::empty() const&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389:87)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::write(net_axis&lt;64&gt; const&amp;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:382:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::read()&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:381:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::empty() const&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:376:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream(char const*)&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:420:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream(char const*)&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:421:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::stream(char const*)&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:422:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;::stream(char const*)&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:423:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream(char const*)&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:424:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream()&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:426:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::stream()&apos; into &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:428:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream()&apos; into &apos;icmp_server_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:460:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;icmp_server(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; into &apos;icmp_server_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:481:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream()&apos; into &apos;icmp_server_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:462:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream()&apos; into &apos;icmp_server_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:464:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;64&gt;, 0&gt;::stream()&apos; into &apos;icmp_server_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:466:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:139:22) in function &apos;check_icmp_checksum&apos; completely with a factor of 4 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:139:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_127_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:127:22) in function &apos;check_icmp_checksum&apos; completely with a factor of 2 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:127:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;net_axis&lt;64&gt;::net_axis(ap_uint&lt;64&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;)&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:170:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;byteSwap16(ap_uint&lt;16&gt;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;net_axis&lt;64&gt;::net_axis(ap_uint&lt;64&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;)&apos; into &apos;udpAddIpHeader(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;net_axis&lt;64&gt;::net_axis(ap_uint&lt;64&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;)&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:363:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;void convert_axis_to_net_axis&lt;64&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;check_icmp_checksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i64.s_struct.ap_uint.0s&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;udpPortUnreachable(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.none.s_struct.net_axiss.i128&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.none.s_struct.net_axiss.i128&apos; into &apos;dropper(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.net_axiss&apos; into &apos;insertChecksum(hls::stream&lt;net_axis&lt;64&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;*, hls::stream&lt;net_axis&lt;64&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 8.38 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.87 seconds; current allocated memory: 211.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.072 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 223.800 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 239.065 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;insertChecksum&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:136:21)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_375_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:375) in function &apos;insertChecksum&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_378_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:378) in function &apos;insertChecksum&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;stream_empty&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:374) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_112" tag="" content="Automatically partitioning streamed array &apos;dataStreams.V.last.V&apos; ." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_112" tag="" content="Automatically partitioning streamed array &apos;dataStreams.V.keep.V&apos; ." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_112" tag="" content="Automatically partitioning streamed array &apos;dataStreams.V.data.V&apos; ." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_112" tag="" content="Automatically partitioning streamed array &apos;checksumStreams.V.V&apos; ." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;dataStreams.V.last.V&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;dataStreams.V.keep.V&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;dataStreams.V.data.V&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;checksumStreams.V.V&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;icmp_server_top&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:426:1), detected/extracted 9 process function(s): 
	 &apos;convert_axis_to_net_axis&lt;64&gt;45&apos;
	 &apos;convert_axis_to_net_axis&lt;64&gt;46&apos;
	 &apos;convert_axis_to_net_axis&lt;64&gt;&apos;
	 &apos;convert_net_axis_to_axis&lt;64&gt;&apos;
	 &apos;check_icmp_checksum&apos;
	 &apos;udpPortUnreachable&apos;
	 &apos;udpAddIpHeader&apos;
	 &apos;dropper&apos;
	 &apos;insertChecksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 275.875 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel dataOut_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 367.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;icmp_server_top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_axis_to_net_axis&lt;64&gt;45&apos; to &apos;convert_axis_to_net_axis_64_45&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_axis_to_net_axis&lt;64&gt;46&apos; to &apos;convert_axis_to_net_axis_64_46&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_axis_to_net_axis&lt;64&gt;&apos; to &apos;convert_axis_to_net_axis_64_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;64&gt;&apos; to &apos;convert_net_axis_to_axis_64_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_axis_to_net_axis_64_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_axis_to_net_axis&lt;64&gt;45&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;convert_axis_to_net_axis&lt;64&gt;45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 368.332 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 368.443 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_axis_to_net_axis_64_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_axis_to_net_axis&lt;64&gt;46&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;convert_axis_to_net_axis&lt;64&gt;46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 368.511 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 368.615 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_axis_to_net_axis_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_axis_to_net_axis&lt;64&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;convert_axis_to_net_axis&lt;64&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 368.683 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 368.786 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;64&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;64&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 368.857 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 368.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;check_icmp_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;check_icmp_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;check_icmp_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 369.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 370.857 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;udpPortUnreachable&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;udpPortUnreachable&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, function &apos;udpPortUnreachable&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.3924ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;udpPortUnreachable&apos; consists of the following:	fifo read on port &apos;udpIn_internal&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [75]  (1.17 ns)
	multiplexor before &apos;phi&apos; operation (&apos;tmp&apos;) with incoming values : (&apos;tmp&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (0.387 ns)
	&apos;phi&apos; operation (&apos;tmp&apos;) with incoming values : (&apos;tmp&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln208&apos;) [92]  (0.785 ns)
	&apos;add&apos; operation (&apos;add_ln208_2&apos;) [96]  (0.791 ns)
	&apos;add&apos; operation (&apos;add_ln208_3&apos;) [98]  (0.809 ns)
	&apos;store&apos; operation (&apos;udpChecksum_V_write_ln223&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:223) of variable &apos;add_ln208_3&apos; on static variable &apos;udpChecksum_V&apos; [99]  (0.453 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 371.310 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 371.873 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;udpAddIpHeader&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;udpAddIpHeader&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, function &apos;udpAddIpHeader&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.083ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;udpAddIpHeader&apos; consists of the following:	fifo read on port &apos;udpPort2addIpHeader_header&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [125]  (1.13 ns)
	&apos;add&apos; operation (&apos;inputVector.V&apos;) [129]  (0.785 ns)
	fifo write on port &apos;dataStreams_V_data_V_1&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [136]  (1.17 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 372.212 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 372.765 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dropper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dropper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;dropper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 372.923 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 373.221 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;insertChecksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;insertChecksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;insertChecksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 373.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 374.022 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;icmp_server_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 374.179 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 374.632 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_axis_to_net_axis_64_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_axis_to_net_axis_64_45&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 374.933 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_axis_to_net_axis_64_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_axis_to_net_axis_64_46&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 375.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_axis_to_net_axis_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_axis_to_net_axis_64_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 376.138 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_64_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_64_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 376.707 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;check_icmp_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_writeLastOne&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_prevWord_data_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_prevWord_keep_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_prevWord_last_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_computeCs&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_sums_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_sums_V_3&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_sums_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_sums_V_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;icmpChecksum_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;icmpType_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;icmpCode_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_state&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_wordCount_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;check_icmp_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 378.501 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;udpPortUnreachable&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;udpState&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ipWordCounter_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;streamSource_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;udpChecksum_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;udpPortUnreachable&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 383.081 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;udpAddIpHeader&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;addIpState&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;tempWord_data_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;tempWord_keep_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;sourceIP_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;udpAddIpHeader&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 385.572 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dropper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;d_isFirstWord&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;d_drop&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dropper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 387.409 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;insertChecksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ic_wordCount_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;streamSource_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;insertChecksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 388.905 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;icmp_server_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/s_axis_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/s_axis_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/s_axis_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/s_axis_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/udpIn_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/udpIn_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/udpIn_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/udpIn_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/ttlIn_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/ttlIn_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/ttlIn_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/ttlIn_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/m_axis_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/m_axis_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/m_axis_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;icmp_server_top/m_axis_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;icmp_server_top&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;64&gt;45 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;64&gt;46 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;64&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;64&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process check_icmp_checksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process dropper is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process insertChecksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;64&gt;45 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="INFO" prefix="[HLS 200-633]" key="HLS 200-633" tag="" content="Setting ap_ctrl_none interface for icmp_server_top" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;icmp_server_top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 391.671 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataIn_internal_U(icmp_server_top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;udpIn_internal_U(icmp_server_top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ttlIn_internal_U(icmp_server_top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataOut_internal_U(icmp_server_top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;packageBuffer1_U(icmp_server_top_fifo_w128_d64_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;validFifo_U(icmp_server_top_fifo_w1_d8_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;checksumStreams_V_V_0_U(icmp_server_top_fifo_w16_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;udpPort2addIpHeader_data_U(icmp_server_top_fifo_w128_d192_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;udpPort2addIpHeader_header_U(icmp_server_top_fifo_w64_d64_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;checksumStreams_V_V_1_U(icmp_server_top_fifo_w16_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_data_V_1_U(icmp_server_top_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_keep_V_1_U(icmp_server_top_fifo_w8_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_last_V_1_U(icmp_server_top_fifo_w1_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_data_V_0_U(icmp_server_top_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_keep_V_0_U(icmp_server_top_fifo_w8_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreams_V_last_V_0_U(icmp_server_top_fifo_w1_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.79 seconds; current allocated memory: 398.849 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for icmp_server_top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for icmp_server_top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 227.67 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 32.37 seconds. CPU system time: 1.96 seconds. Elapsed time: 36.95 seconds; current allocated memory: 399.805 MB." resolution=""/>
</Messages>
