# Hi, I'm YOURNAME 

## About Me
- Embedded Linux Developer  
- FPGA / Verilog  
- Video Pipeline / LVDS / DDR  
- Interested in low-level systems and hardware  

---

## Skills

### Languages
![C](https://img.shields.io/badge/C-00599C?style=flat&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=flat&logo=cplusplus&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-F7DF1E?style=flat)

### Embedded / FPGA
![Linux](https://img.shields.io/badge/Linux-Kernel-black?style=flat&logo=linux)
![DRM](https://img.shields.io/badge/Linux-DRM-blue?style=flat)
![FPGA](https://img.shields.io/badge/FPGA-Design-orange?style=flat)

### Tools
![Git](https://img.shields.io/badge/Git-F05032?style=flat&logo=git&logoColor=white)
![Qt](https://img.shields.io/badge/Qt-41CD52?style=flat&logo=qt&logoColor=white)
![GStreamer](https://img.shields.io/badge/GStreamer-FF3131?style=flat)

---

## Current Focus

- LVDS Receiver Design  
- Image Processing on FPGA  
- Linux Display / DRM Pipeline  

---

## GitHub Stats

![GitHub stats](https://github-readme-stats.vercel.app/api?username=YOURNAME&show_icons=true)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=YOURNAME&layout=compact)

---

## Contribution Graph

![GitHub Activity Graph](https://github-readme-activity-graph.vercel.app/graph?username=YOURNAME)

---

## Contact

- Email: your@email.com
- GitHub: https://github.com/YOURNAME

