
SmartBin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b6c  0800e5c0  0800e5c0  0000f5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f12c  0800f12c  00011494  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f12c  0800f12c  0001012c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f134  0800f134  00011494  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f134  0800f134  00010134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f138  0800f138  00010138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000494  20000000  0800f13c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000edc  20000494  0800f5d0  00011494  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001370  0800f5d0  00012370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011494  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a307  00000000  00000000  000114c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000340a  00000000  00000000  0002b7cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  0002ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011bb  00000000  00000000  00030260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002536e  00000000  00000000  0003141b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aad6  00000000  00000000  00056789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dccc1  00000000  00000000  0007125f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014df20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007314  00000000  00000000  0014df64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00155278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000494 	.word	0x20000494
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e5a4 	.word	0x0800e5a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000498 	.word	0x20000498
 800020c:	0800e5a4 	.word	0x0800e5a4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_ldivmod>:
 8000be8:	b97b      	cbnz	r3, 8000c0a <__aeabi_ldivmod+0x22>
 8000bea:	b972      	cbnz	r2, 8000c0a <__aeabi_ldivmod+0x22>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bfbe      	ittt	lt
 8000bf0:	2000      	movlt	r0, #0
 8000bf2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bf6:	e006      	blt.n	8000c06 <__aeabi_ldivmod+0x1e>
 8000bf8:	bf08      	it	eq
 8000bfa:	2800      	cmpeq	r0, #0
 8000bfc:	bf1c      	itt	ne
 8000bfe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c02:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c06:	f000 b9d3 	b.w	8000fb0 <__aeabi_idiv0>
 8000c0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c12:	2900      	cmp	r1, #0
 8000c14:	db09      	blt.n	8000c2a <__aeabi_ldivmod+0x42>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db1a      	blt.n	8000c50 <__aeabi_ldivmod+0x68>
 8000c1a:	f000 f84d 	bl	8000cb8 <__udivmoddi4>
 8000c1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db1b      	blt.n	8000c6c <__aeabi_ldivmod+0x84>
 8000c34:	f000 f840 	bl	8000cb8 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	4770      	bx	lr
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	f000 f82f 	bl	8000cb8 <__udivmoddi4>
 8000c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c62:	b004      	add	sp, #16
 8000c64:	4240      	negs	r0, r0
 8000c66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6a:	4770      	bx	lr
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c72:	f000 f821 	bl	8000cb8 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <CupSystem_Init>:
// main.c /
extern char current_event_uuid[37];
extern void generate_uuid(char *uuid_str);

void CupSystem_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
    prev_ir1 = HAL_GPIO_ReadPin(IR1_PORT, IR1_PIN);
 8000fb8:	2101      	movs	r1, #1
 8000fba:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <CupSystem_Init+0x20>)
 8000fbc:	f002 fa84 	bl	80034c8 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <CupSystem_Init+0x24>)
 8000fc6:	701a      	strb	r2, [r3, #0]
    waiting_ir2 = 0;
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <CupSystem_Init+0x28>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	20000000 	.word	0x20000000
 8000fdc:	200004b0 	.word	0x200004b0

08000fe0 <CupSystem_Update>:

void CupSystem_Update(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
    uint8_t cur_ir1 = HAL_GPIO_ReadPin(IR1_PORT, IR1_PIN);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	4829      	ldr	r0, [pc, #164]	@ (8001090 <CupSystem_Update+0xb0>)
 8000fea:	f002 fa6d 	bl	80034c8 <HAL_GPIO_ReadPin>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]

    // 1) IR1  (  )
    if (prev_ir1 == 1 && cur_ir1 == 0)
 8000ff2:	4b28      	ldr	r3, [pc, #160]	@ (8001094 <CupSystem_Update+0xb4>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d117      	bne.n	800102a <CupSystem_Update+0x4a>
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d114      	bne.n	800102a <CupSystem_Update+0x4a>
    {
    	isIRTriggered = 1;
 8001000:	4b25      	ldr	r3, [pc, #148]	@ (8001098 <CupSystem_Update+0xb8>)
 8001002:	2201      	movs	r2, #1
 8001004:	701a      	strb	r2, [r3, #0]
        generate_uuid(current_event_uuid);
 8001006:	4825      	ldr	r0, [pc, #148]	@ (800109c <CupSystem_Update+0xbc>)
 8001008:	f001 f864 	bl	80020d4 <generate_uuid>

        printf("[IR1] Cup detected!\r\n");
 800100c:	4824      	ldr	r0, [pc, #144]	@ (80010a0 <CupSystem_Update+0xc0>)
 800100e:	f00b fa5d 	bl	800c4cc <puts>

        printf(
 8001012:	4922      	ldr	r1, [pc, #136]	@ (800109c <CupSystem_Update+0xbc>)
 8001014:	4823      	ldr	r0, [pc, #140]	@ (80010a4 <CupSystem_Update+0xc4>)
 8001016:	f00b f9f1 	bl	800c3fc <iprintf>
            "{\"uuid\":\"%s\",\"sensorId\":\"IR1\",\"binId\":\"1\",\"beamBlocked\":true}\r\n",
            current_event_uuid
        );

        //IR2  
        waiting_ir2 = 1;
 800101a:	4b23      	ldr	r3, [pc, #140]	@ (80010a8 <CupSystem_Update+0xc8>)
 800101c:	2201      	movs	r2, #1
 800101e:	701a      	strb	r2, [r3, #0]
        ir2_wait_start = HAL_GetTick();
 8001020:	f001 ff7c 	bl	8002f1c <HAL_GetTick>
 8001024:	4603      	mov	r3, r0
 8001026:	4a21      	ldr	r2, [pc, #132]	@ (80010ac <CupSystem_Update+0xcc>)
 8001028:	6013      	str	r3, [r2, #0]
    }

    prev_ir1 = cur_ir1;
 800102a:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <CupSystem_Update+0xb4>)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	7013      	strb	r3, [r2, #0]

    // 2) if IR1  IR2   
    if (waiting_ir2)
 8001030:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <CupSystem_Update+0xc8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d026      	beq.n	8001086 <CupSystem_Update+0xa6>
    {
        uint8_t ir2_now = HAL_GPIO_ReadPin(IR2_PORT, IR2_PIN);
 8001038:	2102      	movs	r1, #2
 800103a:	4815      	ldr	r0, [pc, #84]	@ (8001090 <CupSystem_Update+0xb0>)
 800103c:	f002 fa44 	bl	80034c8 <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	71bb      	strb	r3, [r7, #6]

        //    (LOW)
        if (ir2_now == 0)
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10a      	bne.n	8001060 <CupSystem_Update+0x80>
        {
            waiting_ir2 = 0;
 800104a:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <CupSystem_Update+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]

            printf("[IR2] PAPER detected\r\n");
 8001050:	4817      	ldr	r0, [pc, #92]	@ (80010b0 <CupSystem_Update+0xd0>)
 8001052:	f00b fa3b 	bl	800c4cc <puts>
            printf(
 8001056:	4911      	ldr	r1, [pc, #68]	@ (800109c <CupSystem_Update+0xbc>)
 8001058:	4816      	ldr	r0, [pc, #88]	@ (80010b4 <CupSystem_Update+0xd4>)
 800105a:	f00b f9cf 	bl	800c3fc <iprintf>
                "{\"uuid\":\"%s\",\"sensorId\":\"IR2\",\"binId\":\"1\",\"beamBlocked\":false}\r\n",
                current_event_uuid
            );
        }
    }
}
 800105e:	e012      	b.n	8001086 <CupSystem_Update+0xa6>
        else if (HAL_GetTick() - ir2_wait_start > 300)
 8001060:	f001 ff5c 	bl	8002f1c <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <CupSystem_Update+0xcc>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001070:	d909      	bls.n	8001086 <CupSystem_Update+0xa6>
            waiting_ir2 = 0;
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <CupSystem_Update+0xc8>)
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
            printf("[IR2] PLASTIC detected (timeout)\r\n");
 8001078:	480f      	ldr	r0, [pc, #60]	@ (80010b8 <CupSystem_Update+0xd8>)
 800107a:	f00b fa27 	bl	800c4cc <puts>
            printf(
 800107e:	4907      	ldr	r1, [pc, #28]	@ (800109c <CupSystem_Update+0xbc>)
 8001080:	480e      	ldr	r0, [pc, #56]	@ (80010bc <CupSystem_Update+0xdc>)
 8001082:	f00b f9bb 	bl	800c3fc <iprintf>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40020000 	.word	0x40020000
 8001094:	20000000 	.word	0x20000000
 8001098:	20001218 	.word	0x20001218
 800109c:	200005dc 	.word	0x200005dc
 80010a0:	0800e5c0 	.word	0x0800e5c0
 80010a4:	0800e5d8 	.word	0x0800e5d8
 80010a8:	200004b0 	.word	0x200004b0
 80010ac:	200004b4 	.word	0x200004b4
 80010b0:	0800e618 	.word	0x0800e618
 80010b4:	0800e630 	.word	0x0800e630
 80010b8:	0800e670 	.word	0x0800e670
 80010bc:	0800e694 	.word	0x0800e694

080010c0 <HX711_IsReady>:
//  DWT us 
static void HX711_DWT_Delay_Init(void);
static void HX711_DWT_Delay_us(uint32_t us);

//  
static inline uint8_t HX711_IsReady(HX711_t *hx) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    return (HAL_GPIO_ReadPin(hx->dout_port, hx->dout_pin) == GPIO_PIN_RESET);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	889b      	ldrh	r3, [r3, #4]
 80010d0:	4619      	mov	r1, r3
 80010d2:	4610      	mov	r0, r2
 80010d4:	f002 f9f8 	bl	80034c8 <HAL_GPIO_ReadPin>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	bf0c      	ite	eq
 80010de:	2301      	moveq	r3, #1
 80010e0:	2300      	movne	r3, #0
 80010e2:	b2db      	uxtb	r3, r3
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HX711_Init>:

void HX711_Init(HX711_t *hx,
                GPIO_TypeDef *dout_port, uint16_t dout_pin,
                GPIO_TypeDef *sck_port,  uint16_t sck_pin,
                uint8_t gain)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	4613      	mov	r3, r2
 80010fa:	80fb      	strh	r3, [r7, #6]
    hx->dout_port = dout_port;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	601a      	str	r2, [r3, #0]
    hx->dout_pin  = dout_pin;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	88fa      	ldrh	r2, [r7, #6]
 8001106:	809a      	strh	r2, [r3, #4]
    hx->sck_port  = sck_port;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	609a      	str	r2, [r3, #8]
    hx->sck_pin   = sck_pin;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	8b3a      	ldrh	r2, [r7, #24]
 8001112:	819a      	strh	r2, [r3, #12]
    hx->gain      = gain;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	7f3a      	ldrb	r2, [r7, #28]
 8001118:	739a      	strb	r2, [r3, #14]
    hx->offset    = 0;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
    hx->scale     = 1.0f;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001126:	615a      	str	r2, [r3, #20]

    // SCK default = LOW
    HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	6898      	ldr	r0, [r3, #8]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	899b      	ldrh	r3, [r3, #12]
 8001130:	2200      	movs	r2, #0
 8001132:	4619      	mov	r1, r3
 8001134:	f002 f9e0 	bl	80034f8 <HAL_GPIO_WritePin>

    HX711_DWT_Delay_Init();
 8001138:	f000 f8de 	bl	80012f8 <HX711_DWT_Delay_Init>

    //    
    HAL_Delay(100);
 800113c:	2064      	movs	r0, #100	@ 0x64
 800113e:	f001 fef9 	bl	8002f34 <HAL_Delay>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HX711_ReadRaw>:

// 24bit  
int32_t HX711_ReadRaw(HX711_t *hx)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b088      	sub	sp, #32
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
    uint32_t data = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]

    //    ( 200ms)
    uint32_t timeout = HAL_GetTick() + 200;
 8001156:	f001 fee1 	bl	8002f1c <HAL_GetTick>
 800115a:	4603      	mov	r3, r0
 800115c:	33c8      	adds	r3, #200	@ 0xc8
 800115e:	60fb      	str	r3, [r7, #12]
    while (!HX711_IsReady(hx)) {
 8001160:	e007      	b.n	8001172 <HX711_ReadRaw+0x28>

    	//   
        if (HAL_GetTick() > timeout) {
 8001162:	f001 fedb 	bl	8002f1c <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4293      	cmp	r3, r2
 800116c:	d201      	bcs.n	8001172 <HX711_ReadRaw+0x28>
            return 0;
 800116e:	2300      	movs	r3, #0
 8001170:	e07a      	b.n	8001268 <HX711_ReadRaw+0x11e>
    while (!HX711_IsReady(hx)) {
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ffa4 	bl	80010c0 <HX711_IsReady>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d0f1      	beq.n	8001162 <HX711_ReadRaw+0x18>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800117e:	b672      	cpsid	i
}
 8001180:	bf00      	nop
        }
    }

    __disable_irq();

    for (int i = 0; i < 24; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	61bb      	str	r3, [r7, #24]
 8001186:	e02a      	b.n	80011de <HX711_ReadRaw+0x94>
        // SCK HIGH
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_SET);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6898      	ldr	r0, [r3, #8]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	899b      	ldrh	r3, [r3, #12]
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	f002 f9b0 	bl	80034f8 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 8001198:	2001      	movs	r0, #1
 800119a:	f000 f8c7 	bl	800132c <HX711_DWT_Delay_us>

        data <<= 1;
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	61fb      	str	r3, [r7, #28]

        // SCK LOW
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6898      	ldr	r0, [r3, #8]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	899b      	ldrh	r3, [r3, #12]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	f002 f9a2 	bl	80034f8 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f000 f8b9 	bl	800132c <HX711_DWT_Delay_us>

        if (HAL_GPIO_ReadPin(hx->dout_port, hx->dout_pin) == GPIO_PIN_SET) {
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	889b      	ldrh	r3, [r3, #4]
 80011c2:	4619      	mov	r1, r3
 80011c4:	4610      	mov	r0, r2
 80011c6:	f002 f97f 	bl	80034c8 <HAL_GPIO_ReadPin>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d103      	bne.n	80011d8 <HX711_ReadRaw+0x8e>
            data |= 1;
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 24; i++) {
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	3301      	adds	r3, #1
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	2b17      	cmp	r3, #23
 80011e2:	ddd1      	ble.n	8001188 <HX711_ReadRaw+0x3e>
        }
    }

    // GAIN  
    int extra_pulses = 1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	617b      	str	r3, [r7, #20]
    if (hx->gain == HX711_GAIN_128)      extra_pulses = 1; // A,128
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	7b9b      	ldrb	r3, [r3, #14]
 80011ec:	2b80      	cmp	r3, #128	@ 0x80
 80011ee:	d102      	bne.n	80011f6 <HX711_ReadRaw+0xac>
 80011f0:	2301      	movs	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	e00c      	b.n	8001210 <HX711_ReadRaw+0xc6>
    else if (hx->gain == HX711_GAIN_32)  extra_pulses = 2; // B,32
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7b9b      	ldrb	r3, [r3, #14]
 80011fa:	2b20      	cmp	r3, #32
 80011fc:	d102      	bne.n	8001204 <HX711_ReadRaw+0xba>
 80011fe:	2302      	movs	r3, #2
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	e005      	b.n	8001210 <HX711_ReadRaw+0xc6>
    else if (hx->gain == HX711_GAIN_64)  extra_pulses = 3; // A,64
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	7b9b      	ldrb	r3, [r3, #14]
 8001208:	2b40      	cmp	r3, #64	@ 0x40
 800120a:	d101      	bne.n	8001210 <HX711_ReadRaw+0xc6>
 800120c:	2303      	movs	r3, #3
 800120e:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < extra_pulses; i++) {
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	e018      	b.n	8001248 <HX711_ReadRaw+0xfe>
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_SET);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6898      	ldr	r0, [r3, #8]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	899b      	ldrh	r3, [r3, #12]
 800121e:	2201      	movs	r2, #1
 8001220:	4619      	mov	r1, r3
 8001222:	f002 f969 	bl	80034f8 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 8001226:	2001      	movs	r0, #1
 8001228:	f000 f880 	bl	800132c <HX711_DWT_Delay_us>
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6898      	ldr	r0, [r3, #8]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	899b      	ldrh	r3, [r3, #12]
 8001234:	2200      	movs	r2, #0
 8001236:	4619      	mov	r1, r3
 8001238:	f002 f95e 	bl	80034f8 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 800123c:	2001      	movs	r0, #1
 800123e:	f000 f875 	bl	800132c <HX711_DWT_Delay_us>
    for (int i = 0; i < extra_pulses; i++) {
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	3301      	adds	r3, #1
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	429a      	cmp	r2, r3
 800124e:	dbe2      	blt.n	8001216 <HX711_ReadRaw+0xcc>
  __ASM volatile ("cpsie i" : : : "memory");
 8001250:	b662      	cpsie	i
}
 8001252:	bf00      	nop
    }

    __enable_irq();

    //   (24bit  32bit)
    if (data & 0x800000) {
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HX711_ReadRaw+0x11c>
        data |= 0xFF000000;
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001264:	61fb      	str	r3, [r7, #28]
    }

    return (int32_t)data;
 8001266:	69fb      	ldr	r3, [r7, #28]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3720      	adds	r7, #32
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HX711_Tare>:

//  :     offset 
int32_t HX711_Tare(HX711_t *hx, uint8_t times)
{
 8001270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001274:	b086      	sub	sp, #24
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	70fb      	strb	r3, [r7, #3]
    if (times == 0) times = 1;
 800127e:	78fb      	ldrb	r3, [r7, #3]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d101      	bne.n	8001288 <HX711_Tare+0x18>
 8001284:	2301      	movs	r3, #1
 8001286:	70fb      	strb	r3, [r7, #3]

    int64_t sum = 0;
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	e9c7 2304 	strd	r2, r3, [r7, #16]
    for (uint8_t i = 0; i < times; i++) {
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
 8001298:	e014      	b.n	80012c4 <HX711_Tare+0x54>
        sum += HX711_ReadRaw(hx);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ff55 	bl	800114a <HX711_ReadRaw>
 80012a0:	4603      	mov	r3, r0
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	461c      	mov	r4, r3
 80012a6:	4615      	mov	r5, r2
 80012a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012ac:	eb12 0804 	adds.w	r8, r2, r4
 80012b0:	eb43 0905 	adc.w	r9, r3, r5
 80012b4:	e9c7 8904 	strd	r8, r9, [r7, #16]
        HAL_Delay(10); //    
 80012b8:	200a      	movs	r0, #10
 80012ba:	f001 fe3b 	bl	8002f34 <HAL_Delay>
    for (uint8_t i = 0; i < times; i++) {
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	3301      	adds	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	7bfa      	ldrb	r2, [r7, #15]
 80012c6:	78fb      	ldrb	r3, [r7, #3]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3e6      	bcc.n	800129a <HX711_Tare+0x2a>
    }
    hx->offset = (int32_t)(sum / times);
 80012cc:	78fb      	ldrb	r3, [r7, #3]
 80012ce:	2200      	movs	r2, #0
 80012d0:	469a      	mov	sl, r3
 80012d2:	4693      	mov	fp, r2
 80012d4:	4652      	mov	r2, sl
 80012d6:	465b      	mov	r3, fp
 80012d8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80012dc:	f7ff fc84 	bl	8000be8 <__aeabi_ldivmod>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	611a      	str	r2, [r3, #16]
    return hx->offset;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	691b      	ldr	r3, [r3, #16]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080012f8 <HX711_DWT_Delay_Init>:
}


// DWT  us 
static void HX711_DWT_Delay_Init(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <HX711_DWT_Delay_Init+0x2c>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <HX711_DWT_Delay_Init+0x2c>)
 8001302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001306:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8001308:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <HX711_DWT_Delay_Init+0x30>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HX711_DWT_Delay_Init+0x30>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <HX711_DWT_Delay_Init+0x30>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6013      	str	r3, [r2, #0]
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	e000edf0 	.word	0xe000edf0
 8001328:	e0001000 	.word	0xe0001000

0800132c <HX711_DWT_Delay_us>:

static void HX711_DWT_Delay_us(uint32_t us)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (HAL_RCC_GetHCLKFreq() / 1000000) * us;
 8001334:	f003 f9f4 	bl	8004720 <HAL_RCC_GetHCLKFreq>
 8001338:	4603      	mov	r3, r0
 800133a:	4a0c      	ldr	r2, [pc, #48]	@ (800136c <HX711_DWT_Delay_us+0x40>)
 800133c:	fba2 2303 	umull	r2, r3, r2, r3
 8001340:	0c9a      	lsrs	r2, r3, #18
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	fb02 f303 	mul.w	r3, r2, r3
 8001348:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 800134a:	4b09      	ldr	r3, [pc, #36]	@ (8001370 <HX711_DWT_Delay_us+0x44>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles) {
 8001350:	e000      	b.n	8001354 <HX711_DWT_Delay_us+0x28>
        __NOP();
 8001352:	bf00      	nop
    while ((DWT->CYCCNT - start) < cycles) {
 8001354:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <HX711_DWT_Delay_us+0x44>)
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	429a      	cmp	r2, r3
 8001360:	d8f7      	bhi.n	8001352 <HX711_DWT_Delay_us+0x26>
    }
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	431bde83 	.word	0x431bde83
 8001370:	e0001000 	.word	0xe0001000

08001374 <read_valid>:

static int32_t read_valid(HX711_t *hx) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    while (1) {
        int32_t r = HX711_ReadRaw(hx);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff fee4 	bl	800114a <HX711_ReadRaw>
 8001382:	60f8      	str	r0, [r7, #12]
        if (r != 8388607 && r != -8388608) return r; //   
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4a06      	ldr	r2, [pc, #24]	@ (80013a0 <read_valid+0x2c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d0f7      	beq.n	800137c <read_valid+0x8>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f513 0f00 	cmn.w	r3, #8388608	@ 0x800000
 8001392:	d0f3      	beq.n	800137c <read_valid+0x8>
 8001394:	68fb      	ldr	r3, [r7, #12]
    }
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	007fffff 	.word	0x007fffff

080013a4 <HX711_Tare_Robust>:

int32_t HX711_Tare_Robust(HX711_t *hx, int n)
{
 80013a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a8:	b0f2      	sub	sp, #456	@ 0x1c8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80013b4:	6018      	str	r0, [r3, #0]
 80013b6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013ba:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80013be:	6019      	str	r1, [r3, #0]
    if (n < 10) n = 10;
 80013c0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013c4:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b09      	cmp	r3, #9
 80013cc:	dc05      	bgt.n	80013da <HX711_Tare_Robust+0x36>
 80013ce:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013d2:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80013d6:	220a      	movs	r2, #10
 80013d8:	601a      	str	r2, [r3, #0]
    int32_t buf[100]; if (n > 100) n = 100;
 80013da:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013de:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b64      	cmp	r3, #100	@ 0x64
 80013e6:	dd05      	ble.n	80013f4 <HX711_Tare_Robust+0x50>
 80013e8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80013ec:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80013f0:	2264      	movs	r2, #100	@ 0x64
 80013f2:	601a      	str	r2, [r3, #0]

    for (int i=0;i<n;i++) {
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80013fa:	e017      	b.n	800142c <HX711_Tare_Robust+0x88>
        buf[i]=read_valid(hx);
 80013fc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001400:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	f7ff ffb5 	bl	8001374 <read_valid>
 800140a:	4601      	mov	r1, r0
 800140c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001410:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001414:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8001418:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        HAL_Delay(10);
 800141c:	200a      	movs	r0, #10
 800141e:	f001 fd89 	bl	8002f34 <HAL_Delay>
    for (int i=0;i<n;i++) {
 8001422:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001426:	3301      	adds	r3, #1
 8001428:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800142c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001430:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001434:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	429a      	cmp	r2, r3
 800143c:	dbde      	blt.n	80013fc <HX711_Tare_Robust+0x58>
    }

    //  
    for (int i=0;i<n-1;i++)
 800143e:	2300      	movs	r3, #0
 8001440:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001444:	e04e      	b.n	80014e4 <HX711_Tare_Robust+0x140>
      for (int j=i+1;j<n;j++)
 8001446:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800144a:	3301      	adds	r3, #1
 800144c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001450:	e03a      	b.n	80014c8 <HX711_Tare_Robust+0x124>
        if (buf[i] > buf[j]) {
 8001452:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001456:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800145a:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800145e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001462:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001466:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800146a:	f8d7 11bc 	ldr.w	r1, [r7, #444]	@ 0x1bc
 800146e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001472:	429a      	cmp	r2, r3
 8001474:	dd23      	ble.n	80014be <HX711_Tare_Robust+0x11a>
            int32_t t=buf[i];
 8001476:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800147a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800147e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
            buf[i]=buf[j];
 800148a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800148e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001492:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001496:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800149a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800149e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80014a2:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 80014a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            buf[j]=t;
 80014aa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80014ae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80014b2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80014b6:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 80014ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (int j=i+1;j<n;j++)
 80014be:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80014c2:	3301      	adds	r3, #1
 80014c4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80014c8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80014cc:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80014d0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	dbbb      	blt.n	8001452 <HX711_Tare_Robust+0xae>
    for (int i=0;i<n-1;i++)
 80014da:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80014de:	3301      	adds	r3, #1
 80014e0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80014e4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80014e8:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 80014f4:	429a      	cmp	r2, r3
 80014f6:	dba6      	blt.n	8001446 <HX711_Tare_Robust+0xa2>
        }

    int s = n/10, e = n - s;
 80014f8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80014fc:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a31      	ldr	r2, [pc, #196]	@ (80015c8 <HX711_Tare_Robust+0x224>)
 8001504:	fb82 1203 	smull	r1, r2, r2, r3
 8001508:	1092      	asrs	r2, r2, #2
 800150a:	17db      	asrs	r3, r3, #31
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001512:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001516:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    long long sum = 0; int cnt=0;
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	e9c7 236c 	strd	r2, r3, [r7, #432]	@ 0x1b0
 8001532:	2300      	movs	r3, #0
 8001534:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    for (int i=s;i<e;i++) { sum += buf[i]; cnt++; }
 8001538:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800153c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001540:	e01c      	b.n	800157c <HX711_Tare_Robust+0x1d8>
 8001542:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001546:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800154a:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 800154e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001552:	17da      	asrs	r2, r3, #31
 8001554:	461c      	mov	r4, r3
 8001556:	4615      	mov	r5, r2
 8001558:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 800155c:	eb12 0804 	adds.w	r8, r2, r4
 8001560:	eb43 0905 	adc.w	r9, r3, r5
 8001564:	e9c7 896c 	strd	r8, r9, [r7, #432]	@ 0x1b0
 8001568:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800156c:	3301      	adds	r3, #1
 800156e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001572:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001576:	3301      	adds	r3, #1
 8001578:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800157c:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8001580:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001584:	429a      	cmp	r2, r3
 8001586:	dbdc      	blt.n	8001542 <HX711_Tare_Robust+0x19e>

    hx->offset = (int32_t)(sum / cnt);
 8001588:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800158c:	17da      	asrs	r2, r3, #31
 800158e:	469a      	mov	sl, r3
 8001590:	4693      	mov	fp, r2
 8001592:	4652      	mov	r2, sl
 8001594:	465b      	mov	r3, fp
 8001596:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	@ 0x1b0
 800159a:	f7ff fb25 	bl	8000be8 <__aeabi_ldivmod>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80015a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	611a      	str	r2, [r3, #16]
    return hx->offset;
 80015ae:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80015b2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	691b      	ldr	r3, [r3, #16]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80015c6:	bf00      	nop
 80015c8:	66666667 	.word	0x66666667

080015cc <avg_reset>:
void SendLaserDataToServer(void);
void SendLoadcellDataToServer(float weight, const char *uuid_type);
void generate_uuid(char *uuid_str);
static int first_stable_sent = 0;

static void avg_reset(void) {
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
  for (int i = 0; i < AVG_N; i++) avg_buf[i] = 0.0f;
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	e009      	b.n	80015ec <avg_reset+0x20>
 80015d8:	4a0c      	ldr	r2, [pc, #48]	@ (800160c <avg_reset+0x40>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3301      	adds	r3, #1
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b09      	cmp	r3, #9
 80015f0:	ddf2      	ble.n	80015d8 <avg_reset+0xc>
  avg_idx = 0;
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <avg_reset+0x44>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
  avg_filled = 0;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <avg_reset+0x48>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20000500 	.word	0x20000500
 8001610:	20000528 	.word	0x20000528
 8001614:	2000052c 	.word	0x2000052c

08001618 <avg_push>:

static float avg_push(float v) {
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	ed87 0a01 	vstr	s0, [r7, #4]
  avg_buf[avg_idx] = v;
 8001622:	4b26      	ldr	r3, [pc, #152]	@ (80016bc <avg_push+0xa4>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a26      	ldr	r2, [pc, #152]	@ (80016c0 <avg_push+0xa8>)
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	4413      	add	r3, r2
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	601a      	str	r2, [r3, #0]
  avg_idx = (avg_idx + 1) % AVG_N;
 8001630:	4b22      	ldr	r3, [pc, #136]	@ (80016bc <avg_push+0xa4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	1c59      	adds	r1, r3, #1
 8001636:	4b23      	ldr	r3, [pc, #140]	@ (80016c4 <avg_push+0xac>)
 8001638:	fb83 2301 	smull	r2, r3, r3, r1
 800163c:	109a      	asrs	r2, r3, #2
 800163e:	17cb      	asrs	r3, r1, #31
 8001640:	1ad2      	subs	r2, r2, r3
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	1aca      	subs	r2, r1, r3
 800164c:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <avg_push+0xa4>)
 800164e:	601a      	str	r2, [r3, #0]
  if (avg_filled < AVG_N) avg_filled++;
 8001650:	4b1d      	ldr	r3, [pc, #116]	@ (80016c8 <avg_push+0xb0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b09      	cmp	r3, #9
 8001656:	dc04      	bgt.n	8001662 <avg_push+0x4a>
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <avg_push+0xb0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	3301      	adds	r3, #1
 800165e:	4a1a      	ldr	r2, [pc, #104]	@ (80016c8 <avg_push+0xb0>)
 8001660:	6013      	str	r3, [r2, #0]

  float s = 0.0f;
 8001662:	f04f 0300 	mov.w	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < avg_filled; i++) s += avg_buf[i];
 8001668:	2300      	movs	r3, #0
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	e00e      	b.n	800168c <avg_push+0x74>
 800166e:	4a14      	ldr	r2, [pc, #80]	@ (80016c0 <avg_push+0xa8>)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	ed97 7a03 	vldr	s14, [r7, #12]
 800167e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001682:	edc7 7a03 	vstr	s15, [r7, #12]
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	3301      	adds	r3, #1
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <avg_push+0xb0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	429a      	cmp	r2, r3
 8001694:	dbeb      	blt.n	800166e <avg_push+0x56>
  return s / (float)avg_filled;
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <avg_push+0xb0>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80016a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	20000528 	.word	0x20000528
 80016c0:	20000500 	.word	0x20000500
 80016c4:	66666667 	.word	0x66666667
 80016c8:	2000052c 	.word	0x2000052c

080016cc <is_saturated>:

static int is_saturated(int32_t raw) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  return (raw == 8388607 || raw == -8388608); // HX711 
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a08      	ldr	r2, [pc, #32]	@ (80016f8 <is_saturated+0x2c>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d003      	beq.n	80016e4 <is_saturated+0x18>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f513 0f00 	cmn.w	r3, #8388608	@ 0x800000
 80016e2:	d101      	bne.n	80016e8 <is_saturated+0x1c>
 80016e4:	2301      	movs	r3, #1
 80016e6:	e000      	b.n	80016ea <is_saturated+0x1e>
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	007fffff 	.word	0x007fffff

080016fc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	b29a      	uxth	r2, r3
 800170c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	4804      	ldr	r0, [pc, #16]	@ (8001724 <_write+0x28>)
 8001714:	f004 fd18 	bl	8006148 <HAL_UART_Transmit>
    return len;
 8001718:	687b      	ldr	r3, [r7, #4]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200004b8 	.word	0x200004b8

08001728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001728:	b5b0      	push	{r4, r5, r7, lr}
 800172a:	b096      	sub	sp, #88	@ 0x58
 800172c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172e:	f001 fb8f 	bl	8002e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001732:	f000 fad9 	bl	8001ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001736:	f000 fc13 	bl	8001f60 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800173a:	f000 fbe7 	bl	8001f0c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800173e:	f000 fb41 	bl	8001dc4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001742:	f000 fb6d 	bl	8001e20 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CupSystem_Init();
 8001746:	f7ff fc35 	bl	8000fb4 <CupSystem_Init>
  uuid_counter = 0;
 800174a:	4b64      	ldr	r3, [pc, #400]	@ (80018dc <main+0x1b4>)
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
  memset(current_event_uuid, 0, sizeof(current_event_uuid));
 8001750:	2225      	movs	r2, #37	@ 0x25
 8001752:	2100      	movs	r1, #0
 8001754:	4862      	ldr	r0, [pc, #392]	@ (80018e0 <main+0x1b8>)
 8001756:	f00a fec1 	bl	800c4dc <memset>

  // laser
  HAL_Delay(1000);
 800175a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800175e:	f001 fbe9 	bl	8002f34 <HAL_Delay>

  VL53L0X_Error status = VL53L0X_DeviceInit(&vl53l0x_device, MODE_DEFAULT);
 8001762:	2100      	movs	r1, #0
 8001764:	485f      	ldr	r0, [pc, #380]	@ (80018e4 <main+0x1bc>)
 8001766:	f001 fae9 	bl	8002d3c <VL53L0X_DeviceInit>
 800176a:	4603      	mov	r3, r0
 800176c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (status == VL53L0X_ERROR_NONE) {
 8001770:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001774:	2b00      	cmp	r3, #0
 8001776:	d11a      	bne.n	80017ae <main+0x86>
	  //   
	  status = VL53L0X_GetDeviceInfo(&vl53l0x_device, &DeviceInfo);
 8001778:	495b      	ldr	r1, [pc, #364]	@ (80018e8 <main+0x1c0>)
 800177a:	485a      	ldr	r0, [pc, #360]	@ (80018e4 <main+0x1bc>)
 800177c:	f005 f936 	bl	80069ec <VL53L0X_GetDeviceInfo>
 8001780:	4603      	mov	r3, r0
 8001782:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	  if (status == VL53L0X_ERROR_NONE) {
 8001786:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800178a:	2b00      	cmp	r3, #0
 800178c:	d120      	bne.n	80017d0 <main+0xa8>
		   sprintf(msg, "Device: %s\r\n", DeviceInfo.Name);
 800178e:	4a56      	ldr	r2, [pc, #344]	@ (80018e8 <main+0x1c0>)
 8001790:	4956      	ldr	r1, [pc, #344]	@ (80018ec <main+0x1c4>)
 8001792:	4857      	ldr	r0, [pc, #348]	@ (80018f0 <main+0x1c8>)
 8001794:	f00a fd4e 	bl	800c234 <siprintf>
		   HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8001798:	4855      	ldr	r0, [pc, #340]	@ (80018f0 <main+0x1c8>)
 800179a:	f7fe fd89 	bl	80002b0 <strlen>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	2364      	movs	r3, #100	@ 0x64
 80017a4:	4952      	ldr	r1, [pc, #328]	@ (80018f0 <main+0x1c8>)
 80017a6:	4853      	ldr	r0, [pc, #332]	@ (80018f4 <main+0x1cc>)
 80017a8:	f004 fcce 	bl	8006148 <HAL_UART_Transmit>
 80017ac:	e010      	b.n	80017d0 <main+0xa8>
	  }
  } else {
	   sprintf(msg, "VL53L0X Init Failed! Error: %d\r\n", status);
 80017ae:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80017b2:	461a      	mov	r2, r3
 80017b4:	4950      	ldr	r1, [pc, #320]	@ (80018f8 <main+0x1d0>)
 80017b6:	484e      	ldr	r0, [pc, #312]	@ (80018f0 <main+0x1c8>)
 80017b8:	f00a fd3c 	bl	800c234 <siprintf>
	   HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80017bc:	484c      	ldr	r0, [pc, #304]	@ (80018f0 <main+0x1c8>)
 80017be:	f7fe fd77 	bl	80002b0 <strlen>
 80017c2:	4603      	mov	r3, r0
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	2364      	movs	r3, #100	@ 0x64
 80017c8:	4949      	ldr	r1, [pc, #292]	@ (80018f0 <main+0x1c8>)
 80017ca:	484a      	ldr	r0, [pc, #296]	@ (80018f4 <main+0x1cc>)
 80017cc:	f004 fcbc 	bl	8006148 <HAL_UART_Transmit>
	   // while(1);
  }

  HAL_Delay(500);
 80017d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017d4:	f001 fbae 	bl	8002f34 <HAL_Delay>

  // ultra
  Ultra_Init();
 80017d8:	f000 ff74 	bl	80026c4 <Ultra_Init>
    // 1)      
    float bin_height = Ultra_CalibrateHeight();
 80017dc:	f001 f810 	bl	8002800 <Ultra_CalibrateHeight>
 80017e0:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    if (bin_height <= 0.0f) {
 80017e4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80017e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d805      	bhi.n	80017fe <main+0xd6>
        //   75cm 
        bin_height = 75.0f;
 80017f2:	4b42      	ldr	r3, [pc, #264]	@ (80018fc <main+0x1d4>)
 80017f4:	647b      	str	r3, [r7, #68]	@ 0x44
        printf("Calibrate failed, use default 75.0 cm\r\n");
 80017f6:	4842      	ldr	r0, [pc, #264]	@ (8001900 <main+0x1d8>)
 80017f8:	f00a fe68 	bl	800c4cc <puts>
 80017fc:	e021      	b.n	8001842 <main+0x11a>
    }
    else {
        uint32_t h10 = (uint32_t)(bin_height * 10.0f + 0.5f);  //  x10, 
 80017fe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001802:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800180e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001812:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001816:	ee17 3a90 	vmov	r3, s15
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  		  printf("Calibrated bin height: %lu.%lu cm\r\n", h10 / 10U, h10 % 10U);
 800181c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181e:	4a39      	ldr	r2, [pc, #228]	@ (8001904 <main+0x1dc>)
 8001820:	fba2 2303 	umull	r2, r3, r2, r3
 8001824:	08d8      	lsrs	r0, r3, #3
 8001826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001828:	4b36      	ldr	r3, [pc, #216]	@ (8001904 <main+0x1dc>)
 800182a:	fba3 2301 	umull	r2, r3, r3, r1
 800182e:	08da      	lsrs	r2, r3, #3
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	1aca      	subs	r2, r1, r3
 800183a:	4601      	mov	r1, r0
 800183c:	4832      	ldr	r0, [pc, #200]	@ (8001908 <main+0x1e0>)
 800183e:	f00a fddd 	bl	800c3fc <iprintf>
    }

    // loadcell (water)
    HX711_Init(&hx,
 8001842:	2380      	movs	r3, #128	@ 0x80
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4b2f      	ldr	r3, [pc, #188]	@ (800190c <main+0x1e4>)
 800184e:	2210      	movs	r2, #16
 8001850:	492f      	ldr	r1, [pc, #188]	@ (8001910 <main+0x1e8>)
 8001852:	4830      	ldr	r0, [pc, #192]	@ (8001914 <main+0x1ec>)
 8001854:	f7ff fc4a 	bl	80010ec <HX711_Init>
//    HX711_Init(&hx,
//    			 GPIOB, GPIO_PIN_4, // DOUT (PB4)
//    			 GPIOB, GPIO_PIN_5, // SCK (PB5)
//    			 HX711_GAIN_128);

    HAL_Delay(500);
 8001858:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800185c:	f001 fb6a 	bl	8002f34 <HAL_Delay>

    //    
      hx.offset = HX711_Tare(&hx, 20);
 8001860:	2114      	movs	r1, #20
 8001862:	482c      	ldr	r0, [pc, #176]	@ (8001914 <main+0x1ec>)
 8001864:	f7ff fd04 	bl	8001270 <HX711_Tare>
 8001868:	4603      	mov	r3, r0
 800186a:	4a2a      	ldr	r2, [pc, #168]	@ (8001914 <main+0x1ec>)
 800186c:	6113      	str	r3, [r2, #16]

      // scale:   ( 141g )
      hx.scale = 452.0f;
 800186e:	4b29      	ldr	r3, [pc, #164]	@ (8001914 <main+0x1ec>)
 8001870:	4a29      	ldr	r2, [pc, #164]	@ (8001918 <main+0x1f0>)
 8001872:	615a      	str	r2, [r3, #20]
      HX711_Tare_Robust(&hx, 50);
 8001874:	2132      	movs	r1, #50	@ 0x32
 8001876:	4827      	ldr	r0, [pc, #156]	@ (8001914 <main+0x1ec>)
 8001878:	f7ff fd94 	bl	80013a4 <HX711_Tare_Robust>

      avg_reset();
 800187c:	f7ff fea6 	bl	80015cc <avg_reset>
      seq = 0;
 8001880:	4b26      	ldr	r3, [pc, #152]	@ (800191c <main+0x1f4>)
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]

      printf("scale= %.2f\r\n", hx.scale);
 8001886:	4b23      	ldr	r3, [pc, #140]	@ (8001914 <main+0x1ec>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe7c 	bl	8000588 <__aeabi_f2d>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4822      	ldr	r0, [pc, #136]	@ (8001920 <main+0x1f8>)
 8001896:	f00a fdb1 	bl	800c3fc <iprintf>
      printf("offset= %ld\r\n", (long)hx.offset);
 800189a:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <main+0x1ec>)
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	4619      	mov	r1, r3
 80018a0:	4820      	ldr	r0, [pc, #128]	@ (8001924 <main+0x1fc>)
 80018a2:	f00a fdab 	bl	800c3fc <iprintf>

      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80018a6:	2104      	movs	r1, #4
 80018a8:	481f      	ldr	r0, [pc, #124]	@ (8001928 <main+0x200>)
 80018aa:	f003 fce3 	bl	8005274 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

      // loadcell (water)
      float prev = 0.0f;
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	643b      	str	r3, [r7, #64]	@ 0x40
      int   stable_cnt = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  while (1)
  {
	  generate_uuid(current_event_uuid); //    UUID  
 80018b8:	4809      	ldr	r0, [pc, #36]	@ (80018e0 <main+0x1b8>)
 80018ba:	f000 fc0b 	bl	80020d4 <generate_uuid>
	  	  //     , current_event_uuid   
	        CupSystem_Update();
 80018be:	f7ff fb8f 	bl	8000fe0 <CupSystem_Update>
	        HAL_Delay(50);
 80018c2:	2032      	movs	r0, #50	@ 0x32
 80018c4:	f001 fb36 	bl	8002f34 <HAL_Delay>
//
////	  // 
//	  printf("IR : %d", isIRTriggered);
	  if (isIRTriggered == 1) {
 80018c8:	4b18      	ldr	r3, [pc, #96]	@ (800192c <main+0x204>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d173      	bne.n	80019b8 <main+0x290>
	  		  // IR      
	  		  generate_uuid(current_event_uuid);
 80018d0:	4803      	ldr	r0, [pc, #12]	@ (80018e0 <main+0x1b8>)
 80018d2:	f000 fbff 	bl	80020d4 <generate_uuid>

	  		  // 1 20  (50ms )
	  		  for(int i = 0; i < SAMPLES_PER_EVENT; i++) {
 80018d6:	2300      	movs	r3, #0
 80018d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018da:	e065      	b.n	80019a8 <main+0x280>
 80018dc:	200005d8 	.word	0x200005d8
 80018e0:	200005dc 	.word	0x200005dc
 80018e4:	20000604 	.word	0x20000604
 80018e8:	20000780 	.word	0x20000780
 80018ec:	0800e6d8 	.word	0x0800e6d8
 80018f0:	200007e4 	.word	0x200007e4
 80018f4:	200004b8 	.word	0x200004b8
 80018f8:	0800e6e8 	.word	0x0800e6e8
 80018fc:	42960000 	.word	0x42960000
 8001900:	0800e70c 	.word	0x0800e70c
 8001904:	cccccccd 	.word	0xcccccccd
 8001908:	0800e734 	.word	0x0800e734
 800190c:	40020400 	.word	0x40020400
 8001910:	40020000 	.word	0x40020000
 8001914:	200010fc 	.word	0x200010fc
 8001918:	43e20000 	.word	0x43e20000
 800191c:	20000530 	.word	0x20000530
 8001920:	0800e758 	.word	0x0800e758
 8001924:	0800e768 	.word	0x0800e768
 8001928:	20000590 	.word	0x20000590
 800192c:	20001218 	.word	0x20001218
	  			  uint32_t startTime = HAL_GetTick();
 8001930:	f001 faf4 	bl	8002f1c <HAL_GetTick>
 8001934:	62b8      	str	r0, [r7, #40]	@ 0x28

	  			  //   
	  			  status = VL53L0X_SingleMeasurement(&vl53l0x_device, &RangingData);
 8001936:	499a      	ldr	r1, [pc, #616]	@ (8001ba0 <main+0x478>)
 8001938:	489a      	ldr	r0, [pc, #616]	@ (8001ba4 <main+0x47c>)
 800193a:	f001 fa3f 	bl	8002dbc <VL53L0X_SingleMeasurement>
 800193e:	4603      	mov	r3, r0
 8001940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	  			  if(status == VL53L0X_ERROR_NONE && RangingData.RangeStatus == 0) {
 8001944:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001948:	2b00      	cmp	r3, #0
 800194a:	d11b      	bne.n	8001984 <main+0x25c>
 800194c:	4b94      	ldr	r3, [pc, #592]	@ (8001ba0 <main+0x478>)
 800194e:	7e1b      	ldrb	r3, [r3, #24]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d117      	bne.n	8001984 <main+0x25c>
	  				  samples[i].timeMsec = i * SAMPLE_INTERVAL_MS;
 8001954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001956:	b29b      	uxth	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	0092      	lsls	r2, r2, #2
 800195c:	4413      	add	r3, r2
 800195e:	461a      	mov	r2, r3
 8001960:	0091      	lsls	r1, r2, #2
 8001962:	461a      	mov	r2, r3
 8001964:	460b      	mov	r3, r1
 8001966:	4413      	add	r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	b299      	uxth	r1, r3
 800196c:	4a8e      	ldr	r2, [pc, #568]	@ (8001ba8 <main+0x480>)
 800196e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001970:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
	  				  samples[i].distanceMm = RangingData.RangeMilliMeter; //      
 8001974:	4b8a      	ldr	r3, [pc, #552]	@ (8001ba0 <main+0x478>)
 8001976:	8919      	ldrh	r1, [r3, #8]
 8001978:	4a8b      	ldr	r2, [pc, #556]	@ (8001ba8 <main+0x480>)
 800197a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	4413      	add	r3, r2
 8001980:	460a      	mov	r2, r1
 8001982:	805a      	strh	r2, [r3, #2]
	  			  }

	  			  // 50ms  
	  			  uint32_t elapsed = HAL_GetTick() - startTime;
 8001984:	f001 faca 	bl	8002f1c <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
	  			  if(elapsed < SAMPLE_INTERVAL_MS) {
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	2b31      	cmp	r3, #49	@ 0x31
 8001994:	d805      	bhi.n	80019a2 <main+0x27a>
	  				  HAL_Delay(SAMPLE_INTERVAL_MS - elapsed);
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	f1c3 0332 	rsb	r3, r3, #50	@ 0x32
 800199c:	4618      	mov	r0, r3
 800199e:	f001 fac9 	bl	8002f34 <HAL_Delay>
	  		  for(int i = 0; i < SAMPLES_PER_EVENT; i++) {
 80019a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019a4:	3301      	adds	r3, #1
 80019a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019aa:	2b13      	cmp	r3, #19
 80019ac:	ddc0      	ble.n	8001930 <main+0x208>
	  			  }
	  		  }

	  		  //      
	  		  SendLaserDataToServer();
 80019ae:	f000 fbd5 	bl	800215c <SendLaserDataToServer>

	  		  isIRTriggered = 0;
 80019b2:	4b7e      	ldr	r3, [pc, #504]	@ (8001bac <main+0x484>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
	  	  }
//	  	  HAL_Delay(50);

	  // ultra
	  // 1)  
	  	  float dist = Ultra_GetDistance_CM();
 80019b8:	f000 fefa 	bl	80027b0 <Ultra_GetDistance_CM>
 80019bc:	ed87 0a08 	vstr	s0, [r7, #32]

	  	  if (dist > 0.0f && bin_height > 0.0f) {
 80019c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80019c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019cc:	f340 809e 	ble.w	8001b0c <main+0x3e4>
 80019d0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	f340 8096 	ble.w	8001b0c <main+0x3e4>
	  		  // 2)  
	  		  float fill = (1.0f - (dist / bin_height)) * 100.0f;
 80019e0:	edd7 6a08 	vldr	s13, [r7, #32]
 80019e4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80019e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f4:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8001bb0 <main+0x488>
 80019f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	  	      if (fill < 0.0f)   fill = 0.0f;
 8001a00:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0c:	d502      	bpl.n	8001a14 <main+0x2ec>
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	637b      	str	r3, [r7, #52]	@ 0x34
	  	      if (fill > 100.0f) fill = 100.0f;
 8001a14:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a18:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001bb0 <main+0x488>
 8001a1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	dd01      	ble.n	8001a2a <main+0x302>
 8001a26:	4b63      	ldr	r3, [pc, #396]	@ (8001bb4 <main+0x48c>)
 8001a28:	637b      	str	r3, [r7, #52]	@ 0x34

	  	      // 3)   x10   
	  	      uint32_t d10 = (uint32_t)(dist * 10.0f + 0.5f);
 8001a2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a2e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a36:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a42:	ee17 3a90 	vmov	r3, s15
 8001a46:	61fb      	str	r3, [r7, #28]
	  	      uint32_t f10 = (uint32_t)(fill * 10.0f + 0.5f);
 8001a48:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a4c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a54:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a60:	ee17 3a90 	vmov	r3, s15
 8001a64:	61bb      	str	r3, [r7, #24]

	  	      if (isIRTriggered) { //     ( )
 8001a66:	4b51      	ldr	r3, [pc, #324]	@ (8001bac <main+0x484>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d027      	beq.n	8001abe <main+0x396>
	  	    	  //     UUID  
	  	    	  // : {"binId":1,"uuid":"550e84...","distanceCm":30.3,"fillRate":60.6}
	  	          printf("{\"binId\":%d,\"uuid\":\"%s\",\"distanceCm\":%lu.%lu,\"fillRate\":%lu.%lu}\r\n", BIN_ID, current_event_uuid, d10 / 10U, d10 % 10U, f10 / 10U, f10 % 10U);
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	4a51      	ldr	r2, [pc, #324]	@ (8001bb8 <main+0x490>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	08dd      	lsrs	r5, r3, #3
 8001a78:	69f9      	ldr	r1, [r7, #28]
 8001a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8001bb8 <main+0x490>)
 8001a7c:	fba3 2301 	umull	r2, r3, r3, r1
 8001a80:	08da      	lsrs	r2, r3, #3
 8001a82:	4613      	mov	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	1aca      	subs	r2, r1, r3
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	494a      	ldr	r1, [pc, #296]	@ (8001bb8 <main+0x490>)
 8001a90:	fba1 1303 	umull	r1, r3, r1, r3
 8001a94:	08dc      	lsrs	r4, r3, #3
 8001a96:	69b8      	ldr	r0, [r7, #24]
 8001a98:	4b47      	ldr	r3, [pc, #284]	@ (8001bb8 <main+0x490>)
 8001a9a:	fba3 1300 	umull	r1, r3, r3, r0
 8001a9e:	08d9      	lsrs	r1, r3, #3
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	1ac1      	subs	r1, r0, r3
 8001aaa:	9102      	str	r1, [sp, #8]
 8001aac:	9401      	str	r4, [sp, #4]
 8001aae:	9200      	str	r2, [sp, #0]
 8001ab0:	462b      	mov	r3, r5
 8001ab2:	4a42      	ldr	r2, [pc, #264]	@ (8001bbc <main+0x494>)
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	4842      	ldr	r0, [pc, #264]	@ (8001bc0 <main+0x498>)
 8001ab8:	f00a fca0 	bl	800c3fc <iprintf>
	  	  if (dist > 0.0f && bin_height > 0.0f) {
 8001abc:	e029      	b.n	8001b12 <main+0x3ea>
	  	      }
	  	      else {
	  	          //     LIVE UUID 
	  		    	  printf("{\"binId\":%d,\"distanceCm\":%lu.%lu,\"fillRate\":%lu.%lu}\r\n", BIN_ID, d10 / 10U, d10 % 10U, f10 / 10U, f10 % 10U);
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8001bb8 <main+0x490>)
 8001ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac6:	08dd      	lsrs	r5, r3, #3
 8001ac8:	69fa      	ldr	r2, [r7, #28]
 8001aca:	4b3b      	ldr	r3, [pc, #236]	@ (8001bb8 <main+0x490>)
 8001acc:	fba3 1302 	umull	r1, r3, r3, r2
 8001ad0:	08d9      	lsrs	r1, r3, #3
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	1ad1      	subs	r1, r2, r3
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	4a36      	ldr	r2, [pc, #216]	@ (8001bb8 <main+0x490>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	08dc      	lsrs	r4, r3, #3
 8001ae6:	69b8      	ldr	r0, [r7, #24]
 8001ae8:	4b33      	ldr	r3, [pc, #204]	@ (8001bb8 <main+0x490>)
 8001aea:	fba3 2300 	umull	r2, r3, r3, r0
 8001aee:	08da      	lsrs	r2, r3, #3
 8001af0:	4613      	mov	r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4413      	add	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	1ac2      	subs	r2, r0, r3
 8001afa:	9201      	str	r2, [sp, #4]
 8001afc:	9400      	str	r4, [sp, #0]
 8001afe:	460b      	mov	r3, r1
 8001b00:	462a      	mov	r2, r5
 8001b02:	2101      	movs	r1, #1
 8001b04:	482f      	ldr	r0, [pc, #188]	@ (8001bc4 <main+0x49c>)
 8001b06:	f00a fc79 	bl	800c3fc <iprintf>
	  	  if (dist > 0.0f && bin_height > 0.0f) {
 8001b0a:	e002      	b.n	8001b12 <main+0x3ea>
	  	      }
	  	  }
	  	  else {
	  	        //     ( JSON     )
	  	        printf("Timeout\r\n");
 8001b0c:	482e      	ldr	r0, [pc, #184]	@ (8001bc8 <main+0x4a0>)
 8001b0e:	f00a fcdd 	bl	800c4cc <puts>
	  	  }

	  	  HAL_Delay(200);   // 0.2 
 8001b12:	20c8      	movs	r0, #200	@ 0xc8
 8001b14:	f001 fa0e 	bl	8002f34 <HAL_Delay>

	  // loadcell(water+cup)
	        // raw 
				int32_t raw = HX711_ReadRaw(&hx);
 8001b18:	482c      	ldr	r0, [pc, #176]	@ (8001bcc <main+0x4a4>)
 8001b1a:	f7ff fb16 	bl	800114a <HX711_ReadRaw>
 8001b1e:	6178      	str	r0, [r7, #20]

				// / 
				if (is_saturated(raw)) {
 8001b20:	6978      	ldr	r0, [r7, #20]
 8001b22:	f7ff fdd3 	bl	80016cc <is_saturated>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <main+0x40c>
				  //   
				  HAL_Delay(50);
 8001b2c:	2032      	movs	r0, #50	@ 0x32
 8001b2e:	f001 fa01 	bl	8002f34 <HAL_Delay>
				  continue;
 8001b32:	e0c9      	b.n	8001cc8 <main+0x5a0>
				}

				//  
				int32_t net = raw - hx.offset;
 8001b34:	4b25      	ldr	r3, [pc, #148]	@ (8001bcc <main+0x4a4>)
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	613b      	str	r3, [r7, #16]
				float w = (hx.scale == 0.0f) ? 0.0f : (float)net / hx.scale;
 8001b3e:	4b23      	ldr	r3, [pc, #140]	@ (8001bcc <main+0x4a4>)
 8001b40:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b44:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4c:	d00a      	beq.n	8001b64 <main+0x43c>
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b58:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <main+0x4a4>)
 8001b5a:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b62:	e001      	b.n	8001b68 <main+0x440>
 8001b64:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8001bd0 <main+0x4a8>
 8001b68:	edc7 7a03 	vstr	s15, [r7, #12]

				//  (/Tare        X)
				float w_filt = avg_push(w);
 8001b6c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b70:	f7ff fd52 	bl	8001618 <avg_push>
 8001b74:	ed87 0a02 	vstr	s0, [r7, #8]

				//   ( )
				if (fabsf(w_filt - prev) < STABLE_THRESHOLD)
 8001b78:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b7c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001b80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b84:	eef0 7ae7 	vabs.f32	s15, s15
 8001b88:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b94:	d51e      	bpl.n	8001bd4 <main+0x4ac>
					stable_cnt++;
 8001b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b98:	3301      	adds	r3, #1
 8001b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b9c:	e01c      	b.n	8001bd8 <main+0x4b0>
 8001b9e:	bf00      	nop
 8001ba0:	20000764 	.word	0x20000764
 8001ba4:	20000604 	.word	0x20000604
 8001ba8:	200010ac 	.word	0x200010ac
 8001bac:	20001218 	.word	0x20001218
 8001bb0:	42c80000 	.word	0x42c80000
 8001bb4:	42c80000 	.word	0x42c80000
 8001bb8:	cccccccd 	.word	0xcccccccd
 8001bbc:	200005dc 	.word	0x200005dc
 8001bc0:	0800e778 	.word	0x0800e778
 8001bc4:	0800e7bc 	.word	0x0800e7bc
 8001bc8:	0800e7f4 	.word	0x0800e7f4
 8001bcc:	200010fc 	.word	0x200010fc
 8001bd0:	00000000 	.word	0x00000000
				else
					stable_cnt = 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
				prev = w_filt;
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	643b      	str	r3, [r7, #64]	@ 0x40

				//     ()
//		//		printf("#%lu w=%.2f g (filt)\r\n", ++seq, w_filt);

				// ======= STABLE ON ( ) =======
				if (!is_stable && stable_cnt >= STABLE_COUNT) {
 8001bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8001ccc <main+0x5a4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d11c      	bne.n	8001c1e <main+0x4f6>
 8001be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	dd19      	ble.n	8001c1e <main+0x4f6>
					is_stable = 1;
 8001bea:	4b38      	ldr	r3, [pc, #224]	@ (8001ccc <main+0x5a4>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	601a      	str	r2, [r3, #0]
					stable_weight = w_filt;
 8001bf0:	4a37      	ldr	r2, [pc, #220]	@ (8001cd0 <main+0x5a8>)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	6013      	str	r3, [r2, #0]

					//     ( )
					if (stable_weight <= 0.0f) {
 8001bf6:	4b36      	ldr	r3, [pc, #216]	@ (8001cd0 <main+0x5a8>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c04:	d90b      	bls.n	8001c1e <main+0x4f6>
						//   
					} else {
						// IR   UUID   
						if (current_event_uuid[0] != '\0') {
 8001c06:	4b33      	ldr	r3, [pc, #204]	@ (8001cd4 <main+0x5ac>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d007      	beq.n	8001c1e <main+0x4f6>
							SendLoadcellDataToServer(stable_weight, current_event_uuid);
 8001c0e:	4b30      	ldr	r3, [pc, #192]	@ (8001cd0 <main+0x5a8>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	482f      	ldr	r0, [pc, #188]	@ (8001cd4 <main+0x5ac>)
 8001c16:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1a:	f000 fb03 	bl	8002224 <SendLoadcellDataToServer>
						}
					}
				}

				// ======= STABLE OFF =======
				if (is_stable && fabsf(w_filt - stable_weight) > STABLE_THRESHOLD) {
 8001c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ccc <main+0x5a4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d022      	beq.n	8001c6c <main+0x544>
 8001c26:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd0 <main+0x5a8>)
 8001c28:	edd3 7a00 	vldr	s15, [r3]
 8001c2c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c34:	eef0 7ae7 	vabs.f32	s15, s15
 8001c38:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001c3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c44:	dd12      	ble.n	8001c6c <main+0x544>
					is_stable = 0;
 8001c46:	4b21      	ldr	r3, [pc, #132]	@ (8001ccc <main+0x5a4>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

					if (w_filt > 0.0f && current_event_uuid[0] != '\0') {
 8001c4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c58:	dd08      	ble.n	8001c6c <main+0x544>
 8001c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd4 <main+0x5ac>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <main+0x544>
						SendLoadcellDataToServer(w_filt, current_event_uuid);
 8001c62:	481c      	ldr	r0, [pc, #112]	@ (8001cd4 <main+0x5ac>)
 8001c64:	ed97 0a02 	vldr	s0, [r7, #8]
 8001c68:	f000 fadc 	bl	8002224 <SendLoadcellDataToServer>
					}
				}

				// ======= LIVE   (   ) =======
				uint32_t current_time = HAL_GetTick();
 8001c6c:	f001 f956 	bl	8002f1c <HAL_GetTick>
 8001c70:	6078      	str	r0, [r7, #4]
				if (current_time - last_live_send_time >= LIVE_SEND_INTERVAL_MS) {
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <main+0x5b0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d907      	bls.n	8001c92 <main+0x56a>
					// LIVE   (  )
					SendLoadcellDataToServer(w_filt, "LIVE");
 8001c82:	4816      	ldr	r0, [pc, #88]	@ (8001cdc <main+0x5b4>)
 8001c84:	ed97 0a02 	vldr	s0, [r7, #8]
 8001c88:	f000 facc 	bl	8002224 <SendLoadcellDataToServer>
					last_live_send_time = current_time;
 8001c8c:	4a12      	ldr	r2, [pc, #72]	@ (8001cd8 <main+0x5b0>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6013      	str	r3, [r2, #0]
				}

	  	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 5);
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <main+0x5b8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2205      	movs	r2, #5
 8001c98:	639a      	str	r2, [r3, #56]	@ 0x38
	  			HAL_Delay(1000); // 1 
 8001c9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c9e:	f001 f949 	bl	8002f34 <HAL_Delay>

	  			// 90 (1.5ms , CCR = 15) 
	  			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 15);
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce0 <main+0x5b8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	639a      	str	r2, [r3, #56]	@ 0x38
	  			HAL_Delay(1000); // 1 
 8001caa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cae:	f001 f941 	bl	8002f34 <HAL_Delay>

	  			// 180 (2.5ms , CCR = 25) 
	  			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 25);
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <main+0x5b8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2219      	movs	r2, #25
 8001cb8:	639a      	str	r2, [r3, #56]	@ 0x38
	  			HAL_Delay(1000); // 1 
 8001cba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cbe:	f001 f939 	bl	8002f34 <HAL_Delay>

	  	isIRTriggered = 0;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <main+0x5bc>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
  {
 8001cc8:	e5f6      	b.n	80018b8 <main+0x190>
 8001cca:	bf00      	nop
 8001ccc:	20000534 	.word	0x20000534
 8001cd0:	20000538 	.word	0x20000538
 8001cd4:	200005dc 	.word	0x200005dc
 8001cd8:	20001214 	.word	0x20001214
 8001cdc:	0800e800 	.word	0x0800e800
 8001ce0:	20000590 	.word	0x20000590
 8001ce4:	20001218 	.word	0x20001218

08001ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b094      	sub	sp, #80	@ 0x50
 8001cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	2234      	movs	r2, #52	@ 0x34
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f00a fbf0 	bl	800c4dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cfc:	f107 0308 	add.w	r3, r7, #8
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <SystemClock_Config+0xd4>)
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	4a29      	ldr	r2, [pc, #164]	@ (8001dbc <SystemClock_Config+0xd4>)
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1c:	4b27      	ldr	r3, [pc, #156]	@ (8001dbc <SystemClock_Config+0xd4>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d28:	2300      	movs	r3, #0
 8001d2a:	603b      	str	r3, [r7, #0]
 8001d2c:	4b24      	ldr	r3, [pc, #144]	@ (8001dc0 <SystemClock_Config+0xd8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d34:	4a22      	ldr	r2, [pc, #136]	@ (8001dc0 <SystemClock_Config+0xd8>)
 8001d36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d3a:	6013      	str	r3, [r2, #0]
 8001d3c:	4b20      	ldr	r3, [pc, #128]	@ (8001dc0 <SystemClock_Config+0xd8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d44:	603b      	str	r3, [r7, #0]
 8001d46:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d50:	2310      	movs	r3, #16
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d54:	2302      	movs	r3, #2
 8001d56:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d5c:	2310      	movs	r3, #16
 8001d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d60:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001d64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d66:	2304      	movs	r3, #4
 8001d68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	4618      	mov	r0, r3
 8001d78:	f002 ff36 	bl	8004be8 <HAL_RCC_OscConfig>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d82:	f000 fa8d 	bl	80022a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d86:	230f      	movs	r3, #15
 8001d88:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d9c:	f107 0308 	add.w	r3, r7, #8
 8001da0:	2102      	movs	r1, #2
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 fbd6 	bl	8004554 <HAL_RCC_ClockConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001dae:	f000 fa77 	bl	80022a0 <Error_Handler>
  }
}
 8001db2:	bf00      	nop
 8001db4:	3750      	adds	r7, #80	@ 0x50
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40007000 	.word	0x40007000

08001dc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001dca:	4a13      	ldr	r2, [pc, #76]	@ (8001e18 <MX_I2C1_Init+0x54>)
 8001dcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001dd0:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <MX_I2C1_Init+0x58>)
 8001dd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001de2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001de6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e00:	4804      	ldr	r0, [pc, #16]	@ (8001e14 <MX_I2C1_Init+0x50>)
 8001e02:	f001 fb93 	bl	800352c <HAL_I2C_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e0c:	f000 fa48 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	2000053c 	.word	0x2000053c
 8001e18:	40005400 	.word	0x40005400
 8001e1c:	000186a0 	.word	0x000186a0

08001e20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	@ 0x38
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e34:	f107 0320 	add.w	r3, r7, #32
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	615a      	str	r2, [r3, #20]
 8001e4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e50:	4b2d      	ldr	r3, [pc, #180]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001e58:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e5a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001e5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e60:	4b29      	ldr	r3, [pc, #164]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 8001e66:	4b28      	ldr	r3, [pc, #160]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e68:	22c7      	movs	r2, #199	@ 0xc7
 8001e6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6c:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e72:	4b25      	ldr	r3, [pc, #148]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e78:	4823      	ldr	r0, [pc, #140]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e7a:	f003 f953 	bl	8005124 <HAL_TIM_Base_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e84:	f000 fa0c 	bl	80022a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e92:	4619      	mov	r1, r3
 8001e94:	481c      	ldr	r0, [pc, #112]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001e96:	f003 fc67 	bl	8005768 <HAL_TIM_ConfigClockSource>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ea0:	f000 f9fe 	bl	80022a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ea4:	4818      	ldr	r0, [pc, #96]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001ea6:	f003 f98c 	bl	80051c2 <HAL_TIM_PWM_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001eb0:	f000 f9f6 	bl	80022a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ebc:	f107 0320 	add.w	r3, r7, #32
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4811      	ldr	r0, [pc, #68]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001ec4:	f004 f860 	bl	8005f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001ece:	f000 f9e7 	bl	80022a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed2:	2360      	movs	r3, #96	@ 0x60
 8001ed4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 15;
 8001ed6:	230f      	movs	r3, #15
 8001ed8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	2204      	movs	r2, #4
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4807      	ldr	r0, [pc, #28]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001eea:	f003 fb7b 	bl	80055e4 <HAL_TIM_PWM_ConfigChannel>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001ef4:	f000 f9d4 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ef8:	4803      	ldr	r0, [pc, #12]	@ (8001f08 <MX_TIM2_Init+0xe8>)
 8001efa:	f000 fa6d 	bl	80023d8 <HAL_TIM_MspPostInit>

}
 8001efe:	bf00      	nop
 8001f00:	3738      	adds	r7, #56	@ 0x38
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000590 	.word	0x20000590

08001f0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f10:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f12:	4a12      	ldr	r2, [pc, #72]	@ (8001f5c <MX_USART2_UART_Init+0x50>)
 8001f14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f16:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f24:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f30:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f32:	220c      	movs	r2, #12
 8001f34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f36:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3c:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f42:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <MX_USART2_UART_Init+0x4c>)
 8001f44:	f004 f8b0 	bl	80060a8 <HAL_UART_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f4e:	f000 f9a7 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200004b8 	.word	0x200004b8
 8001f5c:	40004400 	.word	0x40004400

08001f60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	@ 0x28
 8001f64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
 8001f70:	609a      	str	r2, [r3, #8]
 8001f72:	60da      	str	r2, [r3, #12]
 8001f74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	4b52      	ldr	r3, [pc, #328]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	4a51      	ldr	r2, [pc, #324]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f86:	4b4f      	ldr	r3, [pc, #316]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	f003 0304 	and.w	r3, r3, #4
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	4b4b      	ldr	r3, [pc, #300]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	4a4a      	ldr	r2, [pc, #296]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa2:	4b48      	ldr	r3, [pc, #288]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	4b44      	ldr	r3, [pc, #272]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	4a43      	ldr	r2, [pc, #268]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fbe:	4b41      	ldr	r3, [pc, #260]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
 8001fce:	4b3d      	ldr	r3, [pc, #244]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a3c      	ldr	r2, [pc, #240]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fd4:	f043 0302 	orr.w	r3, r3, #2
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b3a      	ldr	r3, [pc, #232]	@ (80020c4 <MX_GPIO_Init+0x164>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG_Pin, GPIO_PIN_RESET);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001fec:	4836      	ldr	r0, [pc, #216]	@ (80020c8 <MX_GPIO_Init+0x168>)
 8001fee:	f001 fa83 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_5, GPIO_PIN_RESET);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001ff8:	4834      	ldr	r0, [pc, #208]	@ (80020cc <MX_GPIO_Init+0x16c>)
 8001ffa:	f001 fa7d 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ffe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002004:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800200e:	f107 0314 	add.w	r3, r7, #20
 8002012:	4619      	mov	r1, r3
 8002014:	482e      	ldr	r0, [pc, #184]	@ (80020d0 <MX_GPIO_Init+0x170>)
 8002016:	f001 f8c3 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800201a:	2313      	movs	r3, #19
 800201c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800201e:	2300      	movs	r3, #0
 8002020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002022:	2301      	movs	r3, #1
 8002024:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	4826      	ldr	r0, [pc, #152]	@ (80020c8 <MX_GPIO_Init+0x168>)
 800202e:	f001 f8b7 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002032:	2320      	movs	r3, #32
 8002034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002036:	2301      	movs	r3, #1
 8002038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203e:	2300      	movs	r3, #0
 8002040:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002042:	f107 0314 	add.w	r3, r7, #20
 8002046:	4619      	mov	r1, r3
 8002048:	481f      	ldr	r0, [pc, #124]	@ (80020c8 <MX_GPIO_Init+0x168>)
 800204a:	f001 f8a9 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_5;
 800204e:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8002052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002054:	2301      	movs	r3, #1
 8002056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4819      	ldr	r0, [pc, #100]	@ (80020cc <MX_GPIO_Init+0x16c>)
 8002068:	f001 f89a 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 800206c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002076:	2302      	movs	r3, #2
 8002078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	4811      	ldr	r0, [pc, #68]	@ (80020c8 <MX_GPIO_Init+0x168>)
 8002082:	f001 f88d 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8002086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800208a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208c:	2301      	movs	r3, #1
 800208e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002094:	2302      	movs	r3, #2
 8002096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	4619      	mov	r1, r3
 800209e:	480a      	ldr	r0, [pc, #40]	@ (80020c8 <MX_GPIO_Init+0x168>)
 80020a0:	f001 f87e 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020a4:	2310      	movs	r3, #16
 80020a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	4619      	mov	r1, r3
 80020b6:	4805      	ldr	r0, [pc, #20]	@ (80020cc <MX_GPIO_Init+0x16c>)
 80020b8:	f001 f872 	bl	80031a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020bc:	bf00      	nop
 80020be:	3728      	adds	r7, #40	@ 0x28
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40020000 	.word	0x40020000
 80020cc:	40020400 	.word	0x40020400
 80020d0:	40020800 	.word	0x40020800

080020d4 <generate_uuid>:

/* USER CODE BEGIN 4 */
void generate_uuid(char *uuid_str) {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08c      	sub	sp, #48	@ 0x30
 80020d8:	af06      	add	r7, sp, #24
 80020da:	6078      	str	r0, [r7, #4]
    uint32_t timestamp = HAL_GetTick();  //    (ms)
 80020dc:	f000 ff1e 	bl	8002f1c <HAL_GetTick>
 80020e0:	6178      	str	r0, [r7, #20]
    uint32_t counter = uuid_counter++;
 80020e2:	4b19      	ldr	r3, [pc, #100]	@ (8002148 <generate_uuid+0x74>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	4917      	ldr	r1, [pc, #92]	@ (8002148 <generate_uuid+0x74>)
 80020ea:	600a      	str	r2, [r1, #0]
 80020ec:	613b      	str	r3, [r7, #16]

    uint32_t rand1 = (timestamp * 1103515245 + 12345) & 0x7FFFFFFF;
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	4a16      	ldr	r2, [pc, #88]	@ (800214c <generate_uuid+0x78>)
 80020f2:	fb02 f303 	mul.w	r3, r2, r3
 80020f6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80020fa:	3339      	adds	r3, #57	@ 0x39
 80020fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002100:	60fb      	str	r3, [r7, #12]
    uint32_t rand2 = (counter * 1664525 + 1013904223) & 0x7FFFFFFF;
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <generate_uuid+0x7c>)
 8002106:	fb03 f202 	mul.w	r2, r3, r2
 800210a:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <generate_uuid+0x80>)
 800210c:	4413      	add	r3, r2
 800210e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002112:	60bb      	str	r3, [r7, #8]

    // xxxxxxxx-xxxx-xxxx-xxxx-xxxxxxxxxxxx
    snprintf(uuid_str, 37, "%08lx-%04x-%04lx-%04lx-%08lx%04x",
        timestamp,                    // 8: 
        (uint16_t)(counter & 0xFFFF), // 4: 
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	b29b      	uxth	r3, r3
    snprintf(uuid_str, 37, "%08lx-%04x-%04lx-%04lx-%08lx%04x",
 8002118:	4618      	mov	r0, r3
        (rand1 >> 16) & 0xFFFF,       // 4: 1
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	0c1b      	lsrs	r3, r3, #16
    snprintf(uuid_str, 37, "%08lx-%04x-%04lx-%04lx-%08lx%04x",
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	b292      	uxth	r2, r2
        rand2 & 0xFFFF,               // 4: 2
        rand1,                        // 8: 1 
        (uint16_t)(rand2 >> 16)       // 4: 2
 8002122:	68b9      	ldr	r1, [r7, #8]
 8002124:	0c09      	lsrs	r1, r1, #16
 8002126:	b289      	uxth	r1, r1
    snprintf(uuid_str, 37, "%08lx-%04x-%04lx-%04lx-%08lx%04x",
 8002128:	9104      	str	r1, [sp, #16]
 800212a:	68f9      	ldr	r1, [r7, #12]
 800212c:	9103      	str	r1, [sp, #12]
 800212e:	9202      	str	r2, [sp, #8]
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	9000      	str	r0, [sp, #0]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	4a08      	ldr	r2, [pc, #32]	@ (8002158 <generate_uuid+0x84>)
 8002138:	2125      	movs	r1, #37	@ 0x25
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f00a f838 	bl	800c1b0 <sniprintf>
    );
}
 8002140:	bf00      	nop
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	200005d8 	.word	0x200005d8
 800214c:	41c64e6d 	.word	0x41c64e6d
 8002150:	0019660d 	.word	0x0019660d
 8002154:	3c6ef35f 	.word	0x3c6ef35f
 8002158:	0800e808 	.word	0x0800e808

0800215c <SendLaserDataToServer>:

void SendLaserDataToServer(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
    int offset = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]

    offset += sprintf(laser_buffer + offset, "{\"uuid\":\"%s\",\"binId\":1,\"binWidthMm\":%d,\"samples\":[", current_event_uuid, BIN_WIDTH_MM);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a26      	ldr	r2, [pc, #152]	@ (8002204 <SendLaserDataToServer+0xa8>)
 800216a:	1898      	adds	r0, r3, r2
 800216c:	23c8      	movs	r3, #200	@ 0xc8
 800216e:	4a26      	ldr	r2, [pc, #152]	@ (8002208 <SendLaserDataToServer+0xac>)
 8002170:	4926      	ldr	r1, [pc, #152]	@ (800220c <SendLaserDataToServer+0xb0>)
 8002172:	f00a f85f 	bl	800c234 <siprintf>
 8002176:	4602      	mov	r2, r0
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4413      	add	r3, r2
 800217c:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < SAMPLES_PER_EVENT; i++) {
 800217e:	2300      	movs	r3, #0
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	e025      	b.n	80021d0 <SendLaserDataToServer+0x74>
        offset += sprintf(laser_buffer + offset, "{\"timeMsec\":%d,\"distanceMm\":%d}",
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a1f      	ldr	r2, [pc, #124]	@ (8002204 <SendLaserDataToServer+0xa8>)
 8002188:	1898      	adds	r0, r3, r2
                samples[i].timeMsec, samples[i].distanceMm);
 800218a:	4a21      	ldr	r2, [pc, #132]	@ (8002210 <SendLaserDataToServer+0xb4>)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
        offset += sprintf(laser_buffer + offset, "{\"timeMsec\":%d,\"distanceMm\":%d}",
 8002192:	4619      	mov	r1, r3
                samples[i].timeMsec, samples[i].distanceMm);
 8002194:	4a1e      	ldr	r2, [pc, #120]	@ (8002210 <SendLaserDataToServer+0xb4>)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	885b      	ldrh	r3, [r3, #2]
        offset += sprintf(laser_buffer + offset, "{\"timeMsec\":%d,\"distanceMm\":%d}",
 800219e:	460a      	mov	r2, r1
 80021a0:	491c      	ldr	r1, [pc, #112]	@ (8002214 <SendLaserDataToServer+0xb8>)
 80021a2:	f00a f847 	bl	800c234 <siprintf>
 80021a6:	4602      	mov	r2, r0
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4413      	add	r3, r2
 80021ac:	607b      	str	r3, [r7, #4]

        if(i < SAMPLES_PER_EVENT - 1) {
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	2b12      	cmp	r3, #18
 80021b2:	dc0a      	bgt.n	80021ca <SendLaserDataToServer+0x6e>
            offset += sprintf(laser_buffer + offset, ",");
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a13      	ldr	r2, [pc, #76]	@ (8002204 <SendLaserDataToServer+0xa8>)
 80021b8:	4413      	add	r3, r2
 80021ba:	4917      	ldr	r1, [pc, #92]	@ (8002218 <SendLaserDataToServer+0xbc>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f00a f839 	bl	800c234 <siprintf>
 80021c2:	4602      	mov	r2, r0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4413      	add	r3, r2
 80021c8:	607b      	str	r3, [r7, #4]
    for(int i = 0; i < SAMPLES_PER_EVENT; i++) {
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	3301      	adds	r3, #1
 80021ce:	603b      	str	r3, [r7, #0]
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	2b13      	cmp	r3, #19
 80021d4:	ddd6      	ble.n	8002184 <SendLaserDataToServer+0x28>
        }
    }

    offset += sprintf(laser_buffer + offset, "]}\r\n");
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <SendLaserDataToServer+0xa8>)
 80021da:	4413      	add	r3, r2
 80021dc:	490f      	ldr	r1, [pc, #60]	@ (800221c <SendLaserDataToServer+0xc0>)
 80021de:	4618      	mov	r0, r3
 80021e0:	f00a f828 	bl	800c234 <siprintf>
 80021e4:	4602      	mov	r2, r0
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	607b      	str	r3, [r7, #4]

    HAL_UART_Transmit(&huart2, (uint8_t*)laser_buffer, offset, 2000);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80021f4:	4903      	ldr	r1, [pc, #12]	@ (8002204 <SendLaserDataToServer+0xa8>)
 80021f6:	480a      	ldr	r0, [pc, #40]	@ (8002220 <SendLaserDataToServer+0xc4>)
 80021f8:	f003 ffa6 	bl	8006148 <HAL_UART_Transmit>
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	200008ac 	.word	0x200008ac
 8002208:	200005dc 	.word	0x200005dc
 800220c:	0800e82c 	.word	0x0800e82c
 8002210:	200010ac 	.word	0x200010ac
 8002214:	0800e860 	.word	0x0800e860
 8002218:	0800e880 	.word	0x0800e880
 800221c:	0800e884 	.word	0x0800e884
 8002220:	200004b8 	.word	0x200004b8

08002224 <SendLoadcellDataToServer>:

void SendLoadcellDataToServer(float weight, const char *uuid_type)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b087      	sub	sp, #28
 8002228:	af02      	add	r7, sp, #8
 800222a:	ed87 0a01 	vstr	s0, [r7, #4]
 800222e:	6038      	str	r0, [r7, #0]
    int offset = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]
    offset += sprintf(json_buffer + offset,
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4a0e      	ldr	r2, [pc, #56]	@ (8002270 <SendLoadcellDataToServer+0x4c>)
 8002238:	189c      	adds	r4, r3, r2
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7fe f9a4 	bl	8000588 <__aeabi_f2d>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	6839      	ldr	r1, [r7, #0]
 8002246:	9100      	str	r1, [sp, #0]
 8002248:	490a      	ldr	r1, [pc, #40]	@ (8002274 <SendLoadcellDataToServer+0x50>)
 800224a:	4620      	mov	r0, r4
 800224c:	f009 fff2 	bl	800c234 <siprintf>
 8002250:	4602      	mov	r2, r0
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4413      	add	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
                     "{\"weight\":%.2f,\"uuid\":\"%s\",\"type\":\"WATER\"}\r\n",
                     weight, uuid_type);

    HAL_UART_Transmit(&huart2, (uint8_t*)json_buffer, offset, 2000);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	b29a      	uxth	r2, r3
 800225c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002260:	4903      	ldr	r1, [pc, #12]	@ (8002270 <SendLoadcellDataToServer+0x4c>)
 8002262:	4805      	ldr	r0, [pc, #20]	@ (8002278 <SendLoadcellDataToServer+0x54>)
 8002264:	f003 ff70 	bl	8006148 <HAL_UART_Transmit>
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	bd90      	pop	{r4, r7, pc}
 8002270:	20001114 	.word	0x20001114
 8002274:	0800e88c 	.word	0x0800e88c
 8002278:	200004b8 	.word	0x200004b8

0800227c <__io_getchar>:
int __io_putchar(int ch) {
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
  return ch;
}

int __io_getchar(void) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
  uint8_t ch;
  HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 8002282:	1df9      	adds	r1, r7, #7
 8002284:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002288:	2201      	movs	r2, #1
 800228a:	4804      	ldr	r0, [pc, #16]	@ (800229c <__io_getchar+0x20>)
 800228c:	f003 ffe7 	bl	800625e <HAL_UART_Receive>
  return ch;
 8002290:	79fb      	ldrb	r3, [r7, #7]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200004b8 	.word	0x200004b8

080022a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022a4:	b672      	cpsid	i
}
 80022a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <Error_Handler+0x8>

080022ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c2:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	603b      	str	r3, [r7, #0]
 80022d2:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	4a08      	ldr	r2, [pc, #32]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_MspInit+0x4c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e6:	603b      	str	r3, [r7, #0]
 80022e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022ea:	2007      	movs	r0, #7
 80022ec:	f000 ff16 	bl	800311c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40023800 	.word	0x40023800

080022fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	@ 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a19      	ldr	r2, [pc, #100]	@ (8002380 <HAL_I2C_MspInit+0x84>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d12c      	bne.n	8002378 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a17      	ldr	r2, [pc, #92]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800233a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800233e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002340:	2312      	movs	r3, #18
 8002342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002348:	2303      	movs	r3, #3
 800234a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800234c:	2304      	movs	r3, #4
 800234e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	4619      	mov	r1, r3
 8002356:	480c      	ldr	r0, [pc, #48]	@ (8002388 <HAL_I2C_MspInit+0x8c>)
 8002358:	f000 ff22 	bl	80031a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800235c:	2300      	movs	r3, #0
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	4b08      	ldr	r3, [pc, #32]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 8002362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002364:	4a07      	ldr	r2, [pc, #28]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 8002366:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800236a:	6413      	str	r3, [r2, #64]	@ 0x40
 800236c:	4b05      	ldr	r3, [pc, #20]	@ (8002384 <HAL_I2C_MspInit+0x88>)
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002378:	bf00      	nop
 800237a:	3728      	adds	r7, #40	@ 0x28
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40005400 	.word	0x40005400
 8002384:	40023800 	.word	0x40023800
 8002388:	40020400 	.word	0x40020400

0800238c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800239c:	d115      	bne.n	80023ca <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <HAL_TIM_Base_MspInit+0x48>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	4a0b      	ldr	r2, [pc, #44]	@ (80023d4 <HAL_TIM_Base_MspInit+0x48>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ae:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <HAL_TIM_Base_MspInit+0x48>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2100      	movs	r1, #0
 80023be:	201c      	movs	r0, #28
 80023c0:	f000 feb7 	bl	8003132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023c4:	201c      	movs	r0, #28
 80023c6:	f000 fed0 	bl	800316a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40023800 	.word	0x40023800

080023d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 030c 	add.w	r3, r7, #12
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023f8:	d11d      	bne.n	8002436 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	4b10      	ldr	r3, [pc, #64]	@ (8002440 <HAL_TIM_MspPostInit+0x68>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	4a0f      	ldr	r2, [pc, #60]	@ (8002440 <HAL_TIM_MspPostInit+0x68>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6313      	str	r3, [r2, #48]	@ 0x30
 800240a:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <HAL_TIM_MspPostInit+0x68>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002416:	2308      	movs	r3, #8
 8002418:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2302      	movs	r3, #2
 800241c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2300      	movs	r3, #0
 8002424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002426:	2301      	movs	r3, #1
 8002428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242a:	f107 030c 	add.w	r3, r7, #12
 800242e:	4619      	mov	r1, r3
 8002430:	4804      	ldr	r0, [pc, #16]	@ (8002444 <HAL_TIM_MspPostInit+0x6c>)
 8002432:	f000 feb5 	bl	80031a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002436:	bf00      	nop
 8002438:	3720      	adds	r7, #32
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40023800 	.word	0x40023800
 8002444:	40020400 	.word	0x40020400

08002448 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	@ 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a19      	ldr	r2, [pc, #100]	@ (80024cc <HAL_UART_MspInit+0x84>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d12b      	bne.n	80024c2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	4b18      	ldr	r3, [pc, #96]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002472:	4a17      	ldr	r2, [pc, #92]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 8002474:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002478:	6413      	str	r3, [r2, #64]	@ 0x40
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	4a10      	ldr	r2, [pc, #64]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6313      	str	r3, [r2, #48]	@ 0x30
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <HAL_UART_MspInit+0x88>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024a2:	230c      	movs	r3, #12
 80024a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b2:	2307      	movs	r3, #7
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	@ (80024d4 <HAL_UART_MspInit+0x8c>)
 80024be:	f000 fe6f 	bl	80031a0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80024c2:	bf00      	nop
 80024c4:	3728      	adds	r7, #40	@ 0x28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40004400 	.word	0x40004400
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40020000 	.word	0x40020000

080024d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <NMI_Handler+0x4>

080024e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <HardFault_Handler+0x4>

080024e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024ec:	bf00      	nop
 80024ee:	e7fd      	b.n	80024ec <MemManage_Handler+0x4>

080024f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <BusFault_Handler+0x4>

080024f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <UsageFault_Handler+0x4>

08002500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252e:	f000 fce1 	bl	8002ef4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
	...

08002538 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800253c:	4802      	ldr	r0, [pc, #8]	@ (8002548 <TIM2_IRQHandler+0x10>)
 800253e:	f002 ff61 	bl	8005404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000590 	.word	0x20000590

0800254c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return 1;
 8002550:	2301      	movs	r3, #1
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <_kill>:

int _kill(int pid, int sig)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002566:	f009 ffd1 	bl	800c50c <__errno>
 800256a:	4603      	mov	r3, r0
 800256c:	2216      	movs	r2, #22
 800256e:	601a      	str	r2, [r3, #0]
  return -1;
 8002570:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <_exit>:

void _exit (int status)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002584:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7ff ffe7 	bl	800255c <_kill>
  while (1) {}    /* Make sure we hang here */
 800258e:	bf00      	nop
 8002590:	e7fd      	b.n	800258e <_exit+0x12>

08002592 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	e00a      	b.n	80025ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025a4:	f7ff fe6a 	bl	800227c <__io_getchar>
 80025a8:	4601      	mov	r1, r0
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	1c5a      	adds	r2, r3, #1
 80025ae:	60ba      	str	r2, [r7, #8]
 80025b0:	b2ca      	uxtb	r2, r1
 80025b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	429a      	cmp	r2, r3
 80025c0:	dbf0      	blt.n	80025a4 <_read+0x12>
  }

  return len;
 80025c2:	687b      	ldr	r3, [r7, #4]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_close>:
  }
  return len;
}

int _close(int file)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025f4:	605a      	str	r2, [r3, #4]
  return 0;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_isatty>:

int _isatty(int file)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f009 ff52 	bl	800c50c <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20020000 	.word	0x20020000
 8002694:	00000400 	.word	0x00000400
 8002698:	2000121c 	.word	0x2000121c
 800269c:	20001370 	.word	0x20001370

080026a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <SystemInit+0x20>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026aa:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <SystemInit+0x20>)
 80026ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <Ultra_Init>:
static void DWT_Delay_us(uint32_t us);
static void US_Trigger10us(void);
static int  US_MeasureEcho_us(uint32_t *us_out);

void Ultra_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
    DWT_DelayInit();
 80026c8:	f000 f8d0 	bl	800286c <DWT_DelayInit>
}
 80026cc:	bf00      	nop
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <US_Trigger10us>:

/* 10us  */
static void US_Trigger10us(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80026d4:	2200      	movs	r2, #0
 80026d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026da:	480b      	ldr	r0, [pc, #44]	@ (8002708 <US_Trigger10us+0x38>)
 80026dc:	f000 ff0c 	bl	80034f8 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 80026e0:	2002      	movs	r0, #2
 80026e2:	f000 f8dd 	bl	80028a0 <DWT_Delay_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 80026e6:	2201      	movs	r2, #1
 80026e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026ec:	4806      	ldr	r0, [pc, #24]	@ (8002708 <US_Trigger10us+0x38>)
 80026ee:	f000 ff03 	bl	80034f8 <HAL_GPIO_WritePin>
    DWT_Delay_us(10);
 80026f2:	200a      	movs	r0, #10
 80026f4:	f000 f8d4 	bl	80028a0 <DWT_Delay_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80026f8:	2200      	movs	r2, #0
 80026fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026fe:	4802      	ldr	r0, [pc, #8]	@ (8002708 <US_Trigger10us+0x38>)
 8002700:	f000 fefa 	bl	80034f8 <HAL_GPIO_WritePin>
}
 8002704:	bf00      	nop
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40020000 	.word	0x40020000

0800270c <US_MeasureEcho_us>:

/* Echo   */
static int US_MeasureEcho_us(uint32_t *us_out)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
    uint32_t timeout = HAL_GetTick() + 30;
 8002714:	f000 fc02 	bl	8002f1c <HAL_GetTick>
 8002718:	4603      	mov	r3, r0
 800271a:	331e      	adds	r3, #30
 800271c:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET)
 800271e:	e008      	b.n	8002732 <US_MeasureEcho_us+0x26>
        if (HAL_GetTick() > timeout)
 8002720:	f000 fbfc 	bl	8002f1c <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	4293      	cmp	r3, r2
 800272a:	d202      	bcs.n	8002732 <US_MeasureEcho_us+0x26>
        	return -1;
 800272c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002730:	e032      	b.n	8002798 <US_MeasureEcho_us+0x8c>
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET)
 8002732:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002736:	481a      	ldr	r0, [pc, #104]	@ (80027a0 <US_MeasureEcho_us+0x94>)
 8002738:	f000 fec6 	bl	80034c8 <HAL_GPIO_ReadPin>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0ee      	beq.n	8002720 <US_MeasureEcho_us+0x14>

    uint32_t start = DWT->CYCCNT;
 8002742:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <US_MeasureEcho_us+0x98>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	613b      	str	r3, [r7, #16]

    timeout = HAL_GetTick() + 50;
 8002748:	f000 fbe8 	bl	8002f1c <HAL_GetTick>
 800274c:	4603      	mov	r3, r0
 800274e:	3332      	adds	r3, #50	@ 0x32
 8002750:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8002752:	e008      	b.n	8002766 <US_MeasureEcho_us+0x5a>
        if (HAL_GetTick() > timeout)
 8002754:	f000 fbe2 	bl	8002f1c <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	4293      	cmp	r3, r2
 800275e:	d202      	bcs.n	8002766 <US_MeasureEcho_us+0x5a>
        	return -1;
 8002760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002764:	e018      	b.n	8002798 <US_MeasureEcho_us+0x8c>
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8002766:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800276a:	480d      	ldr	r0, [pc, #52]	@ (80027a0 <US_MeasureEcho_us+0x94>)
 800276c:	f000 feac 	bl	80034c8 <HAL_GPIO_ReadPin>
 8002770:	4603      	mov	r3, r0
 8002772:	2b01      	cmp	r3, #1
 8002774:	d0ee      	beq.n	8002754 <US_MeasureEcho_us+0x48>

    uint32_t end = DWT->CYCCNT;
 8002776:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <US_MeasureEcho_us+0x98>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	60fb      	str	r3, [r7, #12]

    *us_out = (end - start) / (SystemCoreClock / 1000000U);
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad2      	subs	r2, r2, r3
 8002782:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <US_MeasureEcho_us+0x9c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4909      	ldr	r1, [pc, #36]	@ (80027ac <US_MeasureEcho_us+0xa0>)
 8002788:	fba1 1303 	umull	r1, r3, r1, r3
 800278c:	0c9b      	lsrs	r3, r3, #18
 800278e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	601a      	str	r2, [r3, #0]
    return 0;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40020000 	.word	0x40020000
 80027a4:	e0001000 	.word	0xe0001000
 80027a8:	20000004 	.word	0x20000004
 80027ac:	431bde83 	.word	0x431bde83

080027b0 <Ultra_GetDistance_CM>:

/* cm   */
float Ultra_GetDistance_CM(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
    uint32_t echo_us = 0;
 80027b6:	2300      	movs	r3, #0
 80027b8:	603b      	str	r3, [r7, #0]
    US_Trigger10us();
 80027ba:	f7ff ff89 	bl	80026d0 <US_Trigger10us>

    if(US_MeasureEcho_us(&echo_us) == 0)
 80027be:	463b      	mov	r3, r7
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ffa3 	bl	800270c <US_MeasureEcho_us>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d10c      	bne.n	80027e6 <Ultra_GetDistance_CM+0x36>
    {
        float dist_cm = echo_us / 58.0f;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	ee07 3a90 	vmov	s15, r3
 80027d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027d6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80027f8 <Ultra_GetDistance_CM+0x48>
 80027da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027de:	edc7 7a01 	vstr	s15, [r7, #4]
        return dist_cm;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	e000      	b.n	80027e8 <Ultra_GetDistance_CM+0x38>
    }
    return -1;
 80027e6:	4b05      	ldr	r3, [pc, #20]	@ (80027fc <Ultra_GetDistance_CM+0x4c>)
}
 80027e8:	ee07 3a90 	vmov	s15, r3
 80027ec:	eeb0 0a67 	vmov.f32	s0, s15
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	42680000 	.word	0x42680000
 80027fc:	bf800000 	.word	0xbf800000

08002800 <Ultra_CalibrateHeight>:

/*   (    ) */
float Ultra_CalibrateHeight(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
    float sum = 0;
 8002806:	f04f 0300 	mov.w	r3, #0
 800280a:	60fb      	str	r3, [r7, #12]
    for(int i=0; i<10; i++)
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	e01b      	b.n	800284a <Ultra_CalibrateHeight+0x4a>
    {
        float d = Ultra_GetDistance_CM();
 8002812:	f7ff ffcd 	bl	80027b0 <Ultra_GetDistance_CM>
 8002816:	ed87 0a01 	vstr	s0, [r7, #4]
        if(d <= 0) return -1;
 800281a:	edd7 7a01 	vldr	s15, [r7, #4]
 800281e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002826:	d802      	bhi.n	800282e <Ultra_CalibrateHeight+0x2e>
 8002828:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800282c:	e016      	b.n	800285c <Ultra_CalibrateHeight+0x5c>
        sum += d;
 800282e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002832:	edd7 7a01 	vldr	s15, [r7, #4]
 8002836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800283a:	edc7 7a03 	vstr	s15, [r7, #12]
        HAL_Delay(100);
 800283e:	2064      	movs	r0, #100	@ 0x64
 8002840:	f000 fb78 	bl	8002f34 <HAL_Delay>
    for(int i=0; i<10; i++)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	3301      	adds	r3, #1
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b09      	cmp	r3, #9
 800284e:	dde0      	ble.n	8002812 <Ultra_CalibrateHeight+0x12>
    }
    return sum / 10.0f;
 8002850:	edd7 7a03 	vldr	s15, [r7, #12]
 8002854:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002858:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800285c:	eef0 7a47 	vmov.f32	s15, s14
 8002860:	eeb0 0a67 	vmov.f32	s0, s15
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <DWT_DelayInit>:

/* DWT Delay  */
static void DWT_DelayInit(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002870:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <DWT_DelayInit+0x2c>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	4a08      	ldr	r2, [pc, #32]	@ (8002898 <DWT_DelayInit+0x2c>)
 8002876:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800287a:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800287c:	4b07      	ldr	r3, [pc, #28]	@ (800289c <DWT_DelayInit+0x30>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a06      	ldr	r2, [pc, #24]	@ (800289c <DWT_DelayInit+0x30>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6013      	str	r3, [r2, #0]
    DWT->CYCCNT = 0;
 8002888:	4b04      	ldr	r3, [pc, #16]	@ (800289c <DWT_DelayInit+0x30>)
 800288a:	2200      	movs	r2, #0
 800288c:	605a      	str	r2, [r3, #4]
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000edf0 	.word	0xe000edf0
 800289c:	e0001000 	.word	0xe0001000

080028a0 <DWT_Delay_us>:

static void DWT_Delay_us(uint32_t us)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80028a8:	4b0e      	ldr	r3, [pc, #56]	@ (80028e4 <DWT_Delay_us+0x44>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000U) * us;
 80028ae:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <DWT_Delay_us+0x48>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a0e      	ldr	r2, [pc, #56]	@ (80028ec <DWT_Delay_us+0x4c>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	0c9a      	lsrs	r2, r3, #18
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	fb02 f303 	mul.w	r3, r2, r3
 80028c0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 80028c2:	e000      	b.n	80028c6 <DWT_Delay_us+0x26>
 80028c4:	bf00      	nop
 80028c6:	4b07      	ldr	r3, [pc, #28]	@ (80028e4 <DWT_Delay_us+0x44>)
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d8f7      	bhi.n	80028c4 <DWT_Delay_us+0x24>
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	e0001000 	.word	0xe0001000
 80028e8:	20000004 	.word	0x20000004
 80028ec:	431bde83 	.word	0x431bde83

080028f0 <VL53L0X_WriteMulti>:

/**
 * I2C Write 
 */
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af02      	add	r7, sp, #8
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	603b      	str	r3, [r7, #0]
 80028fc:	460b      	mov	r3, r1
 80028fe:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002900:	2300      	movs	r3, #0
 8002902:	77fb      	strb	r3, [r7, #31]
    HAL_StatusTypeDef hal_status;

    uint8_t *buffer = (uint8_t *)malloc(count + 1);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	3301      	adds	r3, #1
 8002908:	4618      	mov	r0, r3
 800290a:	f009 fa13 	bl	800bd34 <malloc>
 800290e:	4603      	mov	r3, r0
 8002910:	61bb      	str	r3, [r7, #24]
    if (buffer == NULL) {
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d102      	bne.n	800291e <VL53L0X_WriteMulti+0x2e>
        return VL53L0X_ERROR_CONTROL_INTERFACE;
 8002918:	f06f 0313 	mvn.w	r3, #19
 800291c:	e023      	b.n	8002966 <VL53L0X_WriteMulti+0x76>
    }

    buffer[0] = index;
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	7afa      	ldrb	r2, [r7, #11]
 8002922:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], pdata, count);
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	3301      	adds	r3, #1
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	4618      	mov	r0, r3
 800292e:	f009 fe27 	bl	800c580 <memcpy>

    hal_status = HAL_I2C_Master_Transmit(&hi2c1, Dev->I2cDevAddr, buffer, count + 1, VL53L0X_I2C_TIMEOUT);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8002938:	4619      	mov	r1, r3
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	b29b      	uxth	r3, r3
 800293e:	3301      	adds	r3, #1
 8002940:	b29b      	uxth	r3, r3
 8002942:	2264      	movs	r2, #100	@ 0x64
 8002944:	9200      	str	r2, [sp, #0]
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4809      	ldr	r0, [pc, #36]	@ (8002970 <VL53L0X_WriteMulti+0x80>)
 800294a:	f000 ff33 	bl	80037b4 <HAL_I2C_Master_Transmit>
 800294e:	4603      	mov	r3, r0
 8002950:	75fb      	strb	r3, [r7, #23]

    free(buffer);
 8002952:	69b8      	ldr	r0, [r7, #24]
 8002954:	f009 f9f6 	bl	800bd44 <free>

    if (hal_status != HAL_OK) {
 8002958:	7dfb      	ldrb	r3, [r7, #23]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <VL53L0X_WriteMulti+0x72>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800295e:	23ec      	movs	r3, #236	@ 0xec
 8002960:	77fb      	strb	r3, [r7, #31]
    }

    return Status;
 8002962:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3720      	adds	r7, #32
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	2000053c 	.word	0x2000053c

08002974 <VL53L0X_ReadMulti>:

/**
 * I2C Read 
 */
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	@ 0x28
 8002978:	af04      	add	r7, sp, #16
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	603b      	str	r3, [r7, #0]
 8002980:	460b      	mov	r3, r1
 8002982:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002984:	2300      	movs	r3, #0
 8002986:	75fb      	strb	r3, [r7, #23]
    HAL_StatusTypeDef hal_status;

    hal_status = HAL_I2C_Mem_Read(&hi2c1, Dev->I2cDevAddr, index, I2C_MEMADD_SIZE_8BIT, pdata, count, VL53L0X_I2C_TIMEOUT);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800298e:	4618      	mov	r0, r3
 8002990:	7afb      	ldrb	r3, [r7, #11]
 8002992:	b29a      	uxth	r2, r3
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	b29b      	uxth	r3, r3
 8002998:	2164      	movs	r1, #100	@ 0x64
 800299a:	9102      	str	r1, [sp, #8]
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2301      	movs	r3, #1
 80029a4:	4601      	mov	r1, r0
 80029a6:	4808      	ldr	r0, [pc, #32]	@ (80029c8 <VL53L0X_ReadMulti+0x54>)
 80029a8:	f001 f802 	bl	80039b0 <HAL_I2C_Mem_Read>
 80029ac:	4603      	mov	r3, r0
 80029ae:	75bb      	strb	r3, [r7, #22]

    if (hal_status != HAL_OK) {
 80029b0:	7dbb      	ldrb	r3, [r7, #22]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <VL53L0X_ReadMulti+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80029b6:	23ec      	movs	r3, #236	@ 0xec
 80029b8:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 80029ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000053c 	.word	0x2000053c

080029cc <VL53L0X_WrByte>:

/**
 *   Write
 */
VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	70fb      	strb	r3, [r7, #3]
 80029d8:	4613      	mov	r3, r2
 80029da:	70bb      	strb	r3, [r7, #2]
    return VL53L0X_WriteMulti(Dev, index, &data, 1);
 80029dc:	1cba      	adds	r2, r7, #2
 80029de:	78f9      	ldrb	r1, [r7, #3]
 80029e0:	2301      	movs	r3, #1
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ff84 	bl	80028f0 <VL53L0X_WriteMulti>
 80029e8:	4603      	mov	r3, r0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <VL53L0X_RdByte>:

/**
 *   Read
 */
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	460b      	mov	r3, r1
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	72fb      	strb	r3, [r7, #11]
    return VL53L0X_ReadMulti(Dev, index, data, 1);
 8002a00:	7af9      	ldrb	r1, [r7, #11]
 8002a02:	2301      	movs	r3, #1
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	68f8      	ldr	r0, [r7, #12]
 8002a08:	f7ff ffb4 	bl	8002974 <VL53L0X_ReadMulti>
 8002a0c:	4603      	mov	r3, r0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <VL53L0X_WrWord>:

/**
 * Word Write (16bit)
 */
VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
 8002a1e:	460b      	mov	r3, r1
 8002a20:	70fb      	strb	r3, [r7, #3]
 8002a22:	4613      	mov	r3, r2
 8002a24:	803b      	strh	r3, [r7, #0]
    uint8_t buffer[2];
    buffer[0] = (data >> 8) & 0xFF;
 8002a26:	883b      	ldrh	r3, [r7, #0]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	733b      	strb	r3, [r7, #12]
    buffer[1] = data & 0xFF;
 8002a30:	883b      	ldrh	r3, [r7, #0]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	737b      	strb	r3, [r7, #13]
    return VL53L0X_WriteMulti(Dev, index, buffer, 2);
 8002a36:	f107 020c 	add.w	r2, r7, #12
 8002a3a:	78f9      	ldrb	r1, [r7, #3]
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff ff56 	bl	80028f0 <VL53L0X_WriteMulti>
 8002a44:	4603      	mov	r3, r0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <VL53L0X_RdWord>:

/**
 * Word Read (16bit)
 */
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	460b      	mov	r3, r1
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[2];
    VL53L0X_Error Status = VL53L0X_ReadMulti(Dev, index, buffer, 2);
 8002a5c:	f107 0214 	add.w	r2, r7, #20
 8002a60:	7af9      	ldrb	r1, [r7, #11]
 8002a62:	2302      	movs	r3, #2
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f7ff ff85 	bl	8002974 <VL53L0X_ReadMulti>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	75fb      	strb	r3, [r7, #23]
    *data = ((uint16_t)buffer[0] << 8) | buffer[1];
 8002a6e:	7d3b      	ldrb	r3, [r7, #20]
 8002a70:	b21b      	sxth	r3, r3
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	b21a      	sxth	r2, r3
 8002a76:	7d7b      	ldrb	r3, [r7, #21]
 8002a78:	b21b      	sxth	r3, r3
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	b21b      	sxth	r3, r3
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	801a      	strh	r2, [r3, #0]
    return Status;
 8002a84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <VL53L0X_RdDWord>:

/**
 * DWord Read (32bit)
 */
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	607a      	str	r2, [r7, #4]
 8002a9c:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[4];
    VL53L0X_Error Status = VL53L0X_ReadMulti(Dev, index, buffer, 4);
 8002a9e:	f107 0210 	add.w	r2, r7, #16
 8002aa2:	7af9      	ldrb	r1, [r7, #11]
 8002aa4:	2304      	movs	r3, #4
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f7ff ff64 	bl	8002974 <VL53L0X_ReadMulti>
 8002aac:	4603      	mov	r3, r0
 8002aae:	75fb      	strb	r3, [r7, #23]
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 8002ab0:	7c3b      	ldrb	r3, [r7, #16]
 8002ab2:	061a      	lsls	r2, r3, #24
 8002ab4:	7c7b      	ldrb	r3, [r7, #17]
 8002ab6:	041b      	lsls	r3, r3, #16
 8002ab8:	431a      	orrs	r2, r3
            ((uint32_t)buffer[2] << 8) | buffer[3];
 8002aba:	7cbb      	ldrb	r3, [r7, #18]
 8002abc:	021b      	lsls	r3, r3, #8
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 8002abe:	4313      	orrs	r3, r2
            ((uint32_t)buffer[2] << 8) | buffer[3];
 8002ac0:	7cfa      	ldrb	r2, [r7, #19]
 8002ac2:	431a      	orrs	r2, r3
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	601a      	str	r2, [r3, #0]
    return Status;
 8002ac8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <VL53L0X_PollingDelay>:

/**
 *  
 */
VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
    HAL_Delay(1);
 8002adc:	2001      	movs	r0, #1
 8002ade:	f000 fa29 	bl	8002f34 <HAL_Delay>
    return VL53L0X_ERROR_NONE;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <VL53L0X_UpdateByte>:

/**
 * UpdateByte -   
 */
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	4608      	mov	r0, r1
 8002af6:	4611      	mov	r1, r2
 8002af8:	461a      	mov	r2, r3
 8002afa:	4603      	mov	r3, r0
 8002afc:	70fb      	strb	r3, [r7, #3]
 8002afe:	460b      	mov	r3, r1
 8002b00:	70bb      	strb	r3, [r7, #2]
 8002b02:	4613      	mov	r3, r2
 8002b04:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8002b0a:	f107 020e 	add.w	r2, r7, #14
 8002b0e:	78fb      	ldrb	r3, [r7, #3]
 8002b10:	4619      	mov	r1, r3
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f7ff ff6d 	bl	80029f2 <VL53L0X_RdByte>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8002b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d002      	beq.n	8002b2a <VL53L0X_UpdateByte+0x3e>
        return Status;
 8002b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b28:	e011      	b.n	8002b4e <VL53L0X_UpdateByte+0x62>
    }

    data = (data & AndData) | OrData;
 8002b2a:	7bba      	ldrb	r2, [r7, #14]
 8002b2c:	78bb      	ldrb	r3, [r7, #2]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	787b      	ldrb	r3, [r7, #1]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, index, data);
 8002b3a:	7bba      	ldrb	r2, [r7, #14]
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	4619      	mov	r1, r3
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff ff43 	bl	80029cc <VL53L0X_WrByte>
 8002b46:	4603      	mov	r3, r0
 8002b48:	73fb      	strb	r3, [r7, #15]

    return Status;
 8002b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <VL53L0X_Calibration>:

/**
 * VL53L0X 
 */
static VL53L0X_Error VL53L0X_Calibration(VL53L0X_Dev_t *pDevice)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b086      	sub	sp, #24
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	75fb      	strb	r3, [r7, #23]
    uint8_t VhvSettings;
    uint8_t PhaseCal;
    uint32_t refSpadCount;
    uint8_t isApertureSpads;

    Status = VL53L0X_StaticInit(pDevice);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f004 f8cc 	bl	8006d00 <VL53L0X_StaticInit>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 8002b6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <VL53L0X_Calibration+0x24>
        return Status;
 8002b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b78:	e023      	b.n	8002bc2 <VL53L0X_Calibration+0x6c>
    }

    Status = VL53L0X_PerformRefCalibration(pDevice, &VhvSettings, &PhaseCal);
 8002b7a:	f107 0215 	add.w	r2, r7, #21
 8002b7e:	f107 0316 	add.w	r3, r7, #22
 8002b82:	4619      	mov	r1, r3
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f004 ff4b 	bl	8007a20 <VL53L0X_PerformRefCalibration>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 8002b8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d002      	beq.n	8002b9c <VL53L0X_Calibration+0x46>
        return Status;
 8002b96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b9a:	e012      	b.n	8002bc2 <VL53L0X_Calibration+0x6c>
    }

    Status = VL53L0X_PerformRefSpadManagement(pDevice, &refSpadCount, &isApertureSpads);
 8002b9c:	f107 020f 	add.w	r2, r7, #15
 8002ba0:	f107 0310 	add.w	r3, r7, #16
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f005 fbbc 	bl	8008324 <VL53L0X_PerformRefSpadManagement>
 8002bac:	4603      	mov	r3, r0
 8002bae:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 8002bb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <VL53L0X_Calibration+0x68>
        return Status;
 8002bb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bbc:	e001      	b.n	8002bc2 <VL53L0X_Calibration+0x6c>
    }

    return Status;
 8002bbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <VL53L0X_SetMode>:

/**
 *   
 */
VL53L0X_Error VL53L0X_SetMode(VL53L0X_Dev_t *pDevice, uint8_t mode)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	70fb      	strb	r3, [r7, #3]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	75fb      	strb	r3, [r7, #23]
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    if (mode > MODE_HIGH_SPEED) {
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d901      	bls.n	8002be6 <VL53L0X_SetMode+0x1a>
        mode = MODE_DEFAULT;
 8002be2:	2300      	movs	r3, #0
 8002be4:	70fb      	strb	r3, [r7, #3]
    }

    const ModeConfig_t *config = &ModeConfigs[mode];
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	4a53      	ldr	r2, [pc, #332]	@ (8002d38 <VL53L0X_SetMode+0x16c>)
 8002bec:	4413      	add	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]

    Status = VL53L0X_StaticInit(pDevice);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f004 f885 	bl	8006d00 <VL53L0X_StaticInit>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002bfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <VL53L0X_SetMode+0x3c>
 8002c02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c06:	e092      	b.n	8002d2e <VL53L0X_SetMode+0x162>

    Status = VL53L0X_PerformRefCalibration(pDevice, &VhvSettings, &PhaseCal);
 8002c08:	f107 020e 	add.w	r2, r7, #14
 8002c0c:	f107 030f 	add.w	r3, r7, #15
 8002c10:	4619      	mov	r1, r3
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f004 ff04 	bl	8007a20 <VL53L0X_PerformRefCalibration>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002c1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d002      	beq.n	8002c2a <VL53L0X_SetMode+0x5e>
 8002c24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c28:	e081      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002c2a:	2002      	movs	r0, #2
 8002c2c:	f000 f982 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckEnable(pDevice, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 0);
 8002c30:	2200      	movs	r2, #0
 8002c32:	2100      	movs	r1, #0
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f004 fced 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002c3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d002      	beq.n	8002c4c <VL53L0X_SetMode+0x80>
 8002c46:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c4a:	e070      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002c4c:	2002      	movs	r0, #2
 8002c4e:	f000 f971 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckEnable(pDevice, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002c52:	2201      	movs	r2, #1
 8002c54:	2101      	movs	r1, #1
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f004 fcdc 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002c60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <VL53L0X_SetMode+0xa2>
 8002c68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c6c:	e05f      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002c6e:	2002      	movs	r0, #2
 8002c70:	f000 f960 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckValue(pDevice, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, config->SigmaLimit);
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f004 fd79 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8002c82:	4603      	mov	r3, r0
 8002c84:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002c86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <VL53L0X_SetMode+0xc8>
 8002c8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c92:	e04c      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002c94:	2002      	movs	r0, #2
 8002c96:	f000 f94d 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckValue(pDevice, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, config->SignalLimit);
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f004 fd66 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002cac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <VL53L0X_SetMode+0xee>
 8002cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cb8:	e039      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002cba:	2002      	movs	r0, #2
 8002cbc:	f000 f93a 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDevice, config->TimingBudget);
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f004 fa88 	bl	80071dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002cd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d002      	beq.n	8002cde <VL53L0X_SetMode+0x112>
 8002cd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cdc:	e027      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002cde:	2002      	movs	r0, #2
 8002ce0:	f000 f928 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetVcselPulsePeriod(pDevice, VL53L0X_VCSEL_PERIOD_PRE_RANGE, config->PreRangeVcselPeriod);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	7b1b      	ldrb	r3, [r3, #12]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	2100      	movs	r1, #0
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f004 fa9b 	bl	8007228 <VL53L0X_SetVcselPulsePeriod>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002cf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <VL53L0X_SetMode+0x138>
 8002cfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d02:	e014      	b.n	8002d2e <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8002d04:	2002      	movs	r0, #2
 8002d06:	f000 f915 	bl	8002f34 <HAL_Delay>

    Status = VL53L0X_SetVcselPulsePeriod(pDevice, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, config->FinalRangeVcselPeriod);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	7b5b      	ldrb	r3, [r3, #13]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	2101      	movs	r1, #1
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f004 fa88 	bl	8007228 <VL53L0X_SetVcselPulsePeriod>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8002d1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <VL53L0X_SetMode+0x15e>
 8002d24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d28:	e001      	b.n	8002d2e <VL53L0X_SetMode+0x162>

    return Status;
 8002d2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	0800ed78 	.word	0x0800ed78

08002d3c <VL53L0X_DeviceInit>:

/**
 * VL53L0X 
 */
VL53L0X_Error VL53L0X_DeviceInit(VL53L0X_Dev_t *pDevice, uint8_t mode)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	70fb      	strb	r3, [r7, #3]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73fb      	strb	r3, [r7, #15]

    //   
    pDevice->I2cDevAddr = 0x52;        //  I2C 
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2252      	movs	r2, #82	@ 0x52
 8002d50:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
    pDevice->comms_type = 1;           // I2C 
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d
    pDevice->comms_speed_khz = 100;    // 400kHz
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2264      	movs	r2, #100	@ 0x64
 8002d60:	f8a3 215e 	strh.w	r2, [r3, #350]	@ 0x15e

    //  
    Status = VL53L0X_DataInit(pDevice);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f003 fe67 	bl	8006a38 <VL53L0X_DataInit>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8002d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <VL53L0X_DeviceInit+0x40>
        return Status;
 8002d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7a:	e01b      	b.n	8002db4 <VL53L0X_DeviceInit+0x78>
    }

    // 
    Status = VL53L0X_Calibration(pDevice);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f7ff feea 	bl	8002b56 <VL53L0X_Calibration>
 8002d82:	4603      	mov	r3, r0
 8002d84:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8002d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <VL53L0X_DeviceInit+0x58>
        return Status;
 8002d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d92:	e00f      	b.n	8002db4 <VL53L0X_DeviceInit+0x78>
    }

    //   
    Status = VL53L0X_SetMode(pDevice, mode);
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	4619      	mov	r1, r3
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff ff17 	bl	8002bcc <VL53L0X_SetMode>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8002da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d002      	beq.n	8002db0 <VL53L0X_DeviceInit+0x74>
        return Status;
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	e001      	b.n	8002db4 <VL53L0X_DeviceInit+0x78>
    }

    return Status;
 8002db0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <VL53L0X_SingleMeasurement>:

/**
 *   
 */
VL53L0X_Error VL53L0X_SingleMeasurement(VL53L0X_Dev_t *pDevice, VL53L0X_RangingMeasurementData_t *pData)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	73fb      	strb	r3, [r7, #15]

    Status = VL53L0X_PerformSingleRangingMeasurement(pDevice, pData);
 8002dca:	6839      	ldr	r1, [r7, #0]
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f005 f8c1 	bl	8007f54 <VL53L0X_PerformSingleRangingMeasurement>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8002dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <VL53L0X_SingleMeasurement+0x28>
        return Status;
 8002dde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002de2:	e007      	b.n	8002df4 <VL53L0X_SingleMeasurement+0x38>
    }

    Status = VL53L0X_ClearInterruptMask(pDevice, 0);
 8002de4:	2100      	movs	r1, #0
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f005 fa3a 	bl	8008260 <VL53L0X_ClearInterruptMask>
 8002dec:	4603      	mov	r3, r0
 8002dee:	73fb      	strb	r3, [r7, #15]

    return Status;
 8002df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002dfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e00:	f7ff fc4e 	bl	80026a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e04:	480c      	ldr	r0, [pc, #48]	@ (8002e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e06:	490d      	ldr	r1, [pc, #52]	@ (8002e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e08:	4a0d      	ldr	r2, [pc, #52]	@ (8002e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e0c:	e002      	b.n	8002e14 <LoopCopyDataInit>

08002e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e12:	3304      	adds	r3, #4

08002e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e18:	d3f9      	bcc.n	8002e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e1c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e20:	e001      	b.n	8002e26 <LoopFillZerobss>

08002e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e24:	3204      	adds	r2, #4

08002e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e28:	d3fb      	bcc.n	8002e22 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002e2a:	f009 fb75 	bl	800c518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e2e:	f7fe fc7b 	bl	8001728 <main>
  bx  lr    
 8002e32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e3c:	20000494 	.word	0x20000494
  ldr r2, =_sidata
 8002e40:	0800f13c 	.word	0x0800f13c
  ldr r2, =_sbss
 8002e44:	20000494 	.word	0x20000494
  ldr r4, =_ebss
 8002e48:	20001370 	.word	0x20001370

08002e4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e4c:	e7fe      	b.n	8002e4c <ADC_IRQHandler>
	...

08002e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e54:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <HAL_Init+0x40>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0d      	ldr	r2, [pc, #52]	@ (8002e90 <HAL_Init+0x40>)
 8002e5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_Init+0x40>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <HAL_Init+0x40>)
 8002e66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e6c:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <HAL_Init+0x40>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a07      	ldr	r2, [pc, #28]	@ (8002e90 <HAL_Init+0x40>)
 8002e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e78:	2003      	movs	r0, #3
 8002e7a:	f000 f94f 	bl	800311c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7e:	2000      	movs	r0, #0
 8002e80:	f000 f808 	bl	8002e94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e84:	f7ff fa12 	bl	80022ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40023c00 	.word	0x40023c00

08002e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ee8 <HAL_InitTick+0x54>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b12      	ldr	r3, [pc, #72]	@ (8002eec <HAL_InitTick+0x58>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 f967 	bl	8003186 <HAL_SYSTICK_Config>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e00e      	b.n	8002ee0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b0f      	cmp	r3, #15
 8002ec6:	d80a      	bhi.n	8002ede <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ec8:	2200      	movs	r2, #0
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ed0:	f000 f92f 	bl	8003132 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ed4:	4a06      	ldr	r2, [pc, #24]	@ (8002ef0 <HAL_InitTick+0x5c>)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
 8002edc:	e000      	b.n	8002ee0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	20000004 	.word	0x20000004
 8002eec:	2000000c 	.word	0x2000000c
 8002ef0:	20000008 	.word	0x20000008

08002ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ef8:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <HAL_IncTick+0x20>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <HAL_IncTick+0x24>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4413      	add	r3, r2
 8002f04:	4a04      	ldr	r2, [pc, #16]	@ (8002f18 <HAL_IncTick+0x24>)
 8002f06:	6013      	str	r3, [r2, #0]
}
 8002f08:	bf00      	nop
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	2000000c 	.word	0x2000000c
 8002f18:	20001220 	.word	0x20001220

08002f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f20:	4b03      	ldr	r3, [pc, #12]	@ (8002f30 <HAL_GetTick+0x14>)
 8002f22:	681b      	ldr	r3, [r3, #0]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20001220 	.word	0x20001220

08002f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f3c:	f7ff ffee 	bl	8002f1c <HAL_GetTick>
 8002f40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f4c:	d005      	beq.n	8002f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f78 <HAL_Delay+0x44>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4413      	add	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f5a:	bf00      	nop
 8002f5c:	f7ff ffde 	bl	8002f1c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d8f7      	bhi.n	8002f5c <HAL_Delay+0x28>
  {
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	bf00      	nop
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	2000000c 	.word	0x2000000c

08002f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f98:	4013      	ands	r3, r2
 8002f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fae:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	60d3      	str	r3, [r2, #12]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc8:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <__NVIC_GetPriorityGrouping+0x18>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	f003 0307 	and.w	r3, r3, #7
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	db0b      	blt.n	800300a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	f003 021f 	and.w	r2, r3, #31
 8002ff8:	4907      	ldr	r1, [pc, #28]	@ (8003018 <__NVIC_EnableIRQ+0x38>)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	2001      	movs	r0, #1
 8003002:	fa00 f202 	lsl.w	r2, r0, r2
 8003006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	e000e100 	.word	0xe000e100

0800301c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302c:	2b00      	cmp	r3, #0
 800302e:	db0a      	blt.n	8003046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	b2da      	uxtb	r2, r3
 8003034:	490c      	ldr	r1, [pc, #48]	@ (8003068 <__NVIC_SetPriority+0x4c>)
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	0112      	lsls	r2, r2, #4
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	440b      	add	r3, r1
 8003040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003044:	e00a      	b.n	800305c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	b2da      	uxtb	r2, r3
 800304a:	4908      	ldr	r1, [pc, #32]	@ (800306c <__NVIC_SetPriority+0x50>)
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	3b04      	subs	r3, #4
 8003054:	0112      	lsls	r2, r2, #4
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	440b      	add	r3, r1
 800305a:	761a      	strb	r2, [r3, #24]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	e000e100 	.word	0xe000e100
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003070:	b480      	push	{r7}
 8003072:	b089      	sub	sp, #36	@ 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f1c3 0307 	rsb	r3, r3, #7
 800308a:	2b04      	cmp	r3, #4
 800308c:	bf28      	it	cs
 800308e:	2304      	movcs	r3, #4
 8003090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	3304      	adds	r3, #4
 8003096:	2b06      	cmp	r3, #6
 8003098:	d902      	bls.n	80030a0 <NVIC_EncodePriority+0x30>
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3b03      	subs	r3, #3
 800309e:	e000      	b.n	80030a2 <NVIC_EncodePriority+0x32>
 80030a0:	2300      	movs	r3, #0
 80030a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	401a      	ands	r2, r3
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	fa01 f303 	lsl.w	r3, r1, r3
 80030c2:	43d9      	mvns	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c8:	4313      	orrs	r3, r2
         );
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3724      	adds	r7, #36	@ 0x24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
	...

080030d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030e8:	d301      	bcc.n	80030ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00f      	b.n	800310e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <SysTick_Config+0x40>)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3b01      	subs	r3, #1
 80030f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030f6:	210f      	movs	r1, #15
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030fc:	f7ff ff8e 	bl	800301c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003100:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <SysTick_Config+0x40>)
 8003102:	2200      	movs	r2, #0
 8003104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003106:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <SysTick_Config+0x40>)
 8003108:	2207      	movs	r2, #7
 800310a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	e000e010 	.word	0xe000e010

0800311c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff ff29 	bl	8002f7c <__NVIC_SetPriorityGrouping>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003144:	f7ff ff3e 	bl	8002fc4 <__NVIC_GetPriorityGrouping>
 8003148:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	6978      	ldr	r0, [r7, #20]
 8003150:	f7ff ff8e 	bl	8003070 <NVIC_EncodePriority>
 8003154:	4602      	mov	r2, r0
 8003156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315a:	4611      	mov	r1, r2
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff5d 	bl	800301c <__NVIC_SetPriority>
}
 8003162:	bf00      	nop
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff31 	bl	8002fe0 <__NVIC_EnableIRQ>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff ffa2 	bl	80030d8 <SysTick_Config>
 8003194:	4603      	mov	r3, r0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
	...

080031a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b089      	sub	sp, #36	@ 0x24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	61fb      	str	r3, [r7, #28]
 80031ba:	e165      	b.n	8003488 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031bc:	2201      	movs	r2, #1
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	4013      	ands	r3, r2
 80031ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	f040 8154 	bne.w	8003482 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d005      	beq.n	80031f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d130      	bne.n	8003254 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	2203      	movs	r2, #3
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43db      	mvns	r3, r3
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	4013      	ands	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4313      	orrs	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003228:	2201      	movs	r2, #1
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 0201 	and.w	r2, r3, #1
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0303 	and.w	r3, r3, #3
 800325c:	2b03      	cmp	r3, #3
 800325e:	d017      	beq.n	8003290 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	2203      	movs	r2, #3
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d123      	bne.n	80032e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	08da      	lsrs	r2, r3, #3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3208      	adds	r2, #8
 80032a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	220f      	movs	r2, #15
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	691a      	ldr	r2, [r3, #16]
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	08da      	lsrs	r2, r3, #3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3208      	adds	r2, #8
 80032de:	69b9      	ldr	r1, [r7, #24]
 80032e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	2203      	movs	r2, #3
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4013      	ands	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0203 	and.w	r2, r3, #3
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4313      	orrs	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 80ae 	beq.w	8003482 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	4b5d      	ldr	r3, [pc, #372]	@ (80034a0 <HAL_GPIO_Init+0x300>)
 800332c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332e:	4a5c      	ldr	r2, [pc, #368]	@ (80034a0 <HAL_GPIO_Init+0x300>)
 8003330:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003334:	6453      	str	r3, [r2, #68]	@ 0x44
 8003336:	4b5a      	ldr	r3, [pc, #360]	@ (80034a0 <HAL_GPIO_Init+0x300>)
 8003338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003342:	4a58      	ldr	r2, [pc, #352]	@ (80034a4 <HAL_GPIO_Init+0x304>)
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	089b      	lsrs	r3, r3, #2
 8003348:	3302      	adds	r3, #2
 800334a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800334e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	220f      	movs	r2, #15
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4013      	ands	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a4f      	ldr	r2, [pc, #316]	@ (80034a8 <HAL_GPIO_Init+0x308>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d025      	beq.n	80033ba <HAL_GPIO_Init+0x21a>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a4e      	ldr	r2, [pc, #312]	@ (80034ac <HAL_GPIO_Init+0x30c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d01f      	beq.n	80033b6 <HAL_GPIO_Init+0x216>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a4d      	ldr	r2, [pc, #308]	@ (80034b0 <HAL_GPIO_Init+0x310>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d019      	beq.n	80033b2 <HAL_GPIO_Init+0x212>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a4c      	ldr	r2, [pc, #304]	@ (80034b4 <HAL_GPIO_Init+0x314>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d013      	beq.n	80033ae <HAL_GPIO_Init+0x20e>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a4b      	ldr	r2, [pc, #300]	@ (80034b8 <HAL_GPIO_Init+0x318>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00d      	beq.n	80033aa <HAL_GPIO_Init+0x20a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a4a      	ldr	r2, [pc, #296]	@ (80034bc <HAL_GPIO_Init+0x31c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d007      	beq.n	80033a6 <HAL_GPIO_Init+0x206>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a49      	ldr	r2, [pc, #292]	@ (80034c0 <HAL_GPIO_Init+0x320>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d101      	bne.n	80033a2 <HAL_GPIO_Init+0x202>
 800339e:	2306      	movs	r3, #6
 80033a0:	e00c      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033a2:	2307      	movs	r3, #7
 80033a4:	e00a      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033a6:	2305      	movs	r3, #5
 80033a8:	e008      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033aa:	2304      	movs	r3, #4
 80033ac:	e006      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033ae:	2303      	movs	r3, #3
 80033b0:	e004      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033b2:	2302      	movs	r3, #2
 80033b4:	e002      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e000      	b.n	80033bc <HAL_GPIO_Init+0x21c>
 80033ba:	2300      	movs	r3, #0
 80033bc:	69fa      	ldr	r2, [r7, #28]
 80033be:	f002 0203 	and.w	r2, r2, #3
 80033c2:	0092      	lsls	r2, r2, #2
 80033c4:	4093      	lsls	r3, r2
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033cc:	4935      	ldr	r1, [pc, #212]	@ (80034a4 <HAL_GPIO_Init+0x304>)
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	089b      	lsrs	r3, r3, #2
 80033d2:	3302      	adds	r3, #2
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033da:	4b3a      	ldr	r3, [pc, #232]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4013      	ands	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033fe:	4a31      	ldr	r2, [pc, #196]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003404:	4b2f      	ldr	r3, [pc, #188]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	43db      	mvns	r3, r3
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	4013      	ands	r3, r2
 8003412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003428:	4a26      	ldr	r2, [pc, #152]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800342e:	4b25      	ldr	r3, [pc, #148]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003452:	4a1c      	ldr	r2, [pc, #112]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003458:	4b1a      	ldr	r3, [pc, #104]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	43db      	mvns	r3, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4013      	ands	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800347c:	4a11      	ldr	r2, [pc, #68]	@ (80034c4 <HAL_GPIO_Init+0x324>)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	3301      	adds	r3, #1
 8003486:	61fb      	str	r3, [r7, #28]
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	2b0f      	cmp	r3, #15
 800348c:	f67f ae96 	bls.w	80031bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003490:	bf00      	nop
 8003492:	bf00      	nop
 8003494:	3724      	adds	r7, #36	@ 0x24
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40013800 	.word	0x40013800
 80034a8:	40020000 	.word	0x40020000
 80034ac:	40020400 	.word	0x40020400
 80034b0:	40020800 	.word	0x40020800
 80034b4:	40020c00 	.word	0x40020c00
 80034b8:	40021000 	.word	0x40021000
 80034bc:	40021400 	.word	0x40021400
 80034c0:	40021800 	.word	0x40021800
 80034c4:	40013c00 	.word	0x40013c00

080034c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	887b      	ldrh	r3, [r7, #2]
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d002      	beq.n	80034e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
 80034e4:	e001      	b.n	80034ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034e6:	2300      	movs	r3, #0
 80034e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	460b      	mov	r3, r1
 8003502:	807b      	strh	r3, [r7, #2]
 8003504:	4613      	mov	r3, r2
 8003506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003508:	787b      	ldrb	r3, [r7, #1]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800350e:	887a      	ldrh	r2, [r7, #2]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003514:	e003      	b.n	800351e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003516:	887b      	ldrh	r3, [r7, #2]
 8003518:	041a      	lsls	r2, r3, #16
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	619a      	str	r2, [r3, #24]
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e12b      	b.n	8003796 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d106      	bne.n	8003558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fe fed2 	bl	80022fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2224      	movs	r2, #36	@ 0x24
 800355c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800357e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800358e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003590:	f001 f8d2 	bl	8004738 <HAL_RCC_GetPCLK1Freq>
 8003594:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	4a81      	ldr	r2, [pc, #516]	@ (80037a0 <HAL_I2C_Init+0x274>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d807      	bhi.n	80035b0 <HAL_I2C_Init+0x84>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4a80      	ldr	r2, [pc, #512]	@ (80037a4 <HAL_I2C_Init+0x278>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	bf94      	ite	ls
 80035a8:	2301      	movls	r3, #1
 80035aa:	2300      	movhi	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	e006      	b.n	80035be <HAL_I2C_Init+0x92>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4a7d      	ldr	r2, [pc, #500]	@ (80037a8 <HAL_I2C_Init+0x27c>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	bf94      	ite	ls
 80035b8:	2301      	movls	r3, #1
 80035ba:	2300      	movhi	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e0e7      	b.n	8003796 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4a78      	ldr	r2, [pc, #480]	@ (80037ac <HAL_I2C_Init+0x280>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	0c9b      	lsrs	r3, r3, #18
 80035d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	4a6a      	ldr	r2, [pc, #424]	@ (80037a0 <HAL_I2C_Init+0x274>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d802      	bhi.n	8003600 <HAL_I2C_Init+0xd4>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	3301      	adds	r3, #1
 80035fe:	e009      	b.n	8003614 <HAL_I2C_Init+0xe8>
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	4a69      	ldr	r2, [pc, #420]	@ (80037b0 <HAL_I2C_Init+0x284>)
 800360c:	fba2 2303 	umull	r2, r3, r2, r3
 8003610:	099b      	lsrs	r3, r3, #6
 8003612:	3301      	adds	r3, #1
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003626:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	495c      	ldr	r1, [pc, #368]	@ (80037a0 <HAL_I2C_Init+0x274>)
 8003630:	428b      	cmp	r3, r1
 8003632:	d819      	bhi.n	8003668 <HAL_I2C_Init+0x13c>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1e59      	subs	r1, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003642:	1c59      	adds	r1, r3, #1
 8003644:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003648:	400b      	ands	r3, r1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_I2C_Init+0x138>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	1e59      	subs	r1, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	fbb1 f3f3 	udiv	r3, r1, r3
 800365c:	3301      	adds	r3, #1
 800365e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003662:	e051      	b.n	8003708 <HAL_I2C_Init+0x1dc>
 8003664:	2304      	movs	r3, #4
 8003666:	e04f      	b.n	8003708 <HAL_I2C_Init+0x1dc>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d111      	bne.n	8003694 <HAL_I2C_Init+0x168>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	1e58      	subs	r0, r3, #1
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6859      	ldr	r1, [r3, #4]
 8003678:	460b      	mov	r3, r1
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	440b      	add	r3, r1
 800367e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003682:	3301      	adds	r3, #1
 8003684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf0c      	ite	eq
 800368c:	2301      	moveq	r3, #1
 800368e:	2300      	movne	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	e012      	b.n	80036ba <HAL_I2C_Init+0x18e>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e58      	subs	r0, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	0099      	lsls	r1, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	bf0c      	ite	eq
 80036b4:	2301      	moveq	r3, #1
 80036b6:	2300      	movne	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_I2C_Init+0x196>
 80036be:	2301      	movs	r3, #1
 80036c0:	e022      	b.n	8003708 <HAL_I2C_Init+0x1dc>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10e      	bne.n	80036e8 <HAL_I2C_Init+0x1bc>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1e58      	subs	r0, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6859      	ldr	r1, [r3, #4]
 80036d2:	460b      	mov	r3, r1
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	440b      	add	r3, r1
 80036d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036dc:	3301      	adds	r3, #1
 80036de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036e6:	e00f      	b.n	8003708 <HAL_I2C_Init+0x1dc>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	1e58      	subs	r0, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6859      	ldr	r1, [r3, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	0099      	lsls	r1, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003704:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	6809      	ldr	r1, [r1, #0]
 800370c:	4313      	orrs	r3, r2
 800370e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69da      	ldr	r2, [r3, #28]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003736:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6911      	ldr	r1, [r2, #16]
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68d2      	ldr	r2, [r2, #12]
 8003742:	4311      	orrs	r1, r2
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	430b      	orrs	r3, r1
 800374a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	431a      	orrs	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	430a      	orrs	r2, r1
 8003766:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0201 	orr.w	r2, r2, #1
 8003776:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	000186a0 	.word	0x000186a0
 80037a4:	001e847f 	.word	0x001e847f
 80037a8:	003d08ff 	.word	0x003d08ff
 80037ac:	431bde83 	.word	0x431bde83
 80037b0:	10624dd3 	.word	0x10624dd3

080037b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af02      	add	r7, sp, #8
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	607a      	str	r2, [r7, #4]
 80037be:	461a      	mov	r2, r3
 80037c0:	460b      	mov	r3, r1
 80037c2:	817b      	strh	r3, [r7, #10]
 80037c4:	4613      	mov	r3, r2
 80037c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037c8:	f7ff fba8 	bl	8002f1c <HAL_GetTick>
 80037cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	f040 80e0 	bne.w	800399c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	2319      	movs	r3, #25
 80037e2:	2201      	movs	r2, #1
 80037e4:	4970      	ldr	r1, [pc, #448]	@ (80039a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 fc7e 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037f2:	2302      	movs	r3, #2
 80037f4:	e0d3      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d101      	bne.n	8003804 <HAL_I2C_Master_Transmit+0x50>
 8003800:	2302      	movs	r3, #2
 8003802:	e0cc      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b01      	cmp	r3, #1
 8003818:	d007      	beq.n	800382a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0201 	orr.w	r2, r2, #1
 8003828:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003838:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2221      	movs	r2, #33	@ 0x21
 800383e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2210      	movs	r2, #16
 8003846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	893a      	ldrh	r2, [r7, #8]
 800385a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4a50      	ldr	r2, [pc, #320]	@ (80039ac <HAL_I2C_Master_Transmit+0x1f8>)
 800386a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800386c:	8979      	ldrh	r1, [r7, #10]
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	6a3a      	ldr	r2, [r7, #32]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 face 	bl	8003e14 <I2C_MasterRequestWrite>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e08d      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003882:	2300      	movs	r3, #0
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003898:	e066      	b.n	8003968 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	6a39      	ldr	r1, [r7, #32]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 fd3c 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d107      	bne.n	80038c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e06b      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	781a      	ldrb	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	1c5a      	adds	r2, r3, #1
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ee:	3b01      	subs	r3, #1
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	f003 0304 	and.w	r3, r3, #4
 8003900:	2b04      	cmp	r3, #4
 8003902:	d11b      	bne.n	800393c <HAL_I2C_Master_Transmit+0x188>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003908:	2b00      	cmp	r3, #0
 800390a:	d017      	beq.n	800393c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	781a      	ldrb	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	1c5a      	adds	r2, r3, #1
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	3b01      	subs	r3, #1
 800392a:	b29a      	uxth	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	6a39      	ldr	r1, [r7, #32]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 fd33 	bl	80043ac <I2C_WaitOnBTFFlagUntilTimeout>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00d      	beq.n	8003968 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	2b04      	cmp	r3, #4
 8003952:	d107      	bne.n	8003964 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003962:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e01a      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396c:	2b00      	cmp	r3, #0
 800396e:	d194      	bne.n	800389a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e000      	b.n	800399e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800399c:	2302      	movs	r3, #2
  }
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	00100002 	.word	0x00100002
 80039ac:	ffff0000 	.word	0xffff0000

080039b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b08c      	sub	sp, #48	@ 0x30
 80039b4:	af02      	add	r7, sp, #8
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	4608      	mov	r0, r1
 80039ba:	4611      	mov	r1, r2
 80039bc:	461a      	mov	r2, r3
 80039be:	4603      	mov	r3, r0
 80039c0:	817b      	strh	r3, [r7, #10]
 80039c2:	460b      	mov	r3, r1
 80039c4:	813b      	strh	r3, [r7, #8]
 80039c6:	4613      	mov	r3, r2
 80039c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039ca:	f7ff faa7 	bl	8002f1c <HAL_GetTick>
 80039ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b20      	cmp	r3, #32
 80039da:	f040 8214 	bne.w	8003e06 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	2319      	movs	r3, #25
 80039e4:	2201      	movs	r2, #1
 80039e6:	497b      	ldr	r1, [pc, #492]	@ (8003bd4 <HAL_I2C_Mem_Read+0x224>)
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fb7d 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
 80039f6:	e207      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_I2C_Mem_Read+0x56>
 8003a02:	2302      	movs	r3, #2
 8003a04:	e200      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d007      	beq.n	8003a2c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2222      	movs	r2, #34	@ 0x22
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2240      	movs	r2, #64	@ 0x40
 8003a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bd8 <HAL_I2C_Mem_Read+0x228>)
 8003a6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a6e:	88f8      	ldrh	r0, [r7, #6]
 8003a70:	893a      	ldrh	r2, [r7, #8]
 8003a72:	8979      	ldrh	r1, [r7, #10]
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	9301      	str	r3, [sp, #4]
 8003a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 fa4a 	bl	8003f18 <I2C_RequestMemoryRead>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e1bc      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d113      	bne.n	8003abe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a96:	2300      	movs	r3, #0
 8003a98:	623b      	str	r3, [r7, #32]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	623b      	str	r3, [r7, #32]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	623b      	str	r3, [r7, #32]
 8003aaa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e190      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d11b      	bne.n	8003afe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	61fb      	str	r3, [r7, #28]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	61fb      	str	r3, [r7, #28]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	61fb      	str	r3, [r7, #28]
 8003aea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	e170      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d11b      	bne.n	8003b3e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b14:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b26:	2300      	movs	r3, #0
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	61bb      	str	r3, [r7, #24]
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	e150      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	617b      	str	r3, [r7, #20]
 8003b52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b54:	e144      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	f200 80f1 	bhi.w	8003d42 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d123      	bne.n	8003bb0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 fc65 	bl	800443c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e145      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bae:	e117      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d14e      	bne.n	8003c56 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	4906      	ldr	r1, [pc, #24]	@ (8003bdc <HAL_I2C_Mem_Read+0x22c>)
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fa90 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d008      	beq.n	8003be0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e11a      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
 8003bd2:	bf00      	nop
 8003bd4:	00100002 	.word	0x00100002
 8003bd8:	ffff0000 	.word	0xffff0000
 8003bdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	691a      	ldr	r2, [r3, #16]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	b2d2      	uxtb	r2, r2
 8003c2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c54:	e0c4      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	496c      	ldr	r1, [pc, #432]	@ (8003e10 <HAL_I2C_Mem_Read+0x460>)
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 fa41 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e0cb      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb8:	2200      	movs	r2, #0
 8003cba:	4955      	ldr	r1, [pc, #340]	@ (8003e10 <HAL_I2C_Mem_Read+0x460>)
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 fa13 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e09d      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691a      	ldr	r2, [r3, #16]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d40:	e04e      	b.n	8003de0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fb78 	bl	800443c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e058      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d60:	b2d2      	uxtb	r2, r2
 8003d62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f003 0304 	and.w	r3, r3, #4
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d124      	bne.n	8003de0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d107      	bne.n	8003dae <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	691a      	ldr	r2, [r3, #16]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f47f aeb6 	bne.w	8003b56 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e02:	2300      	movs	r3, #0
 8003e04:	e000      	b.n	8003e08 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e06:	2302      	movs	r3, #2
  }
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3728      	adds	r7, #40	@ 0x28
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	00010004 	.word	0x00010004

08003e14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b088      	sub	sp, #32
 8003e18:	af02      	add	r7, sp, #8
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	607a      	str	r2, [r7, #4]
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	460b      	mov	r3, r1
 8003e22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d006      	beq.n	8003e3e <I2C_MasterRequestWrite+0x2a>
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d003      	beq.n	8003e3e <I2C_MasterRequestWrite+0x2a>
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e3c:	d108      	bne.n	8003e50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e00b      	b.n	8003e68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e54:	2b12      	cmp	r3, #18
 8003e56:	d107      	bne.n	8003e68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f000 f937 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00d      	beq.n	8003e9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e8e:	d103      	bne.n	8003e98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e035      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ea4:	d108      	bne.n	8003eb8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ea6:	897b      	ldrh	r3, [r7, #10]
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	461a      	mov	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003eb4:	611a      	str	r2, [r3, #16]
 8003eb6:	e01b      	b.n	8003ef0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003eb8:	897b      	ldrh	r3, [r7, #10]
 8003eba:	11db      	asrs	r3, r3, #7
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	f003 0306 	and.w	r3, r3, #6
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	f063 030f 	orn	r3, r3, #15
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	490e      	ldr	r1, [pc, #56]	@ (8003f10 <I2C_MasterRequestWrite+0xfc>)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f980 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e010      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ee6:	897b      	ldrh	r3, [r7, #10]
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4907      	ldr	r1, [pc, #28]	@ (8003f14 <I2C_MasterRequestWrite+0x100>)
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f970 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e000      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	00010008 	.word	0x00010008
 8003f14:	00010002 	.word	0x00010002

08003f18 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af02      	add	r7, sp, #8
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	4608      	mov	r0, r1
 8003f22:	4611      	mov	r1, r2
 8003f24:	461a      	mov	r2, r3
 8003f26:	4603      	mov	r3, r0
 8003f28:	817b      	strh	r3, [r7, #10]
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	813b      	strh	r3, [r7, #8]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f40:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f54:	9300      	str	r3, [sp, #0]
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f8c2 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00d      	beq.n	8003f86 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f78:	d103      	bne.n	8003f82 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f80:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e0aa      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f86:	897b      	ldrh	r3, [r7, #10]
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	6a3a      	ldr	r2, [r7, #32]
 8003f9a:	4952      	ldr	r1, [pc, #328]	@ (80040e4 <I2C_RequestMemoryRead+0x1cc>)
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f91d 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e097      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc4:	6a39      	ldr	r1, [r7, #32]
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f9a8 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00d      	beq.n	8003fee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d107      	bne.n	8003fea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e076      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fee:	88fb      	ldrh	r3, [r7, #6]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d105      	bne.n	8004000 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ff4:	893b      	ldrh	r3, [r7, #8]
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	611a      	str	r2, [r3, #16]
 8003ffe:	e021      	b.n	8004044 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004000:	893b      	ldrh	r3, [r7, #8]
 8004002:	0a1b      	lsrs	r3, r3, #8
 8004004:	b29b      	uxth	r3, r3
 8004006:	b2da      	uxtb	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800400e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004010:	6a39      	ldr	r1, [r7, #32]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f982 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	2b04      	cmp	r3, #4
 8004024:	d107      	bne.n	8004036 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004034:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e050      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800403a:	893b      	ldrh	r3, [r7, #8]
 800403c:	b2da      	uxtb	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004046:	6a39      	ldr	r1, [r7, #32]
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 f967 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00d      	beq.n	8004070 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	2b04      	cmp	r3, #4
 800405a:	d107      	bne.n	800406c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800406a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e035      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800407e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	2200      	movs	r2, #0
 8004088:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 f82b 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00d      	beq.n	80040b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040a6:	d103      	bne.n	80040b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e013      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040b4:	897b      	ldrh	r3, [r7, #10]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	6a3a      	ldr	r2, [r7, #32]
 80040c8:	4906      	ldr	r1, [pc, #24]	@ (80040e4 <I2C_RequestMemoryRead+0x1cc>)
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 f886 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3718      	adds	r7, #24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	00010002 	.word	0x00010002

080040e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	603b      	str	r3, [r7, #0]
 80040f4:	4613      	mov	r3, r2
 80040f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040f8:	e048      	b.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004100:	d044      	beq.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004102:	f7fe ff0b 	bl	8002f1c <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	429a      	cmp	r2, r3
 8004110:	d302      	bcc.n	8004118 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d139      	bne.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	0c1b      	lsrs	r3, r3, #16
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b01      	cmp	r3, #1
 8004120:	d10d      	bne.n	800413e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	43da      	mvns	r2, r3
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	4013      	ands	r3, r2
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	bf0c      	ite	eq
 8004134:	2301      	moveq	r3, #1
 8004136:	2300      	movne	r3, #0
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	e00c      	b.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x70>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	43da      	mvns	r2, r3
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	4013      	ands	r3, r2
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	bf0c      	ite	eq
 8004150:	2301      	moveq	r3, #1
 8004152:	2300      	movne	r3, #0
 8004154:	b2db      	uxtb	r3, r3
 8004156:	461a      	mov	r2, r3
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	429a      	cmp	r2, r3
 800415c:	d116      	bne.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e023      	b.n	80041d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	0c1b      	lsrs	r3, r3, #16
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b01      	cmp	r3, #1
 8004194:	d10d      	bne.n	80041b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	43da      	mvns	r2, r3
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4013      	ands	r3, r2
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	e00c      	b.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d093      	beq.n	80040fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041ea:	e071      	b.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041fa:	d123      	bne.n	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	f043 0204 	orr.w	r2, r3, #4
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e067      	b.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800424a:	d041      	beq.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424c:	f7fe fe66 	bl	8002f1c <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	429a      	cmp	r2, r3
 800425a:	d302      	bcc.n	8004262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d136      	bne.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	0c1b      	lsrs	r3, r3, #16
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b01      	cmp	r3, #1
 800426a:	d10c      	bne.n	8004286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	43da      	mvns	r2, r3
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4013      	ands	r3, r2
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	bf14      	ite	ne
 800427e:	2301      	movne	r3, #1
 8004280:	2300      	moveq	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	e00b      	b.n	800429e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	43da      	mvns	r2, r3
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	4013      	ands	r3, r2
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf14      	ite	ne
 8004298:	2301      	movne	r3, #1
 800429a:	2300      	moveq	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d016      	beq.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	f043 0220 	orr.w	r2, r3, #32
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e021      	b.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	0c1b      	lsrs	r3, r3, #16
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d10c      	bne.n	80042f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	43da      	mvns	r2, r3
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	4013      	ands	r3, r2
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	e00b      	b.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	43da      	mvns	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4013      	ands	r3, r2
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	bf14      	ite	ne
 8004306:	2301      	movne	r3, #1
 8004308:	2300      	moveq	r3, #0
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	f47f af6d 	bne.w	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004328:	e034      	b.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f8e3 	bl	80044f6 <I2C_IsAcknowledgeFailed>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e034      	b.n	80043a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004340:	d028      	beq.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004342:	f7fe fdeb 	bl	8002f1c <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	429a      	cmp	r2, r3
 8004350:	d302      	bcc.n	8004358 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d11d      	bne.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004362:	2b80      	cmp	r3, #128	@ 0x80
 8004364:	d016      	beq.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004380:	f043 0220 	orr.w	r2, r3, #32
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e007      	b.n	80043a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439e:	2b80      	cmp	r3, #128	@ 0x80
 80043a0:	d1c3      	bne.n	800432a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043b8:	e034      	b.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f89b 	bl	80044f6 <I2C_IsAcknowledgeFailed>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e034      	b.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043d0:	d028      	beq.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d2:	f7fe fda3 	bl	8002f1c <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	68ba      	ldr	r2, [r7, #8]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d302      	bcc.n	80043e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d11d      	bne.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d016      	beq.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	f043 0220 	orr.w	r2, r3, #32
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e007      	b.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b04      	cmp	r3, #4
 8004430:	d1c3      	bne.n	80043ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004448:	e049      	b.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	f003 0310 	and.w	r3, r3, #16
 8004454:	2b10      	cmp	r3, #16
 8004456:	d119      	bne.n	800448c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f06f 0210 	mvn.w	r2, #16
 8004460:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e030      	b.n	80044ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800448c:	f7fe fd46 	bl	8002f1c <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	429a      	cmp	r2, r3
 800449a:	d302      	bcc.n	80044a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d11d      	bne.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ac:	2b40      	cmp	r3, #64	@ 0x40
 80044ae:	d016      	beq.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f043 0220 	orr.w	r2, r3, #32
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e007      	b.n	80044ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d1ae      	bne.n	800444a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800450c:	d11b      	bne.n	8004546 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004516:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	f043 0204 	orr.w	r2, r3, #4
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e0cc      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004568:	4b68      	ldr	r3, [pc, #416]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	429a      	cmp	r2, r3
 8004574:	d90c      	bls.n	8004590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004576:	4b65      	ldr	r3, [pc, #404]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800457e:	4b63      	ldr	r3, [pc, #396]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 030f 	and.w	r3, r3, #15
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d001      	beq.n	8004590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e0b8      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d020      	beq.n	80045de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045a8:	4b59      	ldr	r3, [pc, #356]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4a58      	ldr	r2, [pc, #352]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045c0:	4b53      	ldr	r3, [pc, #332]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	4a52      	ldr	r2, [pc, #328]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045cc:	4b50      	ldr	r3, [pc, #320]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	494d      	ldr	r1, [pc, #308]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d044      	beq.n	8004674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d107      	bne.n	8004602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045f2:	4b47      	ldr	r3, [pc, #284]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d119      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e07f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b02      	cmp	r3, #2
 8004608:	d003      	beq.n	8004612 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800460e:	2b03      	cmp	r3, #3
 8004610:	d107      	bne.n	8004622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004612:	4b3f      	ldr	r3, [pc, #252]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d109      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e06f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004622:	4b3b      	ldr	r3, [pc, #236]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e067      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004632:	4b37      	ldr	r3, [pc, #220]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f023 0203 	bic.w	r2, r3, #3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	4934      	ldr	r1, [pc, #208]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004640:	4313      	orrs	r3, r2
 8004642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004644:	f7fe fc6a 	bl	8002f1c <HAL_GetTick>
 8004648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464a:	e00a      	b.n	8004662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800464c:	f7fe fc66 	bl	8002f1c <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	f241 3288 	movw	r2, #5000	@ 0x1388
 800465a:	4293      	cmp	r3, r2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e04f      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004662:	4b2b      	ldr	r3, [pc, #172]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 020c 	and.w	r2, r3, #12
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	429a      	cmp	r2, r3
 8004672:	d1eb      	bne.n	800464c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004674:	4b25      	ldr	r3, [pc, #148]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d20c      	bcs.n	800469c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004682:	4b22      	ldr	r3, [pc, #136]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	4b20      	ldr	r3, [pc, #128]	@ (800470c <HAL_RCC_ClockConfig+0x1b8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 030f 	and.w	r3, r3, #15
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d001      	beq.n	800469c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e032      	b.n	8004702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046a8:	4b19      	ldr	r3, [pc, #100]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4916      	ldr	r1, [pc, #88]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d009      	beq.n	80046da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046c6:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	490e      	ldr	r1, [pc, #56]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046da:	f000 f855 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80046de:	4602      	mov	r2, r0
 80046e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004710 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	091b      	lsrs	r3, r3, #4
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	490a      	ldr	r1, [pc, #40]	@ (8004714 <HAL_RCC_ClockConfig+0x1c0>)
 80046ec:	5ccb      	ldrb	r3, [r1, r3]
 80046ee:	fa22 f303 	lsr.w	r3, r2, r3
 80046f2:	4a09      	ldr	r2, [pc, #36]	@ (8004718 <HAL_RCC_ClockConfig+0x1c4>)
 80046f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046f6:	4b09      	ldr	r3, [pc, #36]	@ (800471c <HAL_RCC_ClockConfig+0x1c8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fe fbca 	bl	8002e94 <HAL_InitTick>

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	40023c00 	.word	0x40023c00
 8004710:	40023800 	.word	0x40023800
 8004714:	0800ed60 	.word	0x0800ed60
 8004718:	20000004 	.word	0x20000004
 800471c:	20000008 	.word	0x20000008

08004720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004724:	4b03      	ldr	r3, [pc, #12]	@ (8004734 <HAL_RCC_GetHCLKFreq+0x14>)
 8004726:	681b      	ldr	r3, [r3, #0]
}
 8004728:	4618      	mov	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	20000004 	.word	0x20000004

08004738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800473c:	f7ff fff0 	bl	8004720 <HAL_RCC_GetHCLKFreq>
 8004740:	4602      	mov	r2, r0
 8004742:	4b05      	ldr	r3, [pc, #20]	@ (8004758 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	0a9b      	lsrs	r3, r3, #10
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	4903      	ldr	r1, [pc, #12]	@ (800475c <HAL_RCC_GetPCLK1Freq+0x24>)
 800474e:	5ccb      	ldrb	r3, [r1, r3]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	0800ed70 	.word	0x0800ed70

08004760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004764:	f7ff ffdc 	bl	8004720 <HAL_RCC_GetHCLKFreq>
 8004768:	4602      	mov	r2, r0
 800476a:	4b05      	ldr	r3, [pc, #20]	@ (8004780 <HAL_RCC_GetPCLK2Freq+0x20>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	0b5b      	lsrs	r3, r3, #13
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	4903      	ldr	r1, [pc, #12]	@ (8004784 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004776:	5ccb      	ldrb	r3, [r1, r3]
 8004778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800477c:	4618      	mov	r0, r3
 800477e:	bd80      	pop	{r7, pc}
 8004780:	40023800 	.word	0x40023800
 8004784:	0800ed70 	.word	0x0800ed70

08004788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800478c:	b0ae      	sub	sp, #184	@ 0xb8
 800478e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80047a2:	2300      	movs	r3, #0
 80047a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047ae:	4bcb      	ldr	r3, [pc, #812]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b0c      	cmp	r3, #12
 80047b8:	f200 8206 	bhi.w	8004bc8 <HAL_RCC_GetSysClockFreq+0x440>
 80047bc:	a201      	add	r2, pc, #4	@ (adr r2, 80047c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80047be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c2:	bf00      	nop
 80047c4:	080047f9 	.word	0x080047f9
 80047c8:	08004bc9 	.word	0x08004bc9
 80047cc:	08004bc9 	.word	0x08004bc9
 80047d0:	08004bc9 	.word	0x08004bc9
 80047d4:	08004801 	.word	0x08004801
 80047d8:	08004bc9 	.word	0x08004bc9
 80047dc:	08004bc9 	.word	0x08004bc9
 80047e0:	08004bc9 	.word	0x08004bc9
 80047e4:	08004809 	.word	0x08004809
 80047e8:	08004bc9 	.word	0x08004bc9
 80047ec:	08004bc9 	.word	0x08004bc9
 80047f0:	08004bc9 	.word	0x08004bc9
 80047f4:	080049f9 	.word	0x080049f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047f8:	4bb9      	ldr	r3, [pc, #740]	@ (8004ae0 <HAL_RCC_GetSysClockFreq+0x358>)
 80047fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047fe:	e1e7      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004800:	4bb8      	ldr	r3, [pc, #736]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004802:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004806:	e1e3      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004808:	4bb4      	ldr	r3, [pc, #720]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004810:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004814:	4bb1      	ldr	r3, [pc, #708]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d071      	beq.n	8004904 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004820:	4bae      	ldr	r3, [pc, #696]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	099b      	lsrs	r3, r3, #6
 8004826:	2200      	movs	r2, #0
 8004828:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800482c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004830:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004838:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800483c:	2300      	movs	r3, #0
 800483e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004842:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004846:	4622      	mov	r2, r4
 8004848:	462b      	mov	r3, r5
 800484a:	f04f 0000 	mov.w	r0, #0
 800484e:	f04f 0100 	mov.w	r1, #0
 8004852:	0159      	lsls	r1, r3, #5
 8004854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004858:	0150      	lsls	r0, r2, #5
 800485a:	4602      	mov	r2, r0
 800485c:	460b      	mov	r3, r1
 800485e:	4621      	mov	r1, r4
 8004860:	1a51      	subs	r1, r2, r1
 8004862:	6439      	str	r1, [r7, #64]	@ 0x40
 8004864:	4629      	mov	r1, r5
 8004866:	eb63 0301 	sbc.w	r3, r3, r1
 800486a:	647b      	str	r3, [r7, #68]	@ 0x44
 800486c:	f04f 0200 	mov.w	r2, #0
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004878:	4649      	mov	r1, r9
 800487a:	018b      	lsls	r3, r1, #6
 800487c:	4641      	mov	r1, r8
 800487e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004882:	4641      	mov	r1, r8
 8004884:	018a      	lsls	r2, r1, #6
 8004886:	4641      	mov	r1, r8
 8004888:	1a51      	subs	r1, r2, r1
 800488a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800488c:	4649      	mov	r1, r9
 800488e:	eb63 0301 	sbc.w	r3, r3, r1
 8004892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	f04f 0300 	mov.w	r3, #0
 800489c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80048a0:	4649      	mov	r1, r9
 80048a2:	00cb      	lsls	r3, r1, #3
 80048a4:	4641      	mov	r1, r8
 80048a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048aa:	4641      	mov	r1, r8
 80048ac:	00ca      	lsls	r2, r1, #3
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	4603      	mov	r3, r0
 80048b4:	4622      	mov	r2, r4
 80048b6:	189b      	adds	r3, r3, r2
 80048b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048ba:	462b      	mov	r3, r5
 80048bc:	460a      	mov	r2, r1
 80048be:	eb42 0303 	adc.w	r3, r2, r3
 80048c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80048c4:	f04f 0200 	mov.w	r2, #0
 80048c8:	f04f 0300 	mov.w	r3, #0
 80048cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048d0:	4629      	mov	r1, r5
 80048d2:	024b      	lsls	r3, r1, #9
 80048d4:	4621      	mov	r1, r4
 80048d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80048da:	4621      	mov	r1, r4
 80048dc:	024a      	lsls	r2, r1, #9
 80048de:	4610      	mov	r0, r2
 80048e0:	4619      	mov	r1, r3
 80048e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80048f4:	f7fc f9c8 	bl	8000c88 <__aeabi_uldivmod>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4613      	mov	r3, r2
 80048fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004902:	e067      	b.n	80049d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004904:	4b75      	ldr	r3, [pc, #468]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	099b      	lsrs	r3, r3, #6
 800490a:	2200      	movs	r2, #0
 800490c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004910:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004914:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800491c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800491e:	2300      	movs	r3, #0
 8004920:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004922:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004926:	4622      	mov	r2, r4
 8004928:	462b      	mov	r3, r5
 800492a:	f04f 0000 	mov.w	r0, #0
 800492e:	f04f 0100 	mov.w	r1, #0
 8004932:	0159      	lsls	r1, r3, #5
 8004934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004938:	0150      	lsls	r0, r2, #5
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4621      	mov	r1, r4
 8004940:	1a51      	subs	r1, r2, r1
 8004942:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004944:	4629      	mov	r1, r5
 8004946:	eb63 0301 	sbc.w	r3, r3, r1
 800494a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800494c:	f04f 0200 	mov.w	r2, #0
 8004950:	f04f 0300 	mov.w	r3, #0
 8004954:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004958:	4649      	mov	r1, r9
 800495a:	018b      	lsls	r3, r1, #6
 800495c:	4641      	mov	r1, r8
 800495e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004962:	4641      	mov	r1, r8
 8004964:	018a      	lsls	r2, r1, #6
 8004966:	4641      	mov	r1, r8
 8004968:	ebb2 0a01 	subs.w	sl, r2, r1
 800496c:	4649      	mov	r1, r9
 800496e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800497e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004982:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004986:	4692      	mov	sl, r2
 8004988:	469b      	mov	fp, r3
 800498a:	4623      	mov	r3, r4
 800498c:	eb1a 0303 	adds.w	r3, sl, r3
 8004990:	623b      	str	r3, [r7, #32]
 8004992:	462b      	mov	r3, r5
 8004994:	eb4b 0303 	adc.w	r3, fp, r3
 8004998:	627b      	str	r3, [r7, #36]	@ 0x24
 800499a:	f04f 0200 	mov.w	r2, #0
 800499e:	f04f 0300 	mov.w	r3, #0
 80049a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80049a6:	4629      	mov	r1, r5
 80049a8:	028b      	lsls	r3, r1, #10
 80049aa:	4621      	mov	r1, r4
 80049ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049b0:	4621      	mov	r1, r4
 80049b2:	028a      	lsls	r2, r1, #10
 80049b4:	4610      	mov	r0, r2
 80049b6:	4619      	mov	r1, r3
 80049b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049bc:	2200      	movs	r2, #0
 80049be:	673b      	str	r3, [r7, #112]	@ 0x70
 80049c0:	677a      	str	r2, [r7, #116]	@ 0x74
 80049c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80049c6:	f7fc f95f 	bl	8000c88 <__aeabi_uldivmod>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4613      	mov	r3, r2
 80049d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80049d4:	4b41      	ldr	r3, [pc, #260]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	0c1b      	lsrs	r3, r3, #16
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	3301      	adds	r3, #1
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80049e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80049ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049f6:	e0eb      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049f8:	4b38      	ldr	r3, [pc, #224]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a04:	4b35      	ldr	r3, [pc, #212]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d06b      	beq.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a10:	4b32      	ldr	r3, [pc, #200]	@ (8004adc <HAL_RCC_GetSysClockFreq+0x354>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	099b      	lsrs	r3, r3, #6
 8004a16:	2200      	movs	r2, #0
 8004a18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a22:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a24:	2300      	movs	r3, #0
 8004a26:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004a2c:	4622      	mov	r2, r4
 8004a2e:	462b      	mov	r3, r5
 8004a30:	f04f 0000 	mov.w	r0, #0
 8004a34:	f04f 0100 	mov.w	r1, #0
 8004a38:	0159      	lsls	r1, r3, #5
 8004a3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a3e:	0150      	lsls	r0, r2, #5
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4621      	mov	r1, r4
 8004a46:	1a51      	subs	r1, r2, r1
 8004a48:	61b9      	str	r1, [r7, #24]
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	eb63 0301 	sbc.w	r3, r3, r1
 8004a50:	61fb      	str	r3, [r7, #28]
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004a5e:	4659      	mov	r1, fp
 8004a60:	018b      	lsls	r3, r1, #6
 8004a62:	4651      	mov	r1, sl
 8004a64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a68:	4651      	mov	r1, sl
 8004a6a:	018a      	lsls	r2, r1, #6
 8004a6c:	4651      	mov	r1, sl
 8004a6e:	ebb2 0801 	subs.w	r8, r2, r1
 8004a72:	4659      	mov	r1, fp
 8004a74:	eb63 0901 	sbc.w	r9, r3, r1
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	f04f 0300 	mov.w	r3, #0
 8004a80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a8c:	4690      	mov	r8, r2
 8004a8e:	4699      	mov	r9, r3
 8004a90:	4623      	mov	r3, r4
 8004a92:	eb18 0303 	adds.w	r3, r8, r3
 8004a96:	613b      	str	r3, [r7, #16]
 8004a98:	462b      	mov	r3, r5
 8004a9a:	eb49 0303 	adc.w	r3, r9, r3
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004aac:	4629      	mov	r1, r5
 8004aae:	024b      	lsls	r3, r1, #9
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	024a      	lsls	r2, r1, #9
 8004aba:	4610      	mov	r0, r2
 8004abc:	4619      	mov	r1, r3
 8004abe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ac6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004ac8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004acc:	f7fc f8dc 	bl	8000c88 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ada:	e065      	b.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x420>
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	00f42400 	.word	0x00f42400
 8004ae4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ae8:	4b3d      	ldr	r3, [pc, #244]	@ (8004be0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	099b      	lsrs	r3, r3, #6
 8004aee:	2200      	movs	r2, #0
 8004af0:	4618      	mov	r0, r3
 8004af2:	4611      	mov	r1, r2
 8004af4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004af8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004afa:	2300      	movs	r3, #0
 8004afc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004afe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004b02:	4642      	mov	r2, r8
 8004b04:	464b      	mov	r3, r9
 8004b06:	f04f 0000 	mov.w	r0, #0
 8004b0a:	f04f 0100 	mov.w	r1, #0
 8004b0e:	0159      	lsls	r1, r3, #5
 8004b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b14:	0150      	lsls	r0, r2, #5
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4641      	mov	r1, r8
 8004b1c:	1a51      	subs	r1, r2, r1
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	4649      	mov	r1, r9
 8004b22:	eb63 0301 	sbc.w	r3, r3, r1
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	f04f 0300 	mov.w	r3, #0
 8004b30:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004b34:	4659      	mov	r1, fp
 8004b36:	018b      	lsls	r3, r1, #6
 8004b38:	4651      	mov	r1, sl
 8004b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b3e:	4651      	mov	r1, sl
 8004b40:	018a      	lsls	r2, r1, #6
 8004b42:	4651      	mov	r1, sl
 8004b44:	1a54      	subs	r4, r2, r1
 8004b46:	4659      	mov	r1, fp
 8004b48:	eb63 0501 	sbc.w	r5, r3, r1
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	f04f 0300 	mov.w	r3, #0
 8004b54:	00eb      	lsls	r3, r5, #3
 8004b56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b5a:	00e2      	lsls	r2, r4, #3
 8004b5c:	4614      	mov	r4, r2
 8004b5e:	461d      	mov	r5, r3
 8004b60:	4643      	mov	r3, r8
 8004b62:	18e3      	adds	r3, r4, r3
 8004b64:	603b      	str	r3, [r7, #0]
 8004b66:	464b      	mov	r3, r9
 8004b68:	eb45 0303 	adc.w	r3, r5, r3
 8004b6c:	607b      	str	r3, [r7, #4]
 8004b6e:	f04f 0200 	mov.w	r2, #0
 8004b72:	f04f 0300 	mov.w	r3, #0
 8004b76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	028b      	lsls	r3, r1, #10
 8004b7e:	4621      	mov	r1, r4
 8004b80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b84:	4621      	mov	r1, r4
 8004b86:	028a      	lsls	r2, r1, #10
 8004b88:	4610      	mov	r0, r2
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b90:	2200      	movs	r2, #0
 8004b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b94:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004b96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b9a:	f7fc f875 	bl	8000c88 <__aeabi_uldivmod>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8004be0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	0f1b      	lsrs	r3, r3, #28
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004bb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bc6:	e003      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bc8:	4b06      	ldr	r3, [pc, #24]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004bca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bce:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	37b8      	adds	r7, #184	@ 0xb8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bde:	bf00      	nop
 8004be0:	40023800 	.word	0x40023800
 8004be4:	00f42400 	.word	0x00f42400

08004be8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e28d      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 8083 	beq.w	8004d0e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004c08:	4b94      	ldr	r3, [pc, #592]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f003 030c 	and.w	r3, r3, #12
 8004c10:	2b04      	cmp	r3, #4
 8004c12:	d019      	beq.n	8004c48 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c14:	4b91      	ldr	r3, [pc, #580]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f003 030c 	and.w	r3, r3, #12
        || \
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d106      	bne.n	8004c2e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c20:	4b8e      	ldr	r3, [pc, #568]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c2c:	d00c      	beq.n	8004c48 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c2e:	4b8b      	ldr	r3, [pc, #556]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	d112      	bne.n	8004c60 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c3a:	4b88      	ldr	r3, [pc, #544]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c46:	d10b      	bne.n	8004c60 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c48:	4b84      	ldr	r3, [pc, #528]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d05b      	beq.n	8004d0c <HAL_RCC_OscConfig+0x124>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d157      	bne.n	8004d0c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e25a      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c68:	d106      	bne.n	8004c78 <HAL_RCC_OscConfig+0x90>
 8004c6a:	4b7c      	ldr	r3, [pc, #496]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a7b      	ldr	r2, [pc, #492]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	e01d      	b.n	8004cb4 <HAL_RCC_OscConfig+0xcc>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c80:	d10c      	bne.n	8004c9c <HAL_RCC_OscConfig+0xb4>
 8004c82:	4b76      	ldr	r3, [pc, #472]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a75      	ldr	r2, [pc, #468]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	4b73      	ldr	r3, [pc, #460]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a72      	ldr	r2, [pc, #456]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	e00b      	b.n	8004cb4 <HAL_RCC_OscConfig+0xcc>
 8004c9c:	4b6f      	ldr	r3, [pc, #444]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a6e      	ldr	r2, [pc, #440]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004ca2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ca6:	6013      	str	r3, [r2, #0]
 8004ca8:	4b6c      	ldr	r3, [pc, #432]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a6b      	ldr	r2, [pc, #428]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004cae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d013      	beq.n	8004ce4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cbc:	f7fe f92e 	bl	8002f1c <HAL_GetTick>
 8004cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc2:	e008      	b.n	8004cd6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cc4:	f7fe f92a 	bl	8002f1c <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	2b64      	cmp	r3, #100	@ 0x64
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e21f      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cd6:	4b61      	ldr	r3, [pc, #388]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0f0      	beq.n	8004cc4 <HAL_RCC_OscConfig+0xdc>
 8004ce2:	e014      	b.n	8004d0e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce4:	f7fe f91a 	bl	8002f1c <HAL_GetTick>
 8004ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cea:	e008      	b.n	8004cfe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cec:	f7fe f916 	bl	8002f1c <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	2b64      	cmp	r3, #100	@ 0x64
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e20b      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cfe:	4b57      	ldr	r3, [pc, #348]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1f0      	bne.n	8004cec <HAL_RCC_OscConfig+0x104>
 8004d0a:	e000      	b.n	8004d0e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d06f      	beq.n	8004dfa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d1a:	4b50      	ldr	r3, [pc, #320]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f003 030c 	and.w	r3, r3, #12
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d017      	beq.n	8004d56 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d26:	4b4d      	ldr	r3, [pc, #308]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d105      	bne.n	8004d3e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d32:	4b4a      	ldr	r3, [pc, #296]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00b      	beq.n	8004d56 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d3e:	4b47      	ldr	r3, [pc, #284]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004d46:	2b0c      	cmp	r3, #12
 8004d48:	d11c      	bne.n	8004d84 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d4a:	4b44      	ldr	r3, [pc, #272]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d116      	bne.n	8004d84 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d56:	4b41      	ldr	r3, [pc, #260]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d005      	beq.n	8004d6e <HAL_RCC_OscConfig+0x186>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d001      	beq.n	8004d6e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e1d3      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	4937      	ldr	r1, [pc, #220]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d82:	e03a      	b.n	8004dfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d020      	beq.n	8004dce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d8c:	4b34      	ldr	r3, [pc, #208]	@ (8004e60 <HAL_RCC_OscConfig+0x278>)
 8004d8e:	2201      	movs	r2, #1
 8004d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d92:	f7fe f8c3 	bl	8002f1c <HAL_GetTick>
 8004d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d98:	e008      	b.n	8004dac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d9a:	f7fe f8bf 	bl	8002f1c <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d901      	bls.n	8004dac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e1b4      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dac:	4b2b      	ldr	r3, [pc, #172]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0f0      	beq.n	8004d9a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004db8:	4b28      	ldr	r3, [pc, #160]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	4925      	ldr	r1, [pc, #148]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	600b      	str	r3, [r1, #0]
 8004dcc:	e015      	b.n	8004dfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dce:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <HAL_RCC_OscConfig+0x278>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7fe f8a2 	bl	8002f1c <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ddc:	f7fe f89e 	bl	8002f1c <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e193      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dee:	4b1b      	ldr	r3, [pc, #108]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d036      	beq.n	8004e74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d016      	beq.n	8004e3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e0e:	4b15      	ldr	r3, [pc, #84]	@ (8004e64 <HAL_RCC_OscConfig+0x27c>)
 8004e10:	2201      	movs	r2, #1
 8004e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7fe f882 	bl	8002f1c <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e1c:	f7fe f87e 	bl	8002f1c <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e173      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e5c <HAL_RCC_OscConfig+0x274>)
 8004e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d0f0      	beq.n	8004e1c <HAL_RCC_OscConfig+0x234>
 8004e3a:	e01b      	b.n	8004e74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e3c:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <HAL_RCC_OscConfig+0x27c>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e42:	f7fe f86b 	bl	8002f1c <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e48:	e00e      	b.n	8004e68 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e4a:	f7fe f867 	bl	8002f1c <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d907      	bls.n	8004e68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e15c      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	42470000 	.word	0x42470000
 8004e64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e68:	4b8a      	ldr	r3, [pc, #552]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004e6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1ea      	bne.n	8004e4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8097 	beq.w	8004fb0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e86:	4b83      	ldr	r3, [pc, #524]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10f      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e92:	2300      	movs	r3, #0
 8004e94:	60bb      	str	r3, [r7, #8]
 8004e96:	4b7f      	ldr	r3, [pc, #508]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ea2:	4b7c      	ldr	r3, [pc, #496]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	60bb      	str	r3, [r7, #8]
 8004eac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb2:	4b79      	ldr	r3, [pc, #484]	@ (8005098 <HAL_RCC_OscConfig+0x4b0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d118      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ebe:	4b76      	ldr	r3, [pc, #472]	@ (8005098 <HAL_RCC_OscConfig+0x4b0>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a75      	ldr	r2, [pc, #468]	@ (8005098 <HAL_RCC_OscConfig+0x4b0>)
 8004ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eca:	f7fe f827 	bl	8002f1c <HAL_GetTick>
 8004ece:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed2:	f7fe f823 	bl	8002f1c <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e118      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee4:	4b6c      	ldr	r3, [pc, #432]	@ (8005098 <HAL_RCC_OscConfig+0x4b0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0f0      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d106      	bne.n	8004f06 <HAL_RCC_OscConfig+0x31e>
 8004ef8:	4b66      	ldr	r3, [pc, #408]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efc:	4a65      	ldr	r2, [pc, #404]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004efe:	f043 0301 	orr.w	r3, r3, #1
 8004f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f04:	e01c      	b.n	8004f40 <HAL_RCC_OscConfig+0x358>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	2b05      	cmp	r3, #5
 8004f0c:	d10c      	bne.n	8004f28 <HAL_RCC_OscConfig+0x340>
 8004f0e:	4b61      	ldr	r3, [pc, #388]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f12:	4a60      	ldr	r2, [pc, #384]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f14:	f043 0304 	orr.w	r3, r3, #4
 8004f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f1a:	4b5e      	ldr	r3, [pc, #376]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1e:	4a5d      	ldr	r2, [pc, #372]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f20:	f043 0301 	orr.w	r3, r3, #1
 8004f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f26:	e00b      	b.n	8004f40 <HAL_RCC_OscConfig+0x358>
 8004f28:	4b5a      	ldr	r3, [pc, #360]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2c:	4a59      	ldr	r2, [pc, #356]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f2e:	f023 0301 	bic.w	r3, r3, #1
 8004f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f34:	4b57      	ldr	r3, [pc, #348]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f38:	4a56      	ldr	r2, [pc, #344]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f3a:	f023 0304 	bic.w	r3, r3, #4
 8004f3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d015      	beq.n	8004f74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f48:	f7fd ffe8 	bl	8002f1c <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4e:	e00a      	b.n	8004f66 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f50:	f7fd ffe4 	bl	8002f1c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e0d7      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f66:	4b4b      	ldr	r3, [pc, #300]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0ee      	beq.n	8004f50 <HAL_RCC_OscConfig+0x368>
 8004f72:	e014      	b.n	8004f9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f74:	f7fd ffd2 	bl	8002f1c <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f7a:	e00a      	b.n	8004f92 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f7c:	f7fd ffce 	bl	8002f1c <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e0c1      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f92:	4b40      	ldr	r3, [pc, #256]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1ee      	bne.n	8004f7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f9e:	7dfb      	ldrb	r3, [r7, #23]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d105      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa8:	4a3a      	ldr	r2, [pc, #232]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004faa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80ad 	beq.w	8005114 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fba:	4b36      	ldr	r3, [pc, #216]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f003 030c 	and.w	r3, r3, #12
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d060      	beq.n	8005088 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d145      	bne.n	800505a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fce:	4b33      	ldr	r3, [pc, #204]	@ (800509c <HAL_RCC_OscConfig+0x4b4>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd4:	f7fd ffa2 	bl	8002f1c <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fdc:	f7fd ff9e 	bl	8002f1c <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e093      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fee:	4b29      	ldr	r3, [pc, #164]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1f0      	bne.n	8004fdc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	69da      	ldr	r2, [r3, #28]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	019b      	lsls	r3, r3, #6
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	3b01      	subs	r3, #1
 8005014:	041b      	lsls	r3, r3, #16
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	061b      	lsls	r3, r3, #24
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005024:	071b      	lsls	r3, r3, #28
 8005026:	491b      	ldr	r1, [pc, #108]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 8005028:	4313      	orrs	r3, r2
 800502a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800502c:	4b1b      	ldr	r3, [pc, #108]	@ (800509c <HAL_RCC_OscConfig+0x4b4>)
 800502e:	2201      	movs	r2, #1
 8005030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005032:	f7fd ff73 	bl	8002f1c <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503a:	f7fd ff6f 	bl	8002f1c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e064      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800504c:	4b11      	ldr	r3, [pc, #68]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x452>
 8005058:	e05c      	b.n	8005114 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505a:	4b10      	ldr	r3, [pc, #64]	@ (800509c <HAL_RCC_OscConfig+0x4b4>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005060:	f7fd ff5c 	bl	8002f1c <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005068:	f7fd ff58 	bl	8002f1c <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e04d      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800507a:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <HAL_RCC_OscConfig+0x4ac>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x480>
 8005086:	e045      	b.n	8005114 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d107      	bne.n	80050a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e040      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
 8005094:	40023800 	.word	0x40023800
 8005098:	40007000 	.word	0x40007000
 800509c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80050a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005120 <HAL_RCC_OscConfig+0x538>)
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d030      	beq.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d129      	bne.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d122      	bne.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80050d0:	4013      	ands	r3, r2
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050d8:	4293      	cmp	r3, r2
 80050da:	d119      	bne.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	085b      	lsrs	r3, r3, #1
 80050e8:	3b01      	subs	r3, #1
 80050ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d10f      	bne.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d107      	bne.n	8005110 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800510c:	429a      	cmp	r2, r3
 800510e:	d001      	beq.n	8005114 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e000      	b.n	8005116 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3718      	adds	r7, #24
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	40023800 	.word	0x40023800

08005124 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e041      	b.n	80051ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d106      	bne.n	8005150 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fd f91e 	bl	800238c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2202      	movs	r2, #2
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	3304      	adds	r3, #4
 8005160:	4619      	mov	r1, r3
 8005162:	4610      	mov	r0, r2
 8005164:	f000 fbfa 	bl	800595c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3708      	adds	r7, #8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b082      	sub	sp, #8
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e041      	b.n	8005258 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d106      	bne.n	80051ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f839 	bl	8005260 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	3304      	adds	r3, #4
 80051fe:	4619      	mov	r1, r3
 8005200:	4610      	mov	r0, r2
 8005202:	f000 fbab 	bl	800595c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2201      	movs	r2, #1
 8005212:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d109      	bne.n	8005298 <HAL_TIM_PWM_Start+0x24>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b01      	cmp	r3, #1
 800528e:	bf14      	ite	ne
 8005290:	2301      	movne	r3, #1
 8005292:	2300      	moveq	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	e022      	b.n	80052de <HAL_TIM_PWM_Start+0x6a>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2b04      	cmp	r3, #4
 800529c:	d109      	bne.n	80052b2 <HAL_TIM_PWM_Start+0x3e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	bf14      	ite	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	2300      	moveq	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	e015      	b.n	80052de <HAL_TIM_PWM_Start+0x6a>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d109      	bne.n	80052cc <HAL_TIM_PWM_Start+0x58>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	bf14      	ite	ne
 80052c4:	2301      	movne	r3, #1
 80052c6:	2300      	moveq	r3, #0
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	e008      	b.n	80052de <HAL_TIM_PWM_Start+0x6a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	bf14      	ite	ne
 80052d8:	2301      	movne	r3, #1
 80052da:	2300      	moveq	r3, #0
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e07c      	b.n	80053e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d104      	bne.n	80052f6 <HAL_TIM_PWM_Start+0x82>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052f4:	e013      	b.n	800531e <HAL_TIM_PWM_Start+0xaa>
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d104      	bne.n	8005306 <HAL_TIM_PWM_Start+0x92>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2202      	movs	r2, #2
 8005300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005304:	e00b      	b.n	800531e <HAL_TIM_PWM_Start+0xaa>
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	2b08      	cmp	r3, #8
 800530a:	d104      	bne.n	8005316 <HAL_TIM_PWM_Start+0xa2>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005314:	e003      	b.n	800531e <HAL_TIM_PWM_Start+0xaa>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2202      	movs	r2, #2
 800531a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2201      	movs	r2, #1
 8005324:	6839      	ldr	r1, [r7, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fe08 	bl	8005f3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a2d      	ldr	r2, [pc, #180]	@ (80053e8 <HAL_TIM_PWM_Start+0x174>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d004      	beq.n	8005340 <HAL_TIM_PWM_Start+0xcc>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a2c      	ldr	r2, [pc, #176]	@ (80053ec <HAL_TIM_PWM_Start+0x178>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d101      	bne.n	8005344 <HAL_TIM_PWM_Start+0xd0>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <HAL_TIM_PWM_Start+0xd2>
 8005344:	2300      	movs	r3, #0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d007      	beq.n	800535a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005358:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a22      	ldr	r2, [pc, #136]	@ (80053e8 <HAL_TIM_PWM_Start+0x174>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d022      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800536c:	d01d      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a1f      	ldr	r2, [pc, #124]	@ (80053f0 <HAL_TIM_PWM_Start+0x17c>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d018      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1d      	ldr	r2, [pc, #116]	@ (80053f4 <HAL_TIM_PWM_Start+0x180>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d013      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1c      	ldr	r2, [pc, #112]	@ (80053f8 <HAL_TIM_PWM_Start+0x184>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00e      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a16      	ldr	r2, [pc, #88]	@ (80053ec <HAL_TIM_PWM_Start+0x178>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d009      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a18      	ldr	r2, [pc, #96]	@ (80053fc <HAL_TIM_PWM_Start+0x188>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d004      	beq.n	80053aa <HAL_TIM_PWM_Start+0x136>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a16      	ldr	r2, [pc, #88]	@ (8005400 <HAL_TIM_PWM_Start+0x18c>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d111      	bne.n	80053ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2b06      	cmp	r3, #6
 80053ba:	d010      	beq.n	80053de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053cc:	e007      	b.n	80053de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f042 0201 	orr.w	r2, r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3710      	adds	r7, #16
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40010000 	.word	0x40010000
 80053ec:	40010400 	.word	0x40010400
 80053f0:	40000400 	.word	0x40000400
 80053f4:	40000800 	.word	0x40000800
 80053f8:	40000c00 	.word	0x40000c00
 80053fc:	40014000 	.word	0x40014000
 8005400:	40001800 	.word	0x40001800

08005404 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d020      	beq.n	8005468 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01b      	beq.n	8005468 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0202 	mvn.w	r2, #2
 8005438:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f003 0303 	and.w	r3, r3, #3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fa65 	bl	800591e <HAL_TIM_IC_CaptureCallback>
 8005454:	e005      	b.n	8005462 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fa57 	bl	800590a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fa68 	bl	8005932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	2b00      	cmp	r3, #0
 8005470:	d020      	beq.n	80054b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f003 0304 	and.w	r3, r3, #4
 8005478:	2b00      	cmp	r3, #0
 800547a:	d01b      	beq.n	80054b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f06f 0204 	mvn.w	r2, #4
 8005484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2202      	movs	r2, #2
 800548a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa3f 	bl	800591e <HAL_TIM_IC_CaptureCallback>
 80054a0:	e005      	b.n	80054ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fa31 	bl	800590a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fa42 	bl	8005932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d020      	beq.n	8005500 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d01b      	beq.n	8005500 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0208 	mvn.w	r2, #8
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2204      	movs	r2, #4
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	f003 0303 	and.w	r3, r3, #3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa19 	bl	800591e <HAL_TIM_IC_CaptureCallback>
 80054ec:	e005      	b.n	80054fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fa0b 	bl	800590a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fa1c 	bl	8005932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f003 0310 	and.w	r3, r3, #16
 8005506:	2b00      	cmp	r3, #0
 8005508:	d020      	beq.n	800554c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f003 0310 	and.w	r3, r3, #16
 8005510:	2b00      	cmp	r3, #0
 8005512:	d01b      	beq.n	800554c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f06f 0210 	mvn.w	r2, #16
 800551c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2208      	movs	r2, #8
 8005522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	69db      	ldr	r3, [r3, #28]
 800552a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f9f3 	bl	800591e <HAL_TIM_IC_CaptureCallback>
 8005538:	e005      	b.n	8005546 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f9e5 	bl	800590a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f9f6 	bl	8005932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00c      	beq.n	8005570 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f06f 0201 	mvn.w	r2, #1
 8005568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f9c3 	bl	80058f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00c      	beq.n	8005594 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800558c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fd80 	bl	8006094 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00c      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d007      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9c7 	bl	8005946 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00c      	beq.n	80055dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f06f 0220 	mvn.w	r2, #32
 80055d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 fd52 	bl	8006080 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055f0:	2300      	movs	r3, #0
 80055f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055fe:	2302      	movs	r3, #2
 8005600:	e0ae      	b.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2b0c      	cmp	r3, #12
 800560e:	f200 809f 	bhi.w	8005750 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005612:	a201      	add	r2, pc, #4	@ (adr r2, 8005618 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005618:	0800564d 	.word	0x0800564d
 800561c:	08005751 	.word	0x08005751
 8005620:	08005751 	.word	0x08005751
 8005624:	08005751 	.word	0x08005751
 8005628:	0800568d 	.word	0x0800568d
 800562c:	08005751 	.word	0x08005751
 8005630:	08005751 	.word	0x08005751
 8005634:	08005751 	.word	0x08005751
 8005638:	080056cf 	.word	0x080056cf
 800563c:	08005751 	.word	0x08005751
 8005640:	08005751 	.word	0x08005751
 8005644:	08005751 	.word	0x08005751
 8005648:	0800570f 	.word	0x0800570f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68b9      	ldr	r1, [r7, #8]
 8005652:	4618      	mov	r0, r3
 8005654:	f000 fa28 	bl	8005aa8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	699a      	ldr	r2, [r3, #24]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0208 	orr.w	r2, r2, #8
 8005666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699a      	ldr	r2, [r3, #24]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f022 0204 	bic.w	r2, r2, #4
 8005676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6999      	ldr	r1, [r3, #24]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	619a      	str	r2, [r3, #24]
      break;
 800568a:	e064      	b.n	8005756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68b9      	ldr	r1, [r7, #8]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fa78 	bl	8005b88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699a      	ldr	r2, [r3, #24]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	699a      	ldr	r2, [r3, #24]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6999      	ldr	r1, [r3, #24]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	021a      	lsls	r2, r3, #8
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	619a      	str	r2, [r3, #24]
      break;
 80056cc:	e043      	b.n	8005756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68b9      	ldr	r1, [r7, #8]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 facd 	bl	8005c74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69da      	ldr	r2, [r3, #28]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0208 	orr.w	r2, r2, #8
 80056e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	69da      	ldr	r2, [r3, #28]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 0204 	bic.w	r2, r2, #4
 80056f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	69d9      	ldr	r1, [r3, #28]
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	691a      	ldr	r2, [r3, #16]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	61da      	str	r2, [r3, #28]
      break;
 800570c:	e023      	b.n	8005756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fb21 	bl	8005d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69da      	ldr	r2, [r3, #28]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69d9      	ldr	r1, [r3, #28]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	021a      	lsls	r2, r3, #8
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	61da      	str	r2, [r3, #28]
      break;
 800574e:	e002      	b.n	8005756 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	75fb      	strb	r3, [r7, #23]
      break;
 8005754:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800575e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005760:	4618      	mov	r0, r3
 8005762:	3718      	adds	r7, #24
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800577c:	2b01      	cmp	r3, #1
 800577e:	d101      	bne.n	8005784 <HAL_TIM_ConfigClockSource+0x1c>
 8005780:	2302      	movs	r3, #2
 8005782:	e0b4      	b.n	80058ee <HAL_TIM_ConfigClockSource+0x186>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2202      	movs	r2, #2
 8005790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80057a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057bc:	d03e      	beq.n	800583c <HAL_TIM_ConfigClockSource+0xd4>
 80057be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057c2:	f200 8087 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ca:	f000 8086 	beq.w	80058da <HAL_TIM_ConfigClockSource+0x172>
 80057ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d2:	d87f      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b70      	cmp	r3, #112	@ 0x70
 80057d6:	d01a      	beq.n	800580e <HAL_TIM_ConfigClockSource+0xa6>
 80057d8:	2b70      	cmp	r3, #112	@ 0x70
 80057da:	d87b      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b60      	cmp	r3, #96	@ 0x60
 80057de:	d050      	beq.n	8005882 <HAL_TIM_ConfigClockSource+0x11a>
 80057e0:	2b60      	cmp	r3, #96	@ 0x60
 80057e2:	d877      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057e4:	2b50      	cmp	r3, #80	@ 0x50
 80057e6:	d03c      	beq.n	8005862 <HAL_TIM_ConfigClockSource+0xfa>
 80057e8:	2b50      	cmp	r3, #80	@ 0x50
 80057ea:	d873      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b40      	cmp	r3, #64	@ 0x40
 80057ee:	d058      	beq.n	80058a2 <HAL_TIM_ConfigClockSource+0x13a>
 80057f0:	2b40      	cmp	r3, #64	@ 0x40
 80057f2:	d86f      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b30      	cmp	r3, #48	@ 0x30
 80057f6:	d064      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x15a>
 80057f8:	2b30      	cmp	r3, #48	@ 0x30
 80057fa:	d86b      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d060      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005800:	2b20      	cmp	r3, #32
 8005802:	d867      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b00      	cmp	r3, #0
 8005806:	d05c      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005808:	2b10      	cmp	r3, #16
 800580a:	d05a      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x15a>
 800580c:	e062      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800581e:	f000 fb6d 	bl	8005efc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005830:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	609a      	str	r2, [r3, #8]
      break;
 800583a:	e04f      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800584c:	f000 fb56 	bl	8005efc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800585e:	609a      	str	r2, [r3, #8]
      break;
 8005860:	e03c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800586e:	461a      	mov	r2, r3
 8005870:	f000 faca 	bl	8005e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2150      	movs	r1, #80	@ 0x50
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fb23 	bl	8005ec6 <TIM_ITRx_SetConfig>
      break;
 8005880:	e02c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800588e:	461a      	mov	r2, r3
 8005890:	f000 fae9 	bl	8005e66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2160      	movs	r1, #96	@ 0x60
 800589a:	4618      	mov	r0, r3
 800589c:	f000 fb13 	bl	8005ec6 <TIM_ITRx_SetConfig>
      break;
 80058a0:	e01c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ae:	461a      	mov	r2, r3
 80058b0:	f000 faaa 	bl	8005e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2140      	movs	r1, #64	@ 0x40
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 fb03 	bl	8005ec6 <TIM_ITRx_SetConfig>
      break;
 80058c0:	e00c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4619      	mov	r1, r3
 80058cc:	4610      	mov	r0, r2
 80058ce:	f000 fafa 	bl	8005ec6 <TIM_ITRx_SetConfig>
      break;
 80058d2:	e003      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	73fb      	strb	r3, [r7, #15]
      break;
 80058d8:	e000      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005912:	bf00      	nop
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800591e:	b480      	push	{r7}
 8005920:	b083      	sub	sp, #12
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005926:	bf00      	nop
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005932:	b480      	push	{r7}
 8005934:	b083      	sub	sp, #12
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800593a:	bf00      	nop
 800593c:	370c      	adds	r7, #12
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr

08005946 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005946:	b480      	push	{r7}
 8005948:	b083      	sub	sp, #12
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800594e:	bf00      	nop
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a43      	ldr	r2, [pc, #268]	@ (8005a7c <TIM_Base_SetConfig+0x120>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d013      	beq.n	800599c <TIM_Base_SetConfig+0x40>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597a:	d00f      	beq.n	800599c <TIM_Base_SetConfig+0x40>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a40      	ldr	r2, [pc, #256]	@ (8005a80 <TIM_Base_SetConfig+0x124>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d00b      	beq.n	800599c <TIM_Base_SetConfig+0x40>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a3f      	ldr	r2, [pc, #252]	@ (8005a84 <TIM_Base_SetConfig+0x128>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d007      	beq.n	800599c <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a3e      	ldr	r2, [pc, #248]	@ (8005a88 <TIM_Base_SetConfig+0x12c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d003      	beq.n	800599c <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3d      	ldr	r2, [pc, #244]	@ (8005a8c <TIM_Base_SetConfig+0x130>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d108      	bne.n	80059ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a32      	ldr	r2, [pc, #200]	@ (8005a7c <TIM_Base_SetConfig+0x120>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d02b      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059bc:	d027      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a2f      	ldr	r2, [pc, #188]	@ (8005a80 <TIM_Base_SetConfig+0x124>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d023      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a2e      	ldr	r2, [pc, #184]	@ (8005a84 <TIM_Base_SetConfig+0x128>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d01f      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005a88 <TIM_Base_SetConfig+0x12c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d01b      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2c      	ldr	r2, [pc, #176]	@ (8005a8c <TIM_Base_SetConfig+0x130>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d017      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a90 <TIM_Base_SetConfig+0x134>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d013      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005a94 <TIM_Base_SetConfig+0x138>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00f      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a29      	ldr	r2, [pc, #164]	@ (8005a98 <TIM_Base_SetConfig+0x13c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00b      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a28      	ldr	r2, [pc, #160]	@ (8005a9c <TIM_Base_SetConfig+0x140>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d007      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a27      	ldr	r2, [pc, #156]	@ (8005aa0 <TIM_Base_SetConfig+0x144>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d003      	beq.n	8005a0e <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a26      	ldr	r2, [pc, #152]	@ (8005aa4 <TIM_Base_SetConfig+0x148>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d108      	bne.n	8005a20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	689a      	ldr	r2, [r3, #8]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a0e      	ldr	r2, [pc, #56]	@ (8005a7c <TIM_Base_SetConfig+0x120>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d003      	beq.n	8005a4e <TIM_Base_SetConfig+0xf2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a10      	ldr	r2, [pc, #64]	@ (8005a8c <TIM_Base_SetConfig+0x130>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d103      	bne.n	8005a56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	691a      	ldr	r2, [r3, #16]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f043 0204 	orr.w	r2, r3, #4
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	601a      	str	r2, [r3, #0]
}
 8005a6e:	bf00      	nop
 8005a70:	3714      	adds	r7, #20
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	40010000 	.word	0x40010000
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800
 8005a88:	40000c00 	.word	0x40000c00
 8005a8c:	40010400 	.word	0x40010400
 8005a90:	40014000 	.word	0x40014000
 8005a94:	40014400 	.word	0x40014400
 8005a98:	40014800 	.word	0x40014800
 8005a9c:	40001800 	.word	0x40001800
 8005aa0:	40001c00 	.word	0x40001c00
 8005aa4:	40002000 	.word	0x40002000

08005aa8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	f023 0201 	bic.w	r2, r3, #1
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0303 	bic.w	r3, r3, #3
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f023 0302 	bic.w	r3, r3, #2
 8005af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a20      	ldr	r2, [pc, #128]	@ (8005b80 <TIM_OC1_SetConfig+0xd8>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_OC1_SetConfig+0x64>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a1f      	ldr	r2, [pc, #124]	@ (8005b84 <TIM_OC1_SetConfig+0xdc>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d10c      	bne.n	8005b26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	f023 0308 	bic.w	r3, r3, #8
 8005b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	f023 0304 	bic.w	r3, r3, #4
 8005b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a15      	ldr	r2, [pc, #84]	@ (8005b80 <TIM_OC1_SetConfig+0xd8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d003      	beq.n	8005b36 <TIM_OC1_SetConfig+0x8e>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a14      	ldr	r2, [pc, #80]	@ (8005b84 <TIM_OC1_SetConfig+0xdc>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d111      	bne.n	8005b5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	621a      	str	r2, [r3, #32]
}
 8005b74:	bf00      	nop
 8005b76:	371c      	adds	r7, #28
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr
 8005b80:	40010000 	.word	0x40010000
 8005b84:	40010400 	.word	0x40010400

08005b88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	f023 0210 	bic.w	r2, r3, #16
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	021b      	lsls	r3, r3, #8
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	f023 0320 	bic.w	r3, r3, #32
 8005bd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a22      	ldr	r2, [pc, #136]	@ (8005c6c <TIM_OC2_SetConfig+0xe4>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d003      	beq.n	8005bf0 <TIM_OC2_SetConfig+0x68>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a21      	ldr	r2, [pc, #132]	@ (8005c70 <TIM_OC2_SetConfig+0xe8>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d10d      	bne.n	8005c0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a17      	ldr	r2, [pc, #92]	@ (8005c6c <TIM_OC2_SetConfig+0xe4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC2_SetConfig+0x94>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a16      	ldr	r2, [pc, #88]	@ (8005c70 <TIM_OC2_SetConfig+0xe8>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d113      	bne.n	8005c44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	621a      	str	r2, [r3, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	371c      	adds	r7, #28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	40010000 	.word	0x40010000
 8005c70:	40010400 	.word	0x40010400

08005c74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	021b      	lsls	r3, r3, #8
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a21      	ldr	r2, [pc, #132]	@ (8005d54 <TIM_OC3_SetConfig+0xe0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d003      	beq.n	8005cda <TIM_OC3_SetConfig+0x66>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a20      	ldr	r2, [pc, #128]	@ (8005d58 <TIM_OC3_SetConfig+0xe4>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d10d      	bne.n	8005cf6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	021b      	lsls	r3, r3, #8
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a16      	ldr	r2, [pc, #88]	@ (8005d54 <TIM_OC3_SetConfig+0xe0>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d003      	beq.n	8005d06 <TIM_OC3_SetConfig+0x92>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a15      	ldr	r2, [pc, #84]	@ (8005d58 <TIM_OC3_SetConfig+0xe4>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d113      	bne.n	8005d2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	621a      	str	r2, [r3, #32]
}
 8005d48:	bf00      	nop
 8005d4a:	371c      	adds	r7, #28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40010400 	.word	0x40010400

08005d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	021b      	lsls	r3, r3, #8
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005da6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	031b      	lsls	r3, r3, #12
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a12      	ldr	r2, [pc, #72]	@ (8005e00 <TIM_OC4_SetConfig+0xa4>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d003      	beq.n	8005dc4 <TIM_OC4_SetConfig+0x68>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a11      	ldr	r2, [pc, #68]	@ (8005e04 <TIM_OC4_SetConfig+0xa8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d109      	bne.n	8005dd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	019b      	lsls	r3, r3, #6
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	621a      	str	r2, [r3, #32]
}
 8005df2:	bf00      	nop
 8005df4:	371c      	adds	r7, #28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40010000 	.word	0x40010000
 8005e04:	40010400 	.word	0x40010400

08005e08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	f023 0201 	bic.w	r2, r3, #1
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	011b      	lsls	r3, r3, #4
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f023 030a 	bic.w	r3, r3, #10
 8005e44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	621a      	str	r2, [r3, #32]
}
 8005e5a:	bf00      	nop
 8005e5c:	371c      	adds	r7, #28
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e66:	b480      	push	{r7}
 8005e68:	b087      	sub	sp, #28
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	60f8      	str	r0, [r7, #12]
 8005e6e:	60b9      	str	r1, [r7, #8]
 8005e70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	f023 0210 	bic.w	r2, r3, #16
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	031b      	lsls	r3, r3, #12
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ea2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	621a      	str	r2, [r3, #32]
}
 8005eba:	bf00      	nop
 8005ebc:	371c      	adds	r7, #28
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b085      	sub	sp, #20
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005edc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	f043 0307 	orr.w	r3, r3, #7
 8005ee8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	609a      	str	r2, [r3, #8]
}
 8005ef0:	bf00      	nop
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
 8005f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	021a      	lsls	r2, r3, #8
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	609a      	str	r2, [r3, #8]
}
 8005f30:	bf00      	nop
 8005f32:	371c      	adds	r7, #28
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f003 031f 	and.w	r3, r3, #31
 8005f4e:	2201      	movs	r2, #1
 8005f50:	fa02 f303 	lsl.w	r3, r2, r3
 8005f54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6a1a      	ldr	r2, [r3, #32]
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	43db      	mvns	r3, r3
 8005f5e:	401a      	ands	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6a1a      	ldr	r2, [r3, #32]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f003 031f 	and.w	r3, r3, #31
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	fa01 f303 	lsl.w	r3, r1, r3
 8005f74:	431a      	orrs	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	621a      	str	r2, [r3, #32]
}
 8005f7a:	bf00      	nop
 8005f7c:	371c      	adds	r7, #28
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
	...

08005f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d101      	bne.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	e05a      	b.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2202      	movs	r2, #2
 8005fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a21      	ldr	r2, [pc, #132]	@ (8006064 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d022      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fec:	d01d      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8006068 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d018      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800606c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d013      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a1a      	ldr	r2, [pc, #104]	@ (8006070 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d00e      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a18      	ldr	r2, [pc, #96]	@ (8006074 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d009      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a17      	ldr	r2, [pc, #92]	@ (8006078 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d004      	beq.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a15      	ldr	r2, [pc, #84]	@ (800607c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d10c      	bne.n	8006044 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	4313      	orrs	r3, r2
 800603a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	40010000 	.word	0x40010000
 8006068:	40000400 	.word	0x40000400
 800606c:	40000800 	.word	0x40000800
 8006070:	40000c00 	.word	0x40000c00
 8006074:	40010400 	.word	0x40010400
 8006078:	40014000 	.word	0x40014000
 800607c:	40001800 	.word	0x40001800

08006080 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d101      	bne.n	80060ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e042      	b.n	8006140 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7fc f9ba 	bl	8002448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2224      	movs	r2, #36	@ 0x24
 80060d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 fa09 	bl	8006504 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	691a      	ldr	r2, [r3, #16]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006100:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695a      	ldr	r2, [r3, #20]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006110:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68da      	ldr	r2, [r3, #12]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006120:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2220      	movs	r2, #32
 8006134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3708      	adds	r7, #8
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b08a      	sub	sp, #40	@ 0x28
 800614c:	af02      	add	r7, sp, #8
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	603b      	str	r3, [r7, #0]
 8006154:	4613      	mov	r3, r2
 8006156:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b20      	cmp	r3, #32
 8006166:	d175      	bne.n	8006254 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d002      	beq.n	8006174 <HAL_UART_Transmit+0x2c>
 800616e:	88fb      	ldrh	r3, [r7, #6]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e06e      	b.n	8006256 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2221      	movs	r2, #33	@ 0x21
 8006182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006186:	f7fc fec9 	bl	8002f1c <HAL_GetTick>
 800618a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	88fa      	ldrh	r2, [r7, #6]
 8006190:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	88fa      	ldrh	r2, [r7, #6]
 8006196:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061a0:	d108      	bne.n	80061b4 <HAL_UART_Transmit+0x6c>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d104      	bne.n	80061b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80061aa:	2300      	movs	r3, #0
 80061ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	61bb      	str	r3, [r7, #24]
 80061b2:	e003      	b.n	80061bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061b8:	2300      	movs	r3, #0
 80061ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061bc:	e02e      	b.n	800621c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2200      	movs	r2, #0
 80061c6:	2180      	movs	r1, #128	@ 0x80
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 f8df 	bl	800638c <UART_WaitOnFlagUntilTimeout>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d005      	beq.n	80061e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e03a      	b.n	8006256 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10b      	bne.n	80061fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	881b      	ldrh	r3, [r3, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	3302      	adds	r3, #2
 80061fa:	61bb      	str	r3, [r7, #24]
 80061fc:	e007      	b.n	800620e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	781a      	ldrb	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	3301      	adds	r3, #1
 800620c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006212:	b29b      	uxth	r3, r3
 8006214:	3b01      	subs	r3, #1
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006220:	b29b      	uxth	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1cb      	bne.n	80061be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	2200      	movs	r2, #0
 800622e:	2140      	movs	r1, #64	@ 0x40
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 f8ab 	bl	800638c <UART_WaitOnFlagUntilTimeout>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d005      	beq.n	8006248 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2220      	movs	r2, #32
 8006240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e006      	b.n	8006256 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2220      	movs	r2, #32
 800624c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006250:	2300      	movs	r3, #0
 8006252:	e000      	b.n	8006256 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006254:	2302      	movs	r3, #2
  }
}
 8006256:	4618      	mov	r0, r3
 8006258:	3720      	adds	r7, #32
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b08a      	sub	sp, #40	@ 0x28
 8006262:	af02      	add	r7, sp, #8
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	60b9      	str	r1, [r7, #8]
 8006268:	603b      	str	r3, [r7, #0]
 800626a:	4613      	mov	r3, r2
 800626c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006278:	b2db      	uxtb	r3, r3
 800627a:	2b20      	cmp	r3, #32
 800627c:	f040 8081 	bne.w	8006382 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d002      	beq.n	800628c <HAL_UART_Receive+0x2e>
 8006286:	88fb      	ldrh	r3, [r7, #6]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e079      	b.n	8006384 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2222      	movs	r2, #34	@ 0x22
 800629a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062a4:	f7fc fe3a 	bl	8002f1c <HAL_GetTick>
 80062a8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	88fa      	ldrh	r2, [r7, #6]
 80062ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	88fa      	ldrh	r2, [r7, #6]
 80062b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062be:	d108      	bne.n	80062d2 <HAL_UART_Receive+0x74>
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d104      	bne.n	80062d2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80062c8:	2300      	movs	r3, #0
 80062ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	61bb      	str	r3, [r7, #24]
 80062d0:	e003      	b.n	80062da <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062d6:	2300      	movs	r3, #0
 80062d8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80062da:	e047      	b.n	800636c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	2200      	movs	r2, #0
 80062e4:	2120      	movs	r1, #32
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 f850 	bl	800638c <UART_WaitOnFlagUntilTimeout>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d005      	beq.n	80062fe <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e042      	b.n	8006384 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10c      	bne.n	800631e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	b29b      	uxth	r3, r3
 800630c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006310:	b29a      	uxth	r2, r3
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	3302      	adds	r3, #2
 800631a:	61bb      	str	r3, [r7, #24]
 800631c:	e01f      	b.n	800635e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006326:	d007      	beq.n	8006338 <HAL_UART_Receive+0xda>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10a      	bne.n	8006346 <HAL_UART_Receive+0xe8>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d106      	bne.n	8006346 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	b2da      	uxtb	r2, r3
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e008      	b.n	8006358 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006352:	b2da      	uxtb	r2, r3
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	3301      	adds	r3, #1
 800635c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006362:	b29b      	uxth	r3, r3
 8006364:	3b01      	subs	r3, #1
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006370:	b29b      	uxth	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1b2      	bne.n	80062dc <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2220      	movs	r2, #32
 800637a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	e000      	b.n	8006384 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006382:	2302      	movs	r3, #2
  }
}
 8006384:	4618      	mov	r0, r3
 8006386:	3720      	adds	r7, #32
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	603b      	str	r3, [r7, #0]
 8006398:	4613      	mov	r3, r2
 800639a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800639c:	e03b      	b.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639e:	6a3b      	ldr	r3, [r7, #32]
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063a4:	d037      	beq.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a6:	f7fc fdb9 	bl	8002f1c <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	6a3a      	ldr	r2, [r7, #32]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d302      	bcc.n	80063bc <UART_WaitOnFlagUntilTimeout+0x30>
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e03a      	b.n	8006436 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f003 0304 	and.w	r3, r3, #4
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d023      	beq.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2b80      	cmp	r3, #128	@ 0x80
 80063d2:	d020      	beq.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b40      	cmp	r3, #64	@ 0x40
 80063d8:	d01d      	beq.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b08      	cmp	r3, #8
 80063e6:	d116      	bne.n	8006416 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80063e8:	2300      	movs	r3, #0
 80063ea:	617b      	str	r3, [r7, #20]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	617b      	str	r3, [r7, #20]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	617b      	str	r3, [r7, #20]
 80063fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f81d 	bl	800643e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2208      	movs	r2, #8
 8006408:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e00f      	b.n	8006436 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4013      	ands	r3, r2
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	429a      	cmp	r2, r3
 8006424:	bf0c      	ite	eq
 8006426:	2301      	moveq	r3, #1
 8006428:	2300      	movne	r3, #0
 800642a:	b2db      	uxtb	r3, r3
 800642c:	461a      	mov	r2, r3
 800642e:	79fb      	ldrb	r3, [r7, #7]
 8006430:	429a      	cmp	r2, r3
 8006432:	d0b4      	beq.n	800639e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3718      	adds	r7, #24
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800643e:	b480      	push	{r7}
 8006440:	b095      	sub	sp, #84	@ 0x54
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006450:	e853 3f00 	ldrex	r3, [r3]
 8006454:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006458:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800645c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	330c      	adds	r3, #12
 8006464:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006466:	643a      	str	r2, [r7, #64]	@ 0x40
 8006468:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800646c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800646e:	e841 2300 	strex	r3, r2, [r1]
 8006472:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1e5      	bne.n	8006446 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3314      	adds	r3, #20
 8006480:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	e853 3f00 	ldrex	r3, [r3]
 8006488:	61fb      	str	r3, [r7, #28]
   return(result);
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3314      	adds	r3, #20
 8006498:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800649a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800649c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064a2:	e841 2300 	strex	r3, r2, [r1]
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1e5      	bne.n	800647a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d119      	bne.n	80064ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	330c      	adds	r3, #12
 80064bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f023 0310 	bic.w	r3, r3, #16
 80064cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	330c      	adds	r3, #12
 80064d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064d6:	61ba      	str	r2, [r7, #24]
 80064d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6979      	ldr	r1, [r7, #20]
 80064dc:	69ba      	ldr	r2, [r7, #24]
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	613b      	str	r3, [r7, #16]
   return(result);
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e5      	bne.n	80064b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064f8:	bf00      	nop
 80064fa:	3754      	adds	r7, #84	@ 0x54
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006508:	b0c0      	sub	sp, #256	@ 0x100
 800650a:	af00      	add	r7, sp, #0
 800650c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800651c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006520:	68d9      	ldr	r1, [r3, #12]
 8006522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	ea40 0301 	orr.w	r3, r0, r1
 800652c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800652e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006532:	689a      	ldr	r2, [r3, #8]
 8006534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	431a      	orrs	r2, r3
 800653c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	431a      	orrs	r2, r3
 8006544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	4313      	orrs	r3, r2
 800654c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800655c:	f021 010c 	bic.w	r1, r1, #12
 8006560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800656a:	430b      	orrs	r3, r1
 800656c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800656e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800657a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657e:	6999      	ldr	r1, [r3, #24]
 8006580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	ea40 0301 	orr.w	r3, r0, r1
 800658a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800658c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	4b8f      	ldr	r3, [pc, #572]	@ (80067d0 <UART_SetConfig+0x2cc>)
 8006594:	429a      	cmp	r2, r3
 8006596:	d005      	beq.n	80065a4 <UART_SetConfig+0xa0>
 8006598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	4b8d      	ldr	r3, [pc, #564]	@ (80067d4 <UART_SetConfig+0x2d0>)
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d104      	bne.n	80065ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065a4:	f7fe f8dc 	bl	8004760 <HAL_RCC_GetPCLK2Freq>
 80065a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80065ac:	e003      	b.n	80065b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065ae:	f7fe f8c3 	bl	8004738 <HAL_RCC_GetPCLK1Freq>
 80065b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065c0:	f040 810c 	bne.w	80067dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065c8:	2200      	movs	r2, #0
 80065ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80065ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80065d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80065d6:	4622      	mov	r2, r4
 80065d8:	462b      	mov	r3, r5
 80065da:	1891      	adds	r1, r2, r2
 80065dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80065de:	415b      	adcs	r3, r3
 80065e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80065e6:	4621      	mov	r1, r4
 80065e8:	eb12 0801 	adds.w	r8, r2, r1
 80065ec:	4629      	mov	r1, r5
 80065ee:	eb43 0901 	adc.w	r9, r3, r1
 80065f2:	f04f 0200 	mov.w	r2, #0
 80065f6:	f04f 0300 	mov.w	r3, #0
 80065fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006602:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006606:	4690      	mov	r8, r2
 8006608:	4699      	mov	r9, r3
 800660a:	4623      	mov	r3, r4
 800660c:	eb18 0303 	adds.w	r3, r8, r3
 8006610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006614:	462b      	mov	r3, r5
 8006616:	eb49 0303 	adc.w	r3, r9, r3
 800661a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800661e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800662a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800662e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006632:	460b      	mov	r3, r1
 8006634:	18db      	adds	r3, r3, r3
 8006636:	653b      	str	r3, [r7, #80]	@ 0x50
 8006638:	4613      	mov	r3, r2
 800663a:	eb42 0303 	adc.w	r3, r2, r3
 800663e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006640:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006644:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006648:	f7fa fb1e 	bl	8000c88 <__aeabi_uldivmod>
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	4b61      	ldr	r3, [pc, #388]	@ (80067d8 <UART_SetConfig+0x2d4>)
 8006652:	fba3 2302 	umull	r2, r3, r3, r2
 8006656:	095b      	lsrs	r3, r3, #5
 8006658:	011c      	lsls	r4, r3, #4
 800665a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800665e:	2200      	movs	r2, #0
 8006660:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006664:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006668:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800666c:	4642      	mov	r2, r8
 800666e:	464b      	mov	r3, r9
 8006670:	1891      	adds	r1, r2, r2
 8006672:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006674:	415b      	adcs	r3, r3
 8006676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006678:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800667c:	4641      	mov	r1, r8
 800667e:	eb12 0a01 	adds.w	sl, r2, r1
 8006682:	4649      	mov	r1, r9
 8006684:	eb43 0b01 	adc.w	fp, r3, r1
 8006688:	f04f 0200 	mov.w	r2, #0
 800668c:	f04f 0300 	mov.w	r3, #0
 8006690:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006694:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006698:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800669c:	4692      	mov	sl, r2
 800669e:	469b      	mov	fp, r3
 80066a0:	4643      	mov	r3, r8
 80066a2:	eb1a 0303 	adds.w	r3, sl, r3
 80066a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066aa:	464b      	mov	r3, r9
 80066ac:	eb4b 0303 	adc.w	r3, fp, r3
 80066b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80066c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066c8:	460b      	mov	r3, r1
 80066ca:	18db      	adds	r3, r3, r3
 80066cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80066ce:	4613      	mov	r3, r2
 80066d0:	eb42 0303 	adc.w	r3, r2, r3
 80066d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80066d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80066da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80066de:	f7fa fad3 	bl	8000c88 <__aeabi_uldivmod>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	4611      	mov	r1, r2
 80066e8:	4b3b      	ldr	r3, [pc, #236]	@ (80067d8 <UART_SetConfig+0x2d4>)
 80066ea:	fba3 2301 	umull	r2, r3, r3, r1
 80066ee:	095b      	lsrs	r3, r3, #5
 80066f0:	2264      	movs	r2, #100	@ 0x64
 80066f2:	fb02 f303 	mul.w	r3, r2, r3
 80066f6:	1acb      	subs	r3, r1, r3
 80066f8:	00db      	lsls	r3, r3, #3
 80066fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80066fe:	4b36      	ldr	r3, [pc, #216]	@ (80067d8 <UART_SetConfig+0x2d4>)
 8006700:	fba3 2302 	umull	r2, r3, r3, r2
 8006704:	095b      	lsrs	r3, r3, #5
 8006706:	005b      	lsls	r3, r3, #1
 8006708:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800670c:	441c      	add	r4, r3
 800670e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006712:	2200      	movs	r2, #0
 8006714:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006718:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800671c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006720:	4642      	mov	r2, r8
 8006722:	464b      	mov	r3, r9
 8006724:	1891      	adds	r1, r2, r2
 8006726:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006728:	415b      	adcs	r3, r3
 800672a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800672c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006730:	4641      	mov	r1, r8
 8006732:	1851      	adds	r1, r2, r1
 8006734:	6339      	str	r1, [r7, #48]	@ 0x30
 8006736:	4649      	mov	r1, r9
 8006738:	414b      	adcs	r3, r1
 800673a:	637b      	str	r3, [r7, #52]	@ 0x34
 800673c:	f04f 0200 	mov.w	r2, #0
 8006740:	f04f 0300 	mov.w	r3, #0
 8006744:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006748:	4659      	mov	r1, fp
 800674a:	00cb      	lsls	r3, r1, #3
 800674c:	4651      	mov	r1, sl
 800674e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006752:	4651      	mov	r1, sl
 8006754:	00ca      	lsls	r2, r1, #3
 8006756:	4610      	mov	r0, r2
 8006758:	4619      	mov	r1, r3
 800675a:	4603      	mov	r3, r0
 800675c:	4642      	mov	r2, r8
 800675e:	189b      	adds	r3, r3, r2
 8006760:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006764:	464b      	mov	r3, r9
 8006766:	460a      	mov	r2, r1
 8006768:	eb42 0303 	adc.w	r3, r2, r3
 800676c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800677c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006780:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006784:	460b      	mov	r3, r1
 8006786:	18db      	adds	r3, r3, r3
 8006788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800678a:	4613      	mov	r3, r2
 800678c:	eb42 0303 	adc.w	r3, r2, r3
 8006790:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006792:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006796:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800679a:	f7fa fa75 	bl	8000c88 <__aeabi_uldivmod>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4b0d      	ldr	r3, [pc, #52]	@ (80067d8 <UART_SetConfig+0x2d4>)
 80067a4:	fba3 1302 	umull	r1, r3, r3, r2
 80067a8:	095b      	lsrs	r3, r3, #5
 80067aa:	2164      	movs	r1, #100	@ 0x64
 80067ac:	fb01 f303 	mul.w	r3, r1, r3
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	00db      	lsls	r3, r3, #3
 80067b4:	3332      	adds	r3, #50	@ 0x32
 80067b6:	4a08      	ldr	r2, [pc, #32]	@ (80067d8 <UART_SetConfig+0x2d4>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	f003 0207 	and.w	r2, r3, #7
 80067c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4422      	add	r2, r4
 80067ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067cc:	e106      	b.n	80069dc <UART_SetConfig+0x4d8>
 80067ce:	bf00      	nop
 80067d0:	40011000 	.word	0x40011000
 80067d4:	40011400 	.word	0x40011400
 80067d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067e0:	2200      	movs	r2, #0
 80067e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80067e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80067ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80067ee:	4642      	mov	r2, r8
 80067f0:	464b      	mov	r3, r9
 80067f2:	1891      	adds	r1, r2, r2
 80067f4:	6239      	str	r1, [r7, #32]
 80067f6:	415b      	adcs	r3, r3
 80067f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80067fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067fe:	4641      	mov	r1, r8
 8006800:	1854      	adds	r4, r2, r1
 8006802:	4649      	mov	r1, r9
 8006804:	eb43 0501 	adc.w	r5, r3, r1
 8006808:	f04f 0200 	mov.w	r2, #0
 800680c:	f04f 0300 	mov.w	r3, #0
 8006810:	00eb      	lsls	r3, r5, #3
 8006812:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006816:	00e2      	lsls	r2, r4, #3
 8006818:	4614      	mov	r4, r2
 800681a:	461d      	mov	r5, r3
 800681c:	4643      	mov	r3, r8
 800681e:	18e3      	adds	r3, r4, r3
 8006820:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006824:	464b      	mov	r3, r9
 8006826:	eb45 0303 	adc.w	r3, r5, r3
 800682a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800682e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800683a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800683e:	f04f 0200 	mov.w	r2, #0
 8006842:	f04f 0300 	mov.w	r3, #0
 8006846:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800684a:	4629      	mov	r1, r5
 800684c:	008b      	lsls	r3, r1, #2
 800684e:	4621      	mov	r1, r4
 8006850:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006854:	4621      	mov	r1, r4
 8006856:	008a      	lsls	r2, r1, #2
 8006858:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800685c:	f7fa fa14 	bl	8000c88 <__aeabi_uldivmod>
 8006860:	4602      	mov	r2, r0
 8006862:	460b      	mov	r3, r1
 8006864:	4b60      	ldr	r3, [pc, #384]	@ (80069e8 <UART_SetConfig+0x4e4>)
 8006866:	fba3 2302 	umull	r2, r3, r3, r2
 800686a:	095b      	lsrs	r3, r3, #5
 800686c:	011c      	lsls	r4, r3, #4
 800686e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006872:	2200      	movs	r2, #0
 8006874:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006878:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800687c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006880:	4642      	mov	r2, r8
 8006882:	464b      	mov	r3, r9
 8006884:	1891      	adds	r1, r2, r2
 8006886:	61b9      	str	r1, [r7, #24]
 8006888:	415b      	adcs	r3, r3
 800688a:	61fb      	str	r3, [r7, #28]
 800688c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006890:	4641      	mov	r1, r8
 8006892:	1851      	adds	r1, r2, r1
 8006894:	6139      	str	r1, [r7, #16]
 8006896:	4649      	mov	r1, r9
 8006898:	414b      	adcs	r3, r1
 800689a:	617b      	str	r3, [r7, #20]
 800689c:	f04f 0200 	mov.w	r2, #0
 80068a0:	f04f 0300 	mov.w	r3, #0
 80068a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068a8:	4659      	mov	r1, fp
 80068aa:	00cb      	lsls	r3, r1, #3
 80068ac:	4651      	mov	r1, sl
 80068ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068b2:	4651      	mov	r1, sl
 80068b4:	00ca      	lsls	r2, r1, #3
 80068b6:	4610      	mov	r0, r2
 80068b8:	4619      	mov	r1, r3
 80068ba:	4603      	mov	r3, r0
 80068bc:	4642      	mov	r2, r8
 80068be:	189b      	adds	r3, r3, r2
 80068c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068c4:	464b      	mov	r3, r9
 80068c6:	460a      	mov	r2, r1
 80068c8:	eb42 0303 	adc.w	r3, r2, r3
 80068cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80068dc:	f04f 0200 	mov.w	r2, #0
 80068e0:	f04f 0300 	mov.w	r3, #0
 80068e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80068e8:	4649      	mov	r1, r9
 80068ea:	008b      	lsls	r3, r1, #2
 80068ec:	4641      	mov	r1, r8
 80068ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068f2:	4641      	mov	r1, r8
 80068f4:	008a      	lsls	r2, r1, #2
 80068f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80068fa:	f7fa f9c5 	bl	8000c88 <__aeabi_uldivmod>
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	4611      	mov	r1, r2
 8006904:	4b38      	ldr	r3, [pc, #224]	@ (80069e8 <UART_SetConfig+0x4e4>)
 8006906:	fba3 2301 	umull	r2, r3, r3, r1
 800690a:	095b      	lsrs	r3, r3, #5
 800690c:	2264      	movs	r2, #100	@ 0x64
 800690e:	fb02 f303 	mul.w	r3, r2, r3
 8006912:	1acb      	subs	r3, r1, r3
 8006914:	011b      	lsls	r3, r3, #4
 8006916:	3332      	adds	r3, #50	@ 0x32
 8006918:	4a33      	ldr	r2, [pc, #204]	@ (80069e8 <UART_SetConfig+0x4e4>)
 800691a:	fba2 2303 	umull	r2, r3, r2, r3
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006924:	441c      	add	r4, r3
 8006926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800692a:	2200      	movs	r2, #0
 800692c:	673b      	str	r3, [r7, #112]	@ 0x70
 800692e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006930:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006934:	4642      	mov	r2, r8
 8006936:	464b      	mov	r3, r9
 8006938:	1891      	adds	r1, r2, r2
 800693a:	60b9      	str	r1, [r7, #8]
 800693c:	415b      	adcs	r3, r3
 800693e:	60fb      	str	r3, [r7, #12]
 8006940:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006944:	4641      	mov	r1, r8
 8006946:	1851      	adds	r1, r2, r1
 8006948:	6039      	str	r1, [r7, #0]
 800694a:	4649      	mov	r1, r9
 800694c:	414b      	adcs	r3, r1
 800694e:	607b      	str	r3, [r7, #4]
 8006950:	f04f 0200 	mov.w	r2, #0
 8006954:	f04f 0300 	mov.w	r3, #0
 8006958:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800695c:	4659      	mov	r1, fp
 800695e:	00cb      	lsls	r3, r1, #3
 8006960:	4651      	mov	r1, sl
 8006962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006966:	4651      	mov	r1, sl
 8006968:	00ca      	lsls	r2, r1, #3
 800696a:	4610      	mov	r0, r2
 800696c:	4619      	mov	r1, r3
 800696e:	4603      	mov	r3, r0
 8006970:	4642      	mov	r2, r8
 8006972:	189b      	adds	r3, r3, r2
 8006974:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006976:	464b      	mov	r3, r9
 8006978:	460a      	mov	r2, r1
 800697a:	eb42 0303 	adc.w	r3, r2, r3
 800697e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	663b      	str	r3, [r7, #96]	@ 0x60
 800698a:	667a      	str	r2, [r7, #100]	@ 0x64
 800698c:	f04f 0200 	mov.w	r2, #0
 8006990:	f04f 0300 	mov.w	r3, #0
 8006994:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006998:	4649      	mov	r1, r9
 800699a:	008b      	lsls	r3, r1, #2
 800699c:	4641      	mov	r1, r8
 800699e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069a2:	4641      	mov	r1, r8
 80069a4:	008a      	lsls	r2, r1, #2
 80069a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80069aa:	f7fa f96d 	bl	8000c88 <__aeabi_uldivmod>
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4b0d      	ldr	r3, [pc, #52]	@ (80069e8 <UART_SetConfig+0x4e4>)
 80069b4:	fba3 1302 	umull	r1, r3, r3, r2
 80069b8:	095b      	lsrs	r3, r3, #5
 80069ba:	2164      	movs	r1, #100	@ 0x64
 80069bc:	fb01 f303 	mul.w	r3, r1, r3
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	011b      	lsls	r3, r3, #4
 80069c4:	3332      	adds	r3, #50	@ 0x32
 80069c6:	4a08      	ldr	r2, [pc, #32]	@ (80069e8 <UART_SetConfig+0x4e4>)
 80069c8:	fba2 2303 	umull	r2, r3, r2, r3
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	f003 020f 	and.w	r2, r3, #15
 80069d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4422      	add	r2, r4
 80069da:	609a      	str	r2, [r3, #8]
}
 80069dc:	bf00      	nop
 80069de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80069e2:	46bd      	mov	sp, r7
 80069e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069e8:	51eb851f 	.word	0x51eb851f

080069ec <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 80069fa:	6839      	ldr	r1, [r7, #0]
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f004 fe4b 	bl	800b698 <VL53L0X_get_device_info>
 8006a02:	4603      	mov	r3, r0
 8006a04:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8006a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b084      	sub	sp, #16
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8006a20:	6839      	ldr	r1, [r7, #0]
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f001 fc93 	bl	800834e <VL53L0X_get_offset_calibration_data_micro_meter>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8006a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8006a38:	b5b0      	push	{r4, r5, r7, lr}
 8006a3a:	b096      	sub	sp, #88	@ 0x58
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a40:	2300      	movs	r3, #0
 8006a42:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8006a46:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d107      	bne.n	8006a5e <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2188      	movs	r1, #136	@ 0x88
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f7fb ffba 	bl	80029cc <VL53L0X_WrByte>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006a6c:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006a76:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a9e      	ldr	r2, [pc, #632]	@ (8006cf8 <VL53L0X_DataInit+0x2c0>)
 8006a7e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a9d      	ldr	r2, [pc, #628]	@ (8006cfc <VL53L0X_DataInit+0x2c4>)
 8006a86:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006a90:	f107 0310 	add.w	r3, r7, #16
 8006a94:	4619      	mov	r1, r3
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 fab2 	bl	8007000 <VL53L0X_GetDeviceParameters>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006aa2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d112      	bne.n	8006ad0 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f103 0410 	add.w	r4, r3, #16
 8006ab8:	f107 0510 	add.w	r5, r7, #16
 8006abc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006abe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ac8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2264      	movs	r2, #100	@ 0x64
 8006ad4:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006ade:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8006ae8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006af2:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006afe:	2201      	movs	r2, #1
 8006b00:	2180      	movs	r1, #128	@ 0x80
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7fb ff62 	bl	80029cc <VL53L0X_WrByte>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b10:	4313      	orrs	r3, r2
 8006b12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006b16:	2201      	movs	r2, #1
 8006b18:	21ff      	movs	r1, #255	@ 0xff
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f7fb ff56 	bl	80029cc <VL53L0X_WrByte>
 8006b20:	4603      	mov	r3, r0
 8006b22:	461a      	mov	r2, r3
 8006b24:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2100      	movs	r1, #0
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7fb ff4a 	bl	80029cc <VL53L0X_WrByte>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b40:	4313      	orrs	r3, r2
 8006b42:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006b46:	f107 030f 	add.w	r3, r7, #15
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	2191      	movs	r1, #145	@ 0x91
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f7fb ff4f 	bl	80029f2 <VL53L0X_RdByte>
 8006b54:	4603      	mov	r3, r0
 8006b56:	461a      	mov	r2, r3
 8006b58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006b62:	7bfa      	ldrb	r2, [r7, #15]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7fb ff2c 	bl	80029cc <VL53L0X_WrByte>
 8006b74:	4603      	mov	r3, r0
 8006b76:	461a      	mov	r2, r3
 8006b78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006b82:	2200      	movs	r2, #0
 8006b84:	21ff      	movs	r1, #255	@ 0xff
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7fb ff20 	bl	80029cc <VL53L0X_WrByte>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b94:	4313      	orrs	r3, r2
 8006b96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2180      	movs	r1, #128	@ 0x80
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fb ff14 	bl	80029cc <VL53L0X_WrByte>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006bac:	4313      	orrs	r3, r2
 8006bae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bb6:	e014      	b.n	8006be2 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006bb8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d114      	bne.n	8006bea <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 fd23 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bde:	3301      	adds	r3, #1
 8006be0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006be2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006be4:	2b05      	cmp	r3, #5
 8006be6:	dde7      	ble.n	8006bb8 <VL53L0X_DataInit+0x180>
 8006be8:	e000      	b.n	8006bec <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006bea:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006bec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d107      	bne.n	8006c04 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	2102      	movs	r1, #2
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fd0b 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006c04:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d107      	bne.n	8006c1c <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	2103      	movs	r1, #3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 fcff 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8006c16:	4603      	mov	r3, r0
 8006c18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006c1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d107      	bne.n	8006c34 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006c24:	2200      	movs	r2, #0
 8006c26:	2104      	movs	r1, #4
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fcf3 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006c34:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d107      	bne.n	8006c4c <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2105      	movs	r1, #5
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fce7 	bl	8007614 <VL53L0X_SetLimitCheckEnable>
 8006c46:	4603      	mov	r3, r0
 8006c48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006c4c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d108      	bne.n	8006c66 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006c54:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8006c58:	2100      	movs	r1, #0
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fd8a 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8006c60:	4603      	mov	r3, r0
 8006c62:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006c66:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d108      	bne.n	8006c80 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006c6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006c72:	2101      	movs	r1, #1
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 fd7d 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006c80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d108      	bne.n	8006c9a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006c88:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8006c8c:	2102      	movs	r1, #2
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fd70 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8006c94:	4603      	mov	r3, r0
 8006c96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006c9a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d107      	bne.n	8006cb2 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	2103      	movs	r1, #3
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fd64 	bl	8007774 <VL53L0X_SetLimitCheckValue>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006cb2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10f      	bne.n	8006cda <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	22ff      	movs	r2, #255	@ 0xff
 8006cbe:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006cc2:	22ff      	movs	r2, #255	@ 0xff
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7fb fe80 	bl	80029cc <VL53L0X_WrByte>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006cda:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d103      	bne.n	8006cea <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8006cea:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3758      	adds	r7, #88	@ 0x58
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	00016b85 	.word	0x00016b85
 8006cfc:	000970a4 	.word	0x000970a4

08006d00 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8006d00:	b5b0      	push	{r4, r5, r7, lr}
 8006d02:	b09e      	sub	sp, #120	@ 0x78
 8006d04:	af02      	add	r7, sp, #8
 8006d06:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8006d0e:	f107 031c 	add.w	r3, r7, #28
 8006d12:	2240      	movs	r2, #64	@ 0x40
 8006d14:	2100      	movs	r1, #0
 8006d16:	4618      	mov	r0, r3
 8006d18:	f005 fbe0 	bl	800c4dc <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8006d20:	2300      	movs	r3, #0
 8006d22:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8006d24:	2300      	movs	r3, #0
 8006d26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8006d32:	2300      	movs	r3, #0
 8006d34:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8006d36:	2300      	movs	r3, #0
 8006d38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f002 fa5b 	bl	80091fa <VL53L0X_get_info_from_device>
 8006d44:	4603      	mov	r3, r0
 8006d46:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8006d50:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8006d58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8006d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d80d      	bhi.n	8006d80 <VL53L0X_StaticInit+0x80>
 8006d64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d102      	bne.n	8006d72 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8006d6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d806      	bhi.n	8006d80 <VL53L0X_StaticInit+0x80>
 8006d72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10e      	bne.n	8006d98 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8006d7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d7c:	2b0c      	cmp	r3, #12
 8006d7e:	d90b      	bls.n	8006d98 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8006d80:	f107 0218 	add.w	r2, r7, #24
 8006d84:	f107 0314 	add.w	r3, r7, #20
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f001 fcda 	bl	8008744 <VL53L0X_perform_ref_spad_management>
 8006d90:	4603      	mov	r3, r0
 8006d92:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8006d96:	e009      	b.n	8006dac <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8006d98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f001 fedb 	bl	8008b5c <VL53L0X_set_reference_spads>
 8006da6:	4603      	mov	r3, r0
 8006da8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8006dac:	4b93      	ldr	r3, [pc, #588]	@ (8006ffc <VL53L0X_StaticInit+0x2fc>)
 8006dae:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8006db0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10f      	bne.n	8006dd8 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8006dbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8006dc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d104      	bne.n	8006dd4 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8006dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dd2:	e001      	b.n	8006dd8 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8006dd4:	4b89      	ldr	r3, [pc, #548]	@ (8006ffc <VL53L0X_StaticInit+0x2fc>)
 8006dd6:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8006dd8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d106      	bne.n	8006dee <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8006de0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f003 fdaa 	bl	800a93c <VL53L0X_load_tuning_settings>
 8006de8:	4603      	mov	r3, r0
 8006dea:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8006dee:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d10a      	bne.n	8006e0c <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	2304      	movs	r3, #4
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	2100      	movs	r1, #0
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f001 f8d7 	bl	8007fb4 <VL53L0X_SetGpioConfig>
 8006e06:	4603      	mov	r3, r0
 8006e08:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e0c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d121      	bne.n	8006e58 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e14:	2201      	movs	r2, #1
 8006e16:	21ff      	movs	r1, #255	@ 0xff
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7fb fdd7 	bl	80029cc <VL53L0X_WrByte>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8006e24:	f107 031a 	add.w	r3, r7, #26
 8006e28:	461a      	mov	r2, r3
 8006e2a:	2184      	movs	r1, #132	@ 0x84
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7fb fe0e 	bl	8002a4e <VL53L0X_RdWord>
 8006e32:	4603      	mov	r3, r0
 8006e34:	461a      	mov	r2, r3
 8006e36:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e40:	2200      	movs	r2, #0
 8006e42:	21ff      	movs	r1, #255	@ 0xff
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7fb fdc1 	bl	80029cc <VL53L0X_WrByte>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006e52:	4313      	orrs	r3, r2
 8006e54:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e58:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d104      	bne.n	8006e6a <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8006e60:	8b7b      	ldrh	r3, [r7, #26]
 8006e62:	011a      	lsls	r2, r3, #4
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8006e6a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d108      	bne.n	8006e84 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006e72:	f107 031c 	add.w	r3, r7, #28
 8006e76:	4619      	mov	r1, r3
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f8c1 	bl	8007000 <VL53L0X_GetDeviceParameters>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8006e84:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d110      	bne.n	8006eae <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8006e8c:	f107 0319 	add.w	r3, r7, #25
 8006e90:	4619      	mov	r1, r3
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f983 	bl	800719e <VL53L0X_GetFractionEnable>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8006e9e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8006ea6:	7e7a      	ldrb	r2, [r7, #25]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8006eae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d10e      	bne.n	8006ed4 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f103 0410 	add.w	r4, r3, #16
 8006ebc:	f107 051c 	add.w	r5, r7, #28
 8006ec0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ec2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ecc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8006ed4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d111      	bne.n	8006f00 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8006edc:	f107 0319 	add.w	r3, r7, #25
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7fb fd84 	bl	80029f2 <VL53L0X_RdByte>
 8006eea:	4603      	mov	r3, r0
 8006eec:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8006ef0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d103      	bne.n	8006f00 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8006ef8:	7e7a      	ldrb	r2, [r7, #25]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8006f00:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d107      	bne.n	8006f18 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f9bb 	bl	8007288 <VL53L0X_SetSequenceStepEnable>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006f18:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d107      	bne.n	8006f30 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8006f20:	2200      	movs	r2, #0
 8006f22:	2102      	movs	r1, #2
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f9af 	bl	8007288 <VL53L0X_SetSequenceStepEnable>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8006f30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d103      	bne.n	8006f40 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2203      	movs	r2, #3
 8006f3c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006f40:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d109      	bne.n	8006f5c <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006f48:	f107 0313 	add.w	r3, r7, #19
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	2100      	movs	r1, #0
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f981 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8006f56:	4603      	mov	r3, r0
 8006f58:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f5c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d103      	bne.n	8006f6c <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006f64:	7cfa      	ldrb	r2, [r7, #19]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006f6c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d109      	bne.n	8006f88 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006f74:	f107 0313 	add.w	r3, r7, #19
 8006f78:	461a      	mov	r2, r3
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f96b 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8006f82:	4603      	mov	r3, r0
 8006f84:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f88:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d103      	bne.n	8006f98 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006f90:	7cfa      	ldrb	r2, [r7, #19]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006f98:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d109      	bne.n	8006fb4 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8006fa0:	f107 030c 	add.w	r3, r7, #12
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	2103      	movs	r1, #3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f002 fea5 	bl	8009cf8 <get_sequence_step_timeout>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fb4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d103      	bne.n	8006fc4 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006fc4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d109      	bne.n	8006fe0 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 8006fcc:	f107 030c 	add.w	r3, r7, #12
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	2104      	movs	r1, #4
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f002 fe8f 	bl	8009cf8 <get_sequence_step_timeout>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fe0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d103      	bne.n	8006ff0 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006ff0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3770      	adds	r7, #112	@ 0x70
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bdb0      	pop	{r4, r5, r7, pc}
 8006ffc:	20000010 	.word	0x20000010

08007000 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800700a:	2300      	movs	r3, #0
 800700c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	4619      	mov	r1, r3
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f8b0 	bl	8007178 <VL53L0X_GetDeviceMode>
 8007018:	4603      	mov	r3, r0
 800701a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800701c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d107      	bne.n	8007034 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	3308      	adds	r3, #8
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fa76 	bl	800751c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8007030:	4603      	mov	r3, r0
 8007032:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8007034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d102      	bne.n	8007042 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2200      	movs	r2, #0
 8007040:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8007042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d107      	bne.n	800705a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	3310      	adds	r3, #16
 800704e:	4619      	mov	r1, r3
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 faac 	bl	80075ae <VL53L0X_GetXTalkCompensationRateMegaCps>
 8007056:	4603      	mov	r3, r0
 8007058:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800705a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d107      	bne.n	8007072 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	3314      	adds	r3, #20
 8007066:	4619      	mov	r1, r3
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7ff fcd2 	bl	8006a12 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800706e:	4603      	mov	r3, r0
 8007070:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8007072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d134      	bne.n	80070e4 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800707a:	2300      	movs	r3, #0
 800707c:	60bb      	str	r3, [r7, #8]
 800707e:	e02a      	b.n	80070d6 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007080:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d12a      	bne.n	80070de <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	b299      	uxth	r1, r3
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	3308      	adds	r3, #8
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	4413      	add	r3, r2
 8007096:	3304      	adds	r3, #4
 8007098:	461a      	mov	r2, r3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 fbcc 	bl	8007838 <VL53L0X_GetLimitCheckValue>
 80070a0:	4603      	mov	r3, r0
 80070a2:	461a      	mov	r2, r3
 80070a4:	7bfb      	ldrb	r3, [r7, #15]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80070aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d117      	bne.n	80070e2 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	b299      	uxth	r1, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	3318      	adds	r3, #24
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	4413      	add	r3, r2
 80070be:	461a      	mov	r2, r3
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 fb33 	bl	800772c <VL53L0X_GetLimitCheckEnable>
 80070c6:	4603      	mov	r3, r0
 80070c8:	461a      	mov	r2, r3
 80070ca:	7bfb      	ldrb	r3, [r7, #15]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	3301      	adds	r3, #1
 80070d4:	60bb      	str	r3, [r7, #8]
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2b05      	cmp	r3, #5
 80070da:	ddd1      	ble.n	8007080 <VL53L0X_GetDeviceParameters+0x80>
 80070dc:	e002      	b.n	80070e4 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80070de:	bf00      	nop
 80070e0:	e000      	b.n	80070e4 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80070e2:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80070e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d107      	bne.n	80070fc <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	333c      	adds	r3, #60	@ 0x3c
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 fc2e 	bl	8007954 <VL53L0X_GetWrapAroundCheckEnable>
 80070f8:	4603      	mov	r3, r0
 80070fa:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80070fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d107      	bne.n	8007114 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	3304      	adds	r3, #4
 8007108:	4619      	mov	r1, r3
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f879 	bl	8007202 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8007110:	4603      	mov	r3, r0
 8007112:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007114:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	460b      	mov	r3, r1
 800712a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800712c:	2300      	movs	r3, #0
 800712e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007130:	78fb      	ldrb	r3, [r7, #3]
 8007132:	2b15      	cmp	r3, #21
 8007134:	bf8c      	ite	hi
 8007136:	2201      	movhi	r2, #1
 8007138:	2200      	movls	r2, #0
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	2a00      	cmp	r2, #0
 800713e:	d10f      	bne.n	8007160 <VL53L0X_SetDeviceMode+0x40>
 8007140:	4a0c      	ldr	r2, [pc, #48]	@ (8007174 <VL53L0X_SetDeviceMode+0x54>)
 8007142:	fa22 f303 	lsr.w	r3, r2, r3
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	2b00      	cmp	r3, #0
 800714c:	bf14      	ite	ne
 800714e:	2301      	movne	r3, #1
 8007150:	2300      	moveq	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	d003      	beq.n	8007160 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	78fa      	ldrb	r2, [r7, #3]
 800715c:	741a      	strb	r2, [r3, #16]
		break;
 800715e:	e001      	b.n	8007164 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007160:	23f8      	movs	r3, #248	@ 0xf8
 8007162:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007164:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007168:	4618      	mov	r0, r3
 800716a:	3714      	adds	r7, #20
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr
 8007174:	0030000b 	.word	0x0030000b

08007178 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007182:	2300      	movs	r3, #0
 8007184:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	7c1a      	ldrb	r2, [r3, #16]
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800718e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007192:	4618      	mov	r0, r3
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b084      	sub	sp, #16
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	2109      	movs	r1, #9
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f7fb fc1e 	bl	80029f2 <VL53L0X_RdByte>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80071ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d106      	bne.n	80071d0 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	f003 0301 	and.w	r3, r3, #1
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80071d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80071ea:	6839      	ldr	r1, [r7, #0]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f003 fa13 	bl	800a618 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80071f2:	4603      	mov	r3, r0
 80071f4:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80071f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b084      	sub	sp, #16
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
 800720a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800720c:	2300      	movs	r3, #0
 800720e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8007210:	6839      	ldr	r1, [r7, #0]
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f003 fae0 	bl	800a7d8 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8007218:	4603      	mov	r3, r0
 800721a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800721c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007220:	4618      	mov	r0, r3
 8007222:	3710      	adds	r7, #16
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	460b      	mov	r3, r1
 8007232:	70fb      	strb	r3, [r7, #3]
 8007234:	4613      	mov	r3, r2
 8007236:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007238:	2300      	movs	r3, #0
 800723a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800723c:	78ba      	ldrb	r2, [r7, #2]
 800723e:	78fb      	ldrb	r3, [r7, #3]
 8007240:	4619      	mov	r1, r3
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f002 ff2a 	bl	800a09c <VL53L0X_set_vcsel_pulse_period>
 8007248:	4603      	mov	r3, r0
 800724a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800724c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	460b      	mov	r3, r1
 8007262:	607a      	str	r2, [r7, #4]
 8007264:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007266:	2300      	movs	r3, #0
 8007268:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800726a:	7afb      	ldrb	r3, [r7, #11]
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	4619      	mov	r1, r3
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f003 f99a 	bl	800a5aa <VL53L0X_get_vcsel_pulse_period>
 8007276:	4603      	mov	r3, r0
 8007278:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800727a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
	...

08007288 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b086      	sub	sp, #24
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	460b      	mov	r3, r1
 8007292:	70fb      	strb	r3, [r7, #3]
 8007294:	4613      	mov	r3, r2
 8007296:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007298:	2300      	movs	r3, #0
 800729a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800729c:	2300      	movs	r3, #0
 800729e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80072a0:	2300      	movs	r3, #0
 80072a2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80072a4:	f107 030f 	add.w	r3, r7, #15
 80072a8:	461a      	mov	r2, r3
 80072aa:	2101      	movs	r1, #1
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7fb fba0 	bl	80029f2 <VL53L0X_RdByte>
 80072b2:	4603      	mov	r3, r0
 80072b4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
 80072b8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80072ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d159      	bne.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 80072c2:	78bb      	ldrb	r3, [r7, #2]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d12b      	bne.n	8007320 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80072c8:	78fb      	ldrb	r3, [r7, #3]
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	d825      	bhi.n	800731a <VL53L0X_SetSequenceStepEnable+0x92>
 80072ce:	a201      	add	r2, pc, #4	@ (adr r2, 80072d4 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80072d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d4:	080072e9 	.word	0x080072e9
 80072d8:	080072f3 	.word	0x080072f3
 80072dc:	080072fd 	.word	0x080072fd
 80072e0:	08007307 	.word	0x08007307
 80072e4:	08007311 	.word	0x08007311
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80072e8:	7dbb      	ldrb	r3, [r7, #22]
 80072ea:	f043 0310 	orr.w	r3, r3, #16
 80072ee:	75bb      	strb	r3, [r7, #22]
				break;
 80072f0:	e041      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80072f2:	7dbb      	ldrb	r3, [r7, #22]
 80072f4:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80072f8:	75bb      	strb	r3, [r7, #22]
				break;
 80072fa:	e03c      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80072fc:	7dbb      	ldrb	r3, [r7, #22]
 80072fe:	f043 0304 	orr.w	r3, r3, #4
 8007302:	75bb      	strb	r3, [r7, #22]
				break;
 8007304:	e037      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8007306:	7dbb      	ldrb	r3, [r7, #22]
 8007308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800730c:	75bb      	strb	r3, [r7, #22]
				break;
 800730e:	e032      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8007310:	7dbb      	ldrb	r3, [r7, #22]
 8007312:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007316:	75bb      	strb	r3, [r7, #22]
				break;
 8007318:	e02d      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800731a:	23fc      	movs	r3, #252	@ 0xfc
 800731c:	75fb      	strb	r3, [r7, #23]
 800731e:	e02a      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007320:	78fb      	ldrb	r3, [r7, #3]
 8007322:	2b04      	cmp	r3, #4
 8007324:	d825      	bhi.n	8007372 <VL53L0X_SetSequenceStepEnable+0xea>
 8007326:	a201      	add	r2, pc, #4	@ (adr r2, 800732c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8007328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732c:	08007341 	.word	0x08007341
 8007330:	0800734b 	.word	0x0800734b
 8007334:	08007355 	.word	0x08007355
 8007338:	0800735f 	.word	0x0800735f
 800733c:	08007369 	.word	0x08007369
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007340:	7dbb      	ldrb	r3, [r7, #22]
 8007342:	f023 0310 	bic.w	r3, r3, #16
 8007346:	75bb      	strb	r3, [r7, #22]
				break;
 8007348:	e015      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800734a:	7dbb      	ldrb	r3, [r7, #22]
 800734c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8007350:	75bb      	strb	r3, [r7, #22]
				break;
 8007352:	e010      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007354:	7dbb      	ldrb	r3, [r7, #22]
 8007356:	f023 0304 	bic.w	r3, r3, #4
 800735a:	75bb      	strb	r3, [r7, #22]
				break;
 800735c:	e00b      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800735e:	7dbb      	ldrb	r3, [r7, #22]
 8007360:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007364:	75bb      	strb	r3, [r7, #22]
				break;
 8007366:	e006      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8007368:	7dbb      	ldrb	r3, [r7, #22]
 800736a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800736e:	75bb      	strb	r3, [r7, #22]
				break;
 8007370:	e001      	b.n	8007376 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007372:	23fc      	movs	r3, #252	@ 0xfc
 8007374:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007376:	7bfb      	ldrb	r3, [r7, #15]
 8007378:	7dba      	ldrb	r2, [r7, #22]
 800737a:	429a      	cmp	r2, r3
 800737c:	d01e      	beq.n	80073bc <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800737e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d107      	bne.n	8007396 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8007386:	7dbb      	ldrb	r3, [r7, #22]
 8007388:	461a      	mov	r2, r3
 800738a:	2101      	movs	r1, #1
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f7fb fb1d 	bl	80029cc <VL53L0X_WrByte>
 8007392:	4603      	mov	r3, r0
 8007394:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007396:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d103      	bne.n	80073a6 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	7dba      	ldrb	r2, [r7, #22]
 80073a2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80073a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80073b4:	6939      	ldr	r1, [r7, #16]
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7ff ff10 	bl	80071dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80073bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	607b      	str	r3, [r7, #4]
 80073d2:	460b      	mov	r3, r1
 80073d4:	72fb      	strb	r3, [r7, #11]
 80073d6:	4613      	mov	r3, r2
 80073d8:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073da:	2300      	movs	r3, #0
 80073dc:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80073e4:	7afb      	ldrb	r3, [r7, #11]
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d836      	bhi.n	8007458 <sequence_step_enabled+0x90>
 80073ea:	a201      	add	r2, pc, #4	@ (adr r2, 80073f0 <sequence_step_enabled+0x28>)
 80073ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f0:	08007405 	.word	0x08007405
 80073f4:	08007417 	.word	0x08007417
 80073f8:	08007429 	.word	0x08007429
 80073fc:	0800743b 	.word	0x0800743b
 8007400:	0800744d 	.word	0x0800744d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8007404:	7abb      	ldrb	r3, [r7, #10]
 8007406:	111b      	asrs	r3, r3, #4
 8007408:	b2db      	uxtb	r3, r3
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	b2da      	uxtb	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	701a      	strb	r2, [r3, #0]
		break;
 8007414:	e022      	b.n	800745c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8007416:	7abb      	ldrb	r3, [r7, #10]
 8007418:	10db      	asrs	r3, r3, #3
 800741a:	b2db      	uxtb	r3, r3
 800741c:	f003 0301 	and.w	r3, r3, #1
 8007420:	b2da      	uxtb	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	701a      	strb	r2, [r3, #0]
		break;
 8007426:	e019      	b.n	800745c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007428:	7abb      	ldrb	r3, [r7, #10]
 800742a:	109b      	asrs	r3, r3, #2
 800742c:	b2db      	uxtb	r3, r3
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	b2da      	uxtb	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	701a      	strb	r2, [r3, #0]
		break;
 8007438:	e010      	b.n	800745c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800743a:	7abb      	ldrb	r3, [r7, #10]
 800743c:	119b      	asrs	r3, r3, #6
 800743e:	b2db      	uxtb	r3, r3
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	b2da      	uxtb	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	701a      	strb	r2, [r3, #0]
		break;
 800744a:	e007      	b.n	800745c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800744c:	7abb      	ldrb	r3, [r7, #10]
 800744e:	09db      	lsrs	r3, r3, #7
 8007450:	b2da      	uxtb	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	701a      	strb	r2, [r3, #0]
		break;
 8007456:	e001      	b.n	800745c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007458:	23fc      	movs	r3, #252	@ 0xfc
 800745a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800745c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007460:	4618      	mov	r0, r3
 8007462:	371c      	adds	r7, #28
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007476:	2300      	movs	r3, #0
 8007478:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800747a:	2300      	movs	r3, #0
 800747c:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800747e:	f107 030e 	add.w	r3, r7, #14
 8007482:	461a      	mov	r2, r3
 8007484:	2101      	movs	r1, #1
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7fb fab3 	bl	80029f2 <VL53L0X_RdByte>
 800748c:	4603      	mov	r3, r0
 800748e:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8007490:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d107      	bne.n	80074a8 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007498:	7bba      	ldrb	r2, [r7, #14]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2100      	movs	r1, #0
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7ff ff92 	bl	80073c8 <sequence_step_enabled>
 80074a4:	4603      	mov	r3, r0
 80074a6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80074a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d108      	bne.n	80074c2 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80074b0:	7bba      	ldrb	r2, [r7, #14]
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	3302      	adds	r3, #2
 80074b6:	2101      	movs	r1, #1
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f7ff ff85 	bl	80073c8 <sequence_step_enabled>
 80074be:	4603      	mov	r3, r0
 80074c0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80074c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d108      	bne.n	80074dc <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80074ca:	7bba      	ldrb	r2, [r7, #14]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	3301      	adds	r3, #1
 80074d0:	2102      	movs	r1, #2
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7ff ff78 	bl	80073c8 <sequence_step_enabled>
 80074d8:	4603      	mov	r3, r0
 80074da:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80074dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d108      	bne.n	80074f6 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 80074e4:	7bba      	ldrb	r2, [r7, #14]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	3303      	adds	r3, #3
 80074ea:	2103      	movs	r1, #3
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7ff ff6b 	bl	80073c8 <sequence_step_enabled>
 80074f2:	4603      	mov	r3, r0
 80074f4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80074f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d108      	bne.n	8007510 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80074fe:	7bba      	ldrb	r2, [r7, #14]
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	3304      	adds	r3, #4
 8007504:	2104      	movs	r1, #4
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7ff ff5e 	bl	80073c8 <sequence_step_enabled>
 800750c:	4603      	mov	r3, r0
 800750e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007514:	4618      	mov	r0, r3
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007526:	2300      	movs	r3, #0
 8007528:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800752a:	f107 030c 	add.w	r3, r7, #12
 800752e:	461a      	mov	r2, r3
 8007530:	21f8      	movs	r1, #248	@ 0xf8
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f7fb fa8b 	bl	8002a4e <VL53L0X_RdWord>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800753c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d108      	bne.n	8007556 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8007544:	f107 0308 	add.w	r3, r7, #8
 8007548:	461a      	mov	r2, r3
 800754a:	2104      	movs	r1, #4
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7fb fa9f 	bl	8002a90 <VL53L0X_RdDWord>
 8007552:	4603      	mov	r3, r0
 8007554:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10c      	bne.n	8007578 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800755e:	89bb      	ldrh	r3, [r7, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d005      	beq.n	8007570 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	89ba      	ldrh	r2, [r7, #12]
 8007568:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007578:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8007584:	b480      	push	{r7}
 8007586:	b085      	sub	sp, #20
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800758e:	2300      	movs	r3, #0
 8007590:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	7f1b      	ldrb	r3, [r3, #28]
 8007596:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	7bba      	ldrb	r2, [r7, #14]
 800759c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800759e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3714      	adds	r7, #20
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b086      	sub	sp, #24
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
 80075b6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80075b8:	2300      	movs	r3, #0
 80075ba:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80075bc:	f107 030e 	add.w	r3, r7, #14
 80075c0:	461a      	mov	r2, r3
 80075c2:	2120      	movs	r1, #32
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7fb fa42 	bl	8002a4e <VL53L0X_RdWord>
 80075ca:	4603      	mov	r3, r0
 80075cc:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80075ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d118      	bne.n	8007608 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80075d6:	89fb      	ldrh	r3, [r7, #14]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d109      	bne.n	80075f0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a1b      	ldr	r3, [r3, #32]
 80075e0:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	693a      	ldr	r2, [r7, #16]
 80075e6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	771a      	strb	r2, [r3, #28]
 80075ee:	e00b      	b.n	8007608 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80075f0:	89fb      	ldrh	r3, [r7, #14]
 80075f2:	00db      	lsls	r3, r3, #3
 80075f4:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2201      	movs	r2, #1
 8007606:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007608:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3718      	adds	r7, #24
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	807b      	strh	r3, [r7, #2]
 8007620:	4613      	mov	r3, r2
 8007622:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007624:	2300      	movs	r3, #0
 8007626:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8007628:	2300      	movs	r3, #0
 800762a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800762c:	2300      	movs	r3, #0
 800762e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8007630:	2300      	movs	r3, #0
 8007632:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007634:	887b      	ldrh	r3, [r7, #2]
 8007636:	2b05      	cmp	r3, #5
 8007638:	d902      	bls.n	8007640 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800763a:	23fc      	movs	r3, #252	@ 0xfc
 800763c:	75fb      	strb	r3, [r7, #23]
 800763e:	e05b      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8007640:	787b      	ldrb	r3, [r7, #1]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d106      	bne.n	8007654 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8007646:	2300      	movs	r3, #0
 8007648:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800764a:	2300      	movs	r3, #0
 800764c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800764e:	2301      	movs	r3, #1
 8007650:	73bb      	strb	r3, [r7, #14]
 8007652:	e00a      	b.n	800766a <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007654:	887b      	ldrh	r3, [r7, #2]
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	330c      	adds	r3, #12
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8007662:	2300      	movs	r3, #0
 8007664:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8007666:	2301      	movs	r3, #1
 8007668:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800766a:	887b      	ldrh	r3, [r7, #2]
 800766c:	2b05      	cmp	r3, #5
 800766e:	d841      	bhi.n	80076f4 <VL53L0X_SetLimitCheckEnable+0xe0>
 8007670:	a201      	add	r2, pc, #4	@ (adr r2, 8007678 <VL53L0X_SetLimitCheckEnable+0x64>)
 8007672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007676:	bf00      	nop
 8007678:	08007691 	.word	0x08007691
 800767c:	0800769b 	.word	0x0800769b
 8007680:	080076b1 	.word	0x080076b1
 8007684:	080076bb 	.word	0x080076bb
 8007688:	080076c5 	.word	0x080076c5
 800768c:	080076dd 	.word	0x080076dd

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	7bfa      	ldrb	r2, [r7, #15]
 8007694:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8007698:	e02e      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800769e:	b29b      	uxth	r3, r3
 80076a0:	461a      	mov	r2, r3
 80076a2:	2144      	movs	r1, #68	@ 0x44
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f7fb f9b6 	bl	8002a16 <VL53L0X_WrWord>
 80076aa:	4603      	mov	r3, r0
 80076ac:	75fb      	strb	r3, [r7, #23]

			break;
 80076ae:	e023      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	7bfa      	ldrb	r2, [r7, #15]
 80076b4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80076b8:	e01e      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	7bfa      	ldrb	r2, [r7, #15]
 80076be:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80076c2:	e019      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80076c4:	7bbb      	ldrb	r3, [r7, #14]
 80076c6:	005b      	lsls	r3, r3, #1
 80076c8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80076ca:	7b7b      	ldrb	r3, [r7, #13]
 80076cc:	22fe      	movs	r2, #254	@ 0xfe
 80076ce:	2160      	movs	r1, #96	@ 0x60
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7fb fa0b 	bl	8002aec <VL53L0X_UpdateByte>
 80076d6:	4603      	mov	r3, r0
 80076d8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80076da:	e00d      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80076dc:	7bbb      	ldrb	r3, [r7, #14]
 80076de:	011b      	lsls	r3, r3, #4
 80076e0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80076e2:	7b7b      	ldrb	r3, [r7, #13]
 80076e4:	22ef      	movs	r2, #239	@ 0xef
 80076e6:	2160      	movs	r1, #96	@ 0x60
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7fb f9ff 	bl	8002aec <VL53L0X_UpdateByte>
 80076ee:	4603      	mov	r3, r0
 80076f0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80076f2:	e001      	b.n	80076f8 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076f4:	23fc      	movs	r3, #252	@ 0xfc
 80076f6:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80076f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10f      	bne.n	8007720 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8007700:	787b      	ldrb	r3, [r7, #1]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d106      	bne.n	8007714 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007706:	887b      	ldrh	r3, [r7, #2]
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	4413      	add	r3, r2
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007712:	e005      	b.n	8007720 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007714:	887b      	ldrh	r3, [r7, #2]
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	4413      	add	r3, r2
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007720:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007724:	4618      	mov	r0, r3
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	460b      	mov	r3, r1
 8007736:	607a      	str	r2, [r7, #4]
 8007738:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800773a:	2300      	movs	r3, #0
 800773c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800773e:	897b      	ldrh	r3, [r7, #10]
 8007740:	2b05      	cmp	r3, #5
 8007742:	d905      	bls.n	8007750 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007744:	23fc      	movs	r3, #252	@ 0xfc
 8007746:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	701a      	strb	r2, [r3, #0]
 800774e:	e008      	b.n	8007762 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007750:	897b      	ldrh	r3, [r7, #10]
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4413      	add	r3, r2
 8007756:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800775a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	7dba      	ldrb	r2, [r7, #22]
 8007760:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007762:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007766:	4618      	mov	r0, r3
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
	...

08007774 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b086      	sub	sp, #24
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	460b      	mov	r3, r1
 800777e:	607a      	str	r2, [r7, #4]
 8007780:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007782:	2300      	movs	r3, #0
 8007784:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8007786:	897b      	ldrh	r3, [r7, #10]
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	4413      	add	r3, r2
 800778c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007790:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8007792:	7dbb      	ldrb	r3, [r7, #22]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d107      	bne.n	80077a8 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007798:	897b      	ldrh	r3, [r7, #10]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	330c      	adds	r3, #12
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	4413      	add	r3, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	605a      	str	r2, [r3, #4]
 80077a6:	e040      	b.n	800782a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80077a8:	897b      	ldrh	r3, [r7, #10]
 80077aa:	2b05      	cmp	r3, #5
 80077ac:	d830      	bhi.n	8007810 <VL53L0X_SetLimitCheckValue+0x9c>
 80077ae:	a201      	add	r2, pc, #4	@ (adr r2, 80077b4 <VL53L0X_SetLimitCheckValue+0x40>)
 80077b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b4:	080077cd 	.word	0x080077cd
 80077b8:	080077d5 	.word	0x080077d5
 80077bc:	080077eb 	.word	0x080077eb
 80077c0:	080077f3 	.word	0x080077f3
 80077c4:	080077fb 	.word	0x080077fb
 80077c8:	080077fb 	.word	0x080077fb

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80077d2:	e01f      	b.n	8007814 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80077d8:	b29b      	uxth	r3, r3
 80077da:	461a      	mov	r2, r3
 80077dc:	2144      	movs	r1, #68	@ 0x44
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f7fb f919 	bl	8002a16 <VL53L0X_WrWord>
 80077e4:	4603      	mov	r3, r0
 80077e6:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80077e8:	e014      	b.n	8007814 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80077f0:	e010      	b.n	8007814 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80077f8:	e00c      	b.n	8007814 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80077fe:	b29b      	uxth	r3, r3
 8007800:	461a      	mov	r2, r3
 8007802:	2164      	movs	r1, #100	@ 0x64
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f7fb f906 	bl	8002a16 <VL53L0X_WrWord>
 800780a:	4603      	mov	r3, r0
 800780c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800780e:	e001      	b.n	8007814 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007810:	23fc      	movs	r3, #252	@ 0xfc
 8007812:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007814:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d106      	bne.n	800782a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800781c:	897b      	ldrh	r3, [r7, #10]
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	330c      	adds	r3, #12
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	4413      	add	r3, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800782a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800782e:	4618      	mov	r0, r3
 8007830:	3718      	adds	r7, #24
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop

08007838 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b088      	sub	sp, #32
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	460b      	mov	r3, r1
 8007842:	607a      	str	r2, [r7, #4]
 8007844:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007846:	2300      	movs	r3, #0
 8007848:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800784a:	2300      	movs	r3, #0
 800784c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800784e:	897b      	ldrh	r3, [r7, #10]
 8007850:	2b05      	cmp	r3, #5
 8007852:	d847      	bhi.n	80078e4 <VL53L0X_GetLimitCheckValue+0xac>
 8007854:	a201      	add	r2, pc, #4	@ (adr r2, 800785c <VL53L0X_GetLimitCheckValue+0x24>)
 8007856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785a:	bf00      	nop
 800785c:	08007875 	.word	0x08007875
 8007860:	08007881 	.word	0x08007881
 8007864:	080078a7 	.word	0x080078a7
 8007868:	080078b3 	.word	0x080078b3
 800786c:	080078bf 	.word	0x080078bf
 8007870:	080078bf 	.word	0x080078bf

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007878:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800787a:	2300      	movs	r3, #0
 800787c:	77bb      	strb	r3, [r7, #30]
		break;
 800787e:	e033      	b.n	80078e8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007880:	f107 0316 	add.w	r3, r7, #22
 8007884:	461a      	mov	r2, r3
 8007886:	2144      	movs	r1, #68	@ 0x44
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f7fb f8e0 	bl	8002a4e <VL53L0X_RdWord>
 800788e:	4603      	mov	r3, r0
 8007890:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007892:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d102      	bne.n	80078a0 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800789a:	8afb      	ldrh	r3, [r7, #22]
 800789c:	025b      	lsls	r3, r3, #9
 800789e:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80078a0:	2301      	movs	r3, #1
 80078a2:	77bb      	strb	r3, [r7, #30]
		break;
 80078a4:	e020      	b.n	80078e8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078aa:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80078ac:	2300      	movs	r3, #0
 80078ae:	77bb      	strb	r3, [r7, #30]
		break;
 80078b0:	e01a      	b.n	80078e8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80078b8:	2300      	movs	r3, #0
 80078ba:	77bb      	strb	r3, [r7, #30]
		break;
 80078bc:	e014      	b.n	80078e8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80078be:	f107 0316 	add.w	r3, r7, #22
 80078c2:	461a      	mov	r2, r3
 80078c4:	2164      	movs	r1, #100	@ 0x64
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f7fb f8c1 	bl	8002a4e <VL53L0X_RdWord>
 80078cc:	4603      	mov	r3, r0
 80078ce:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80078d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d102      	bne.n	80078de <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80078d8:	8afb      	ldrh	r3, [r7, #22]
 80078da:	025b      	lsls	r3, r3, #9
 80078dc:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	77bb      	strb	r3, [r7, #30]
		break;
 80078e2:	e001      	b.n	80078e8 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80078e4:	23fc      	movs	r3, #252	@ 0xfc
 80078e6:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80078e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d12a      	bne.n	8007946 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80078f0:	7fbb      	ldrb	r3, [r7, #30]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d124      	bne.n	8007940 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d110      	bne.n	800791e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80078fc:	897b      	ldrh	r3, [r7, #10]
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	330c      	adds	r3, #12
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	4413      	add	r3, r2
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	69ba      	ldr	r2, [r7, #24]
 800790e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007910:	897b      	ldrh	r3, [r7, #10]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	4413      	add	r3, r2
 8007916:	2200      	movs	r2, #0
 8007918:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800791c:	e013      	b.n	8007946 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	69ba      	ldr	r2, [r7, #24]
 8007922:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007924:	897b      	ldrh	r3, [r7, #10]
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	330c      	adds	r3, #12
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4413      	add	r3, r2
 800792e:	69ba      	ldr	r2, [r7, #24]
 8007930:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007932:	897b      	ldrh	r3, [r7, #10]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	4413      	add	r3, r2
 8007938:	2201      	movs	r2, #1
 800793a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800793e:	e002      	b.n	8007946 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007946:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800794a:	4618      	mov	r0, r3
 800794c:	3720      	adds	r7, #32
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop

08007954 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800795e:	2300      	movs	r3, #0
 8007960:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8007962:	f107 030e 	add.w	r3, r7, #14
 8007966:	461a      	mov	r2, r3
 8007968:	2101      	movs	r1, #1
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7fb f841 	bl	80029f2 <VL53L0X_RdByte>
 8007970:	4603      	mov	r3, r0
 8007972:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8007974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10e      	bne.n	800799a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800797c:	7bba      	ldrb	r2, [r7, #14]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8007984:	7bbb      	ldrb	r3, [r7, #14]
 8007986:	b25b      	sxtb	r3, r3
 8007988:	2b00      	cmp	r3, #0
 800798a:	da03      	bge.n	8007994 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	2201      	movs	r2, #1
 8007990:	701a      	strb	r2, [r3, #0]
 8007992:	e002      	b.n	800799a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	2200      	movs	r2, #0
 8007998:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800799a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d104      	bne.n	80079ac <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781a      	ldrb	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80079ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3710      	adds	r7, #16
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80079c0:	2300      	movs	r3, #0
 80079c2:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80079c4:	f107 030e 	add.w	r3, r7, #14
 80079c8:	4619      	mov	r1, r3
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7ff fbd4 	bl	8007178 <VL53L0X_GetDeviceMode>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80079d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d107      	bne.n	80079ec <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80079dc:	7bbb      	ldrb	r3, [r7, #14]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d104      	bne.n	80079ec <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f898 	bl	8007b18 <VL53L0X_StartMeasurement>
 80079e8:	4603      	mov	r3, r0
 80079ea:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80079ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d104      	bne.n	80079fe <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f001 fb33 	bl	8009060 <VL53L0X_measurement_poll_for_completion>
 80079fa:	4603      	mov	r3, r0
 80079fc:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80079fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d106      	bne.n	8007a14 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007a06:	7bbb      	ldrb	r3, [r7, #14]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d103      	bne.n	8007a14 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2203      	movs	r2, #3
 8007a10:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8007a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007a30:	2301      	movs	r3, #1
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	68b9      	ldr	r1, [r7, #8]
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f001 fad5 	bl	8008fe6 <VL53L0X_perform_ref_calibration>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007a40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3718      	adds	r7, #24
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8007a62:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8007a64:	7dbb      	ldrb	r3, [r7, #22]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d005      	beq.n	8007a76 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007a6a:	7dbb      	ldrb	r3, [r7, #22]
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d002      	beq.n	8007a76 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007a70:	7dbb      	ldrb	r3, [r7, #22]
 8007a72:	2b03      	cmp	r3, #3
 8007a74:	d147      	bne.n	8007b06 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8007a76:	f107 030c 	add.w	r3, r7, #12
 8007a7a:	f107 0210 	add.w	r2, r7, #16
 8007a7e:	2101      	movs	r1, #1
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 fbb9 	bl	80081f8 <VL53L0X_GetInterruptThresholds>
 8007a86:	4603      	mov	r3, r0
 8007a88:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007a90:	d803      	bhi.n	8007a9a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8007a92:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8007a94:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007a98:	d935      	bls.n	8007b06 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007a9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d131      	bne.n	8007b06 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8007aa2:	78fb      	ldrb	r3, [r7, #3]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d006      	beq.n	8007ab6 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007aa8:	491a      	ldr	r1, [pc, #104]	@ (8007b14 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f002 ff46 	bl	800a93c <VL53L0X_load_tuning_settings>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	75fb      	strb	r3, [r7, #23]
 8007ab4:	e027      	b.n	8007b06 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8007ab6:	2204      	movs	r2, #4
 8007ab8:	21ff      	movs	r1, #255	@ 0xff
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f7fa ff86 	bl	80029cc <VL53L0X_WrByte>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	7dfb      	ldrb	r3, [r7, #23]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007aca:	2200      	movs	r2, #0
 8007acc:	2170      	movs	r1, #112	@ 0x70
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fa ff7c 	bl	80029cc <VL53L0X_WrByte>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	7dfb      	ldrb	r3, [r7, #23]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007ade:	2200      	movs	r2, #0
 8007ae0:	21ff      	movs	r1, #255	@ 0xff
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fa ff72 	bl	80029cc <VL53L0X_WrByte>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	461a      	mov	r2, r3
 8007aec:	7dfb      	ldrb	r3, [r7, #23]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007af2:	2200      	movs	r2, #0
 8007af4:	2180      	movs	r1, #128	@ 0x80
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7fa ff68 	bl	80029cc <VL53L0X_WrByte>
 8007afc:	4603      	mov	r3, r0
 8007afe:	461a      	mov	r2, r3
 8007b00:	7dfb      	ldrb	r3, [r7, #23]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8007b06:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3718      	adds	r7, #24
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	20000104 	.word	0x20000104

08007b18 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b20:	2300      	movs	r3, #0
 8007b22:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007b24:	2301      	movs	r3, #1
 8007b26:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007b28:	f107 030e 	add.w	r3, r7, #14
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f7ff fb22 	bl	8007178 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007b34:	2201      	movs	r2, #1
 8007b36:	2180      	movs	r1, #128	@ 0x80
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f7fa ff47 	bl	80029cc <VL53L0X_WrByte>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007b42:	2201      	movs	r2, #1
 8007b44:	21ff      	movs	r1, #255	@ 0xff
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7fa ff40 	bl	80029cc <VL53L0X_WrByte>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007b50:	2200      	movs	r2, #0
 8007b52:	2100      	movs	r1, #0
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f7fa ff39 	bl	80029cc <VL53L0X_WrByte>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8007b64:	461a      	mov	r2, r3
 8007b66:	2191      	movs	r1, #145	@ 0x91
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f7fa ff2f 	bl	80029cc <VL53L0X_WrByte>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007b72:	2201      	movs	r2, #1
 8007b74:	2100      	movs	r1, #0
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f7fa ff28 	bl	80029cc <VL53L0X_WrByte>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007b80:	2200      	movs	r2, #0
 8007b82:	21ff      	movs	r1, #255	@ 0xff
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7fa ff21 	bl	80029cc <VL53L0X_WrByte>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007b8e:	2200      	movs	r2, #0
 8007b90:	2180      	movs	r1, #128	@ 0x80
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fa ff1a 	bl	80029cc <VL53L0X_WrByte>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007b9c:	7bbb      	ldrb	r3, [r7, #14]
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d054      	beq.n	8007c4c <VL53L0X_StartMeasurement+0x134>
 8007ba2:	2b03      	cmp	r3, #3
 8007ba4:	dc6c      	bgt.n	8007c80 <VL53L0X_StartMeasurement+0x168>
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d002      	beq.n	8007bb0 <VL53L0X_StartMeasurement+0x98>
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d034      	beq.n	8007c18 <VL53L0X_StartMeasurement+0x100>
 8007bae:	e067      	b.n	8007c80 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7fa ff09 	bl	80029cc <VL53L0X_WrByte>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
 8007bc0:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007bc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d15d      	bne.n	8007c86 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d008      	beq.n	8007be6 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007bd4:	f107 030d 	add.w	r3, r7, #13
 8007bd8:	461a      	mov	r2, r3
 8007bda:	2100      	movs	r1, #0
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f7fa ff08 	bl	80029f2 <VL53L0X_RdByte>
 8007be2:	4603      	mov	r3, r0
 8007be4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	3301      	adds	r3, #1
 8007bea:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007bec:	7b7a      	ldrb	r2, [r7, #13]
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007bf4:	7bfa      	ldrb	r2, [r7, #15]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d107      	bne.n	8007c0a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007bfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d103      	bne.n	8007c0a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007c08:	d3e1      	bcc.n	8007bce <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007c10:	d339      	bcc.n	8007c86 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007c12:	23f9      	movs	r3, #249	@ 0xf9
 8007c14:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007c16:	e036      	b.n	8007c86 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007c18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d105      	bne.n	8007c2c <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007c20:	2101      	movs	r1, #1
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7ff ff12 	bl	8007a4c <VL53L0X_CheckAndLoadInterruptSettings>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007c2c:	2202      	movs	r2, #2
 8007c2e:	2100      	movs	r1, #0
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7fa fecb 	bl	80029cc <VL53L0X_WrByte>
 8007c36:	4603      	mov	r3, r0
 8007c38:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007c3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d123      	bne.n	8007c8a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2204      	movs	r2, #4
 8007c46:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8007c4a:	e01e      	b.n	8007c8a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007c4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d105      	bne.n	8007c60 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007c54:	2101      	movs	r1, #1
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7ff fef8 	bl	8007a4c <VL53L0X_CheckAndLoadInterruptSettings>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007c60:	2204      	movs	r2, #4
 8007c62:	2100      	movs	r1, #0
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f7fa feb1 	bl	80029cc <VL53L0X_WrByte>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007c6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10b      	bne.n	8007c8e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2204      	movs	r2, #4
 8007c7a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8007c7e:	e006      	b.n	8007c8e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007c80:	23f8      	movs	r3, #248	@ 0xf8
 8007c82:	75fb      	strb	r3, [r7, #23]
 8007c84:	e004      	b.n	8007c90 <VL53L0X_StartMeasurement+0x178>
		break;
 8007c86:	bf00      	nop
 8007c88:	e002      	b.n	8007c90 <VL53L0X_StartMeasurement+0x178>
		break;
 8007c8a:	bf00      	nop
 8007c8c:	e000      	b.n	8007c90 <VL53L0X_StartMeasurement+0x178>
		break;
 8007c8e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007c90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8007cb0:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8007cb2:	7bbb      	ldrb	r3, [r7, #14]
 8007cb4:	2b04      	cmp	r3, #4
 8007cb6:	d112      	bne.n	8007cde <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8007cb8:	f107 0308 	add.w	r3, r7, #8
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fb0e 	bl	80082e0 <VL53L0X_GetInterruptMaskStatus>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	d103      	bne.n	8007cd6 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e01c      	b.n	8007d10 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	701a      	strb	r2, [r3, #0]
 8007cdc:	e018      	b.n	8007d10 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8007cde:	f107 030d 	add.w	r3, r7, #13
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	2114      	movs	r1, #20
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7fa fe83 	bl	80029f2 <VL53L0X_RdByte>
 8007cec:	4603      	mov	r3, r0
 8007cee:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8007cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10b      	bne.n	8007d10 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8007cf8:	7b7b      	ldrb	r3, [r7, #13]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d003      	beq.n	8007d0a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2201      	movs	r2, #1
 8007d06:	701a      	strb	r2, [r3, #0]
 8007d08:	e002      	b.n	8007d10 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007d1c:	b5b0      	push	{r4, r5, r7, lr}
 8007d1e:	b096      	sub	sp, #88	@ 0x58
 8007d20:	af02      	add	r7, sp, #8
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d26:	2300      	movs	r3, #0
 8007d28:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8007d2c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8007d30:	230c      	movs	r3, #12
 8007d32:	2114      	movs	r1, #20
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f7fa fe1d 	bl	8002974 <VL53L0X_ReadMulti>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8007d40:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f040 80c8 	bne.w	8007eda <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8007d56:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d5a:	021b      	lsls	r3, r3, #8
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8007d62:	4413      	add	r3, r2
 8007d64:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8007d6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007d72:	021b      	lsls	r3, r3, #8
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007d7a:	4413      	add	r3, r2
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	025b      	lsls	r3, r3, #9
 8007d80:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d86:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8007d88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007d8c:	021b      	lsls	r3, r3, #8
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8007d94:	4413      	add	r3, r2
 8007d96:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8007d9a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007d9e:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8007da4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007da8:	021b      	lsls	r3, r3, #8
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8007db0:	4413      	add	r3, r2
 8007db2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8007dbc:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8007dbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007dc2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8007dcc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007dd4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8007dd8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007dda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007dde:	d046      	beq.n	8007e6e <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8007de0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007de2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8007de6:	fb02 f303 	mul.w	r3, r2, r3
 8007dea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007dee:	4a58      	ldr	r2, [pc, #352]	@ (8007f50 <VL53L0X_GetRangingMeasurementData+0x234>)
 8007df0:	fb82 1203 	smull	r1, r2, r2, r3
 8007df4:	1192      	asrs	r2, r2, #6
 8007df6:	17db      	asrs	r3, r3, #31
 8007df8:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8007dfa:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a1b      	ldr	r3, [r3, #32]
 8007e02:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	7f1b      	ldrb	r3, [r3, #28]
 8007e08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8007e0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d02c      	beq.n	8007e6e <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8007e14:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007e16:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	121a      	asrs	r2, r3, #8
					<= 0) {
 8007e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d10d      	bne.n	8007e42 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8007e26:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d004      	beq.n	8007e38 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8007e2e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8007e32:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007e36:	e016      	b.n	8007e66 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8007e38:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8007e3c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007e40:	e011      	b.n	8007e66 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8007e42:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e48:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8007e4c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007e4e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8007e52:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8007e56:	121b      	asrs	r3, r3, #8
 8007e58:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8007e5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e5c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8007e5e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8007e62:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8007e66:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007e6a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8007e6e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00d      	beq.n	8007e92 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8007e76:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007e7a:	089b      	lsrs	r3, r3, #2
 8007e7c:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8007e82:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	019b      	lsls	r3, r3, #6
 8007e8a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	75da      	strb	r2, [r3, #23]
 8007e90:	e006      	b.n	8007ea0 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8007e98:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8007ea0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8007ea4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8007ea8:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f003 f9de 	bl	800b278 <VL53L0X_get_pal_range_status>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8007eca:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d103      	bne.n	8007eda <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8007ed2:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007eda:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d12f      	bne.n	8007f42 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f107 040c 	add.w	r4, r7, #12
 8007ee8:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8007eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007ef0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007ef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8007efc:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8007f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8007f0a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8007f10:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8007f16:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8007f1c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8007f22:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8007f28:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8007f32:	f107 050c 	add.w	r5, r7, #12
 8007f36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007f3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007f42:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3750      	adds	r7, #80	@ 0x50
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	10624dd3 	.word	0x10624dd3

08007f54 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8007f62:	2100      	movs	r1, #0
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff f8db 	bl	8007120 <VL53L0X_SetDeviceMode>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d104      	bne.n	8007f80 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f7ff fd1e 	bl	80079b8 <VL53L0X_PerformSingleMeasurement>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d105      	bne.n	8007f94 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8007f88:	6839      	ldr	r1, [r7, #0]
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f7ff fec6 	bl	8007d1c <VL53L0X_GetRangingMeasurementData>
 8007f90:	4603      	mov	r3, r0
 8007f92:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8007f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d105      	bne.n	8007fa8 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f95e 	bl	8008260 <VL53L0X_ClearInterruptMask>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8007fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	70fb      	strb	r3, [r7, #3]
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	70bb      	strb	r3, [r7, #2]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8007fd2:	78fb      	ldrb	r3, [r7, #3]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d002      	beq.n	8007fde <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8007fd8:	23f6      	movs	r3, #246	@ 0xf6
 8007fda:	73fb      	strb	r3, [r7, #15]
 8007fdc:	e105      	b.n	80081ea <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8007fde:	78bb      	ldrb	r3, [r7, #2]
 8007fe0:	2b14      	cmp	r3, #20
 8007fe2:	d110      	bne.n	8008006 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007fe4:	7e3b      	ldrb	r3, [r7, #24]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8007fea:	2310      	movs	r3, #16
 8007fec:	73bb      	strb	r3, [r7, #14]
 8007fee:	e001      	b.n	8007ff4 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8007ff4:	7bbb      	ldrb	r3, [r7, #14]
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	2184      	movs	r1, #132	@ 0x84
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7fa fce6 	bl	80029cc <VL53L0X_WrByte>
 8008000:	4603      	mov	r3, r0
 8008002:	73fb      	strb	r3, [r7, #15]
 8008004:	e0f1      	b.n	80081ea <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8008006:	78bb      	ldrb	r3, [r7, #2]
 8008008:	2b15      	cmp	r3, #21
 800800a:	f040 8097 	bne.w	800813c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800800e:	2201      	movs	r2, #1
 8008010:	21ff      	movs	r1, #255	@ 0xff
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f7fa fcda 	bl	80029cc <VL53L0X_WrByte>
 8008018:	4603      	mov	r3, r0
 800801a:	461a      	mov	r2, r3
 800801c:	7bfb      	ldrb	r3, [r7, #15]
 800801e:	4313      	orrs	r3, r2
 8008020:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008022:	2200      	movs	r2, #0
 8008024:	2100      	movs	r1, #0
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f7fa fcd0 	bl	80029cc <VL53L0X_WrByte>
 800802c:	4603      	mov	r3, r0
 800802e:	461a      	mov	r2, r3
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	4313      	orrs	r3, r2
 8008034:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008036:	2200      	movs	r2, #0
 8008038:	21ff      	movs	r1, #255	@ 0xff
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7fa fcc6 	bl	80029cc <VL53L0X_WrByte>
 8008040:	4603      	mov	r3, r0
 8008042:	461a      	mov	r2, r3
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	4313      	orrs	r3, r2
 8008048:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800804a:	2201      	movs	r2, #1
 800804c:	2180      	movs	r1, #128	@ 0x80
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f7fa fcbc 	bl	80029cc <VL53L0X_WrByte>
 8008054:	4603      	mov	r3, r0
 8008056:	461a      	mov	r2, r3
 8008058:	7bfb      	ldrb	r3, [r7, #15]
 800805a:	4313      	orrs	r3, r2
 800805c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800805e:	2202      	movs	r2, #2
 8008060:	2185      	movs	r1, #133	@ 0x85
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f7fa fcb2 	bl	80029cc <VL53L0X_WrByte>
 8008068:	4603      	mov	r3, r0
 800806a:	461a      	mov	r2, r3
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	4313      	orrs	r3, r2
 8008070:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8008072:	2204      	movs	r2, #4
 8008074:	21ff      	movs	r1, #255	@ 0xff
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f7fa fca8 	bl	80029cc <VL53L0X_WrByte>
 800807c:	4603      	mov	r3, r0
 800807e:	461a      	mov	r2, r3
 8008080:	7bfb      	ldrb	r3, [r7, #15]
 8008082:	4313      	orrs	r3, r2
 8008084:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008086:	2200      	movs	r2, #0
 8008088:	21cd      	movs	r1, #205	@ 0xcd
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f7fa fc9e 	bl	80029cc <VL53L0X_WrByte>
 8008090:	4603      	mov	r3, r0
 8008092:	461a      	mov	r2, r3
 8008094:	7bfb      	ldrb	r3, [r7, #15]
 8008096:	4313      	orrs	r3, r2
 8008098:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800809a:	2211      	movs	r2, #17
 800809c:	21cc      	movs	r1, #204	@ 0xcc
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7fa fc94 	bl	80029cc <VL53L0X_WrByte>
 80080a4:	4603      	mov	r3, r0
 80080a6:	461a      	mov	r2, r3
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80080ae:	2207      	movs	r2, #7
 80080b0:	21ff      	movs	r1, #255	@ 0xff
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7fa fc8a 	bl	80029cc <VL53L0X_WrByte>
 80080b8:	4603      	mov	r3, r0
 80080ba:	461a      	mov	r2, r3
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
 80080be:	4313      	orrs	r3, r2
 80080c0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80080c2:	2200      	movs	r2, #0
 80080c4:	21be      	movs	r1, #190	@ 0xbe
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7fa fc80 	bl	80029cc <VL53L0X_WrByte>
 80080cc:	4603      	mov	r3, r0
 80080ce:	461a      	mov	r2, r3
 80080d0:	7bfb      	ldrb	r3, [r7, #15]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80080d6:	2206      	movs	r2, #6
 80080d8:	21ff      	movs	r1, #255	@ 0xff
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f7fa fc76 	bl	80029cc <VL53L0X_WrByte>
 80080e0:	4603      	mov	r3, r0
 80080e2:	461a      	mov	r2, r3
 80080e4:	7bfb      	ldrb	r3, [r7, #15]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80080ea:	2209      	movs	r2, #9
 80080ec:	21cc      	movs	r1, #204	@ 0xcc
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f7fa fc6c 	bl	80029cc <VL53L0X_WrByte>
 80080f4:	4603      	mov	r3, r0
 80080f6:	461a      	mov	r2, r3
 80080f8:	7bfb      	ldrb	r3, [r7, #15]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80080fe:	2200      	movs	r2, #0
 8008100:	21ff      	movs	r1, #255	@ 0xff
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f7fa fc62 	bl	80029cc <VL53L0X_WrByte>
 8008108:	4603      	mov	r3, r0
 800810a:	461a      	mov	r2, r3
 800810c:	7bfb      	ldrb	r3, [r7, #15]
 800810e:	4313      	orrs	r3, r2
 8008110:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008112:	2201      	movs	r2, #1
 8008114:	21ff      	movs	r1, #255	@ 0xff
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7fa fc58 	bl	80029cc <VL53L0X_WrByte>
 800811c:	4603      	mov	r3, r0
 800811e:	461a      	mov	r2, r3
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	4313      	orrs	r3, r2
 8008124:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008126:	2200      	movs	r2, #0
 8008128:	2100      	movs	r1, #0
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f7fa fc4e 	bl	80029cc <VL53L0X_WrByte>
 8008130:	4603      	mov	r3, r0
 8008132:	461a      	mov	r2, r3
 8008134:	7bfb      	ldrb	r3, [r7, #15]
 8008136:	4313      	orrs	r3, r2
 8008138:	73fb      	strb	r3, [r7, #15]
 800813a:	e056      	b.n	80081ea <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800813c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d120      	bne.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8008144:	787b      	ldrb	r3, [r7, #1]
 8008146:	2b04      	cmp	r3, #4
 8008148:	d81b      	bhi.n	8008182 <VL53L0X_SetGpioConfig+0x1ce>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <VL53L0X_SetGpioConfig+0x19c>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008165 	.word	0x08008165
 8008154:	0800816b 	.word	0x0800816b
 8008158:	08008171 	.word	0x08008171
 800815c:	08008177 	.word	0x08008177
 8008160:	0800817d 	.word	0x0800817d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8008164:	2300      	movs	r3, #0
 8008166:	73bb      	strb	r3, [r7, #14]
				break;
 8008168:	e00d      	b.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800816a:	2301      	movs	r3, #1
 800816c:	73bb      	strb	r3, [r7, #14]
				break;
 800816e:	e00a      	b.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8008170:	2302      	movs	r3, #2
 8008172:	73bb      	strb	r3, [r7, #14]
				break;
 8008174:	e007      	b.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008176:	2303      	movs	r3, #3
 8008178:	73bb      	strb	r3, [r7, #14]
				break;
 800817a:	e004      	b.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800817c:	2304      	movs	r3, #4
 800817e:	73bb      	strb	r3, [r7, #14]
				break;
 8008180:	e001      	b.n	8008186 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8008182:	23f5      	movs	r3, #245	@ 0xf5
 8008184:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d107      	bne.n	800819e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800818e:	7bbb      	ldrb	r3, [r7, #14]
 8008190:	461a      	mov	r2, r3
 8008192:	210a      	movs	r1, #10
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fa fc19 	bl	80029cc <VL53L0X_WrByte>
 800819a:	4603      	mov	r3, r0
 800819c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800819e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10f      	bne.n	80081c6 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80081a6:	7e3b      	ldrb	r3, [r7, #24]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d102      	bne.n	80081b2 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 80081ac:	2300      	movs	r3, #0
 80081ae:	73bb      	strb	r3, [r7, #14]
 80081b0:	e001      	b.n	80081b6 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 80081b2:	2310      	movs	r3, #16
 80081b4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80081b6:	7bbb      	ldrb	r3, [r7, #14]
 80081b8:	22ef      	movs	r2, #239	@ 0xef
 80081ba:	2184      	movs	r1, #132	@ 0x84
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f7fa fc95 	bl	8002aec <VL53L0X_UpdateByte>
 80081c2:	4603      	mov	r3, r0
 80081c4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80081c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d103      	bne.n	80081d6 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	787a      	ldrb	r2, [r7, #1]
 80081d2:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80081d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d105      	bne.n	80081ea <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80081de:	2100      	movs	r1, #0
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 f83d 	bl	8008260 <VL53L0X_ClearInterruptMask>
 80081e6:	4603      	mov	r3, r0
 80081e8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80081ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop

080081f8 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	460b      	mov	r3, r1
 8008206:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008208:	2300      	movs	r3, #0
 800820a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800820c:	f107 0314 	add.w	r3, r7, #20
 8008210:	461a      	mov	r2, r3
 8008212:	210e      	movs	r1, #14
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f7fa fc1a 	bl	8002a4e <VL53L0X_RdWord>
 800821a:	4603      	mov	r3, r0
 800821c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800821e:	8abb      	ldrh	r3, [r7, #20]
 8008220:	045a      	lsls	r2, r3, #17
 8008222:	4b0e      	ldr	r3, [pc, #56]	@ (800825c <VL53L0X_GetInterruptThresholds+0x64>)
 8008224:	4013      	ands	r3, r2
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800822a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10e      	bne.n	8008250 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008232:	f107 0314 	add.w	r3, r7, #20
 8008236:	461a      	mov	r2, r3
 8008238:	210c      	movs	r1, #12
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7fa fc07 	bl	8002a4e <VL53L0X_RdWord>
 8008240:	4603      	mov	r3, r0
 8008242:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008244:	8abb      	ldrh	r3, [r7, #20]
 8008246:	045a      	lsls	r2, r3, #17
 8008248:	4b04      	ldr	r3, [pc, #16]	@ (800825c <VL53L0X_GetInterruptThresholds+0x64>)
 800824a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008250:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3718      	adds	r7, #24
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	1ffe0000 	.word	0x1ffe0000

08008260 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800826a:	2300      	movs	r3, #0
 800826c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800826e:	2300      	movs	r3, #0
 8008270:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008272:	2201      	movs	r2, #1
 8008274:	210b      	movs	r1, #11
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f7fa fba8 	bl	80029cc <VL53L0X_WrByte>
 800827c:	4603      	mov	r3, r0
 800827e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008280:	2200      	movs	r2, #0
 8008282:	210b      	movs	r1, #11
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7fa fba1 	bl	80029cc <VL53L0X_WrByte>
 800828a:	4603      	mov	r3, r0
 800828c:	461a      	mov	r2, r3
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	4313      	orrs	r3, r2
 8008292:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008294:	f107 030d 	add.w	r3, r7, #13
 8008298:	461a      	mov	r2, r3
 800829a:	2113      	movs	r1, #19
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f7fa fba8 	bl	80029f2 <VL53L0X_RdByte>
 80082a2:	4603      	mov	r3, r0
 80082a4:	461a      	mov	r2, r3
 80082a6:	7bfb      	ldrb	r3, [r7, #15]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80082ac:	7bbb      	ldrb	r3, [r7, #14]
 80082ae:	3301      	adds	r3, #1
 80082b0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80082b2:	7b7b      	ldrb	r3, [r7, #13]
 80082b4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d006      	beq.n	80082ca <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80082bc:	7bbb      	ldrb	r3, [r7, #14]
 80082be:	2b02      	cmp	r3, #2
 80082c0:	d803      	bhi.n	80082ca <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80082c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d0d3      	beq.n	8008272 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80082ca:	7bbb      	ldrb	r3, [r7, #14]
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	d901      	bls.n	80082d4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80082d0:	23f4      	movs	r3, #244	@ 0xf4
 80082d2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80082d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80082ee:	f107 030e 	add.w	r3, r7, #14
 80082f2:	461a      	mov	r2, r3
 80082f4:	2113      	movs	r1, #19
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f7fa fb7b 	bl	80029f2 <VL53L0X_RdByte>
 80082fc:	4603      	mov	r3, r0
 80082fe:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8008300:	7bbb      	ldrb	r3, [r7, #14]
 8008302:	f003 0207 	and.w	r2, r3, #7
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800830a:	7bbb      	ldrb	r3, [r7, #14]
 800830c:	f003 0318 	and.w	r3, r3, #24
 8008310:	2b00      	cmp	r3, #0
 8008312:	d001      	beq.n	8008318 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008314:	23fa      	movs	r3, #250	@ 0xfa
 8008316:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008318:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008330:	2300      	movs	r3, #0
 8008332:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f000 fa03 	bl	8008744 <VL53L0X_perform_ref_spad_management>
 800833e:	4603      	mov	r3, r0
 8008340:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008342:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3718      	adds	r7, #24
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b084      	sub	sp, #16
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008358:	2300      	movs	r3, #0
 800835a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800835c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8008360:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8008362:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008366:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8008368:	f107 0308 	add.w	r3, r7, #8
 800836c:	461a      	mov	r2, r3
 800836e:	2128      	movs	r1, #40	@ 0x28
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7fa fb6c 	bl	8002a4e <VL53L0X_RdWord>
 8008376:	4603      	mov	r3, r0
 8008378:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800837a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d11e      	bne.n	80083c0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8008382:	893b      	ldrh	r3, [r7, #8]
 8008384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008388:	b29b      	uxth	r3, r3
 800838a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800838c:	893b      	ldrh	r3, [r7, #8]
 800838e:	461a      	mov	r2, r3
 8008390:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008394:	429a      	cmp	r2, r3
 8008396:	dd0b      	ble.n	80083b0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8008398:	893a      	ldrh	r2, [r7, #8]
 800839a:	897b      	ldrh	r3, [r7, #10]
 800839c:	1ad3      	subs	r3, r2, r3
 800839e:	b29b      	uxth	r3, r3
 80083a0:	b21b      	sxth	r3, r3
 80083a2:	461a      	mov	r2, r3
					* 250;
 80083a4:	23fa      	movs	r3, #250	@ 0xfa
 80083a6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	e007      	b.n	80083c0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80083b0:	893b      	ldrh	r3, [r7, #8]
 80083b2:	b21b      	sxth	r3, r3
 80083b4:	461a      	mov	r2, r3
 80083b6:	23fa      	movs	r3, #250	@ 0xfa
 80083b8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80083c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b08b      	sub	sp, #44	@ 0x2c
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80083da:	2308      	movs	r3, #8
 80083dc:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80083de:	2300      	movs	r3, #0
 80083e0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083e8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	69ba      	ldr	r2, [r7, #24]
 80083f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80083fc:	69b9      	ldr	r1, [r7, #24]
 80083fe:	fb01 f202 	mul.w	r2, r1, r2
 8008402:	1a9b      	subs	r3, r3, r2
 8008404:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	627b      	str	r3, [r7, #36]	@ 0x24
 800840a:	e030      	b.n	800846e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800840c:	2300      	movs	r3, #0
 800840e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	4413      	add	r3, r2
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800841a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	429a      	cmp	r2, r3
 8008420:	d11e      	bne.n	8008460 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008422:	7ffa      	ldrb	r2, [r7, #31]
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	fa42 f303 	asr.w	r3, r2, r3
 800842a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008430:	e016      	b.n	8008460 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008432:	7ffb      	ldrb	r3, [r7, #31]
 8008434:	f003 0301 	and.w	r3, r3, #1
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <get_next_good_spad+0x88>
				success = 1;
 800843c:	2301      	movs	r3, #1
 800843e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8008440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	fb03 f202 	mul.w	r2, r3, r2
 8008448:	6a3b      	ldr	r3, [r7, #32]
 800844a:	4413      	add	r3, r2
 800844c:	461a      	mov	r2, r3
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	601a      	str	r2, [r3, #0]
				break;
 8008452:	e009      	b.n	8008468 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8008454:	7ffb      	ldrb	r3, [r7, #31]
 8008456:	085b      	lsrs	r3, r3, #1
 8008458:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	3301      	adds	r3, #1
 800845e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8008460:	6a3a      	ldr	r2, [r7, #32]
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	429a      	cmp	r2, r3
 8008466:	d3e4      	bcc.n	8008432 <get_next_good_spad+0x66>
				coarseIndex++) {
 8008468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846a:	3301      	adds	r3, #1
 800846c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800846e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	429a      	cmp	r2, r3
 8008474:	d202      	bcs.n	800847c <get_next_good_spad+0xb0>
 8008476:	7fbb      	ldrb	r3, [r7, #30]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d0c7      	beq.n	800840c <get_next_good_spad+0x40>
		}
	}
}
 800847c:	bf00      	nop
 800847e:	372c      	adds	r7, #44	@ 0x2c
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8008490:	2301      	movs	r3, #1
 8008492:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	099b      	lsrs	r3, r3, #6
 8008498:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800849a:	4a07      	ldr	r2, [pc, #28]	@ (80084b8 <is_aperture+0x30>)
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d101      	bne.n	80084aa <is_aperture+0x22>
		isAperture = 0;
 80084a6:	2300      	movs	r3, #0
 80084a8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80084aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3714      	adds	r7, #20
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr
 80084b8:	200002bc 	.word	0x200002bc

080084bc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80084bc:	b480      	push	{r7}
 80084be:	b089      	sub	sp, #36	@ 0x24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80084c8:	2300      	movs	r3, #0
 80084ca:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80084cc:	2308      	movs	r3, #8
 80084ce:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	69ba      	ldr	r2, [r7, #24]
 80084de:	fbb3 f2f2 	udiv	r2, r3, r2
 80084e2:	69b9      	ldr	r1, [r7, #24]
 80084e4:	fb01 f202 	mul.w	r2, r1, r2
 80084e8:	1a9b      	subs	r3, r3, r2
 80084ea:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d302      	bcc.n	80084fa <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80084f4:	23ce      	movs	r3, #206	@ 0xce
 80084f6:	77fb      	strb	r3, [r7, #31]
 80084f8:	e010      	b.n	800851c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	4413      	add	r3, r2
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	b25a      	sxtb	r2, r3
 8008504:	2101      	movs	r1, #1
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	fa01 f303 	lsl.w	r3, r1, r3
 800850c:	b25b      	sxtb	r3, r3
 800850e:	4313      	orrs	r3, r2
 8008510:	b259      	sxtb	r1, r3
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	4413      	add	r3, r2
 8008518:	b2ca      	uxtb	r2, r1
 800851a:	701a      	strb	r2, [r3, #0]

	return status;
 800851c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3724      	adds	r7, #36	@ 0x24
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8008536:	2306      	movs	r3, #6
 8008538:	683a      	ldr	r2, [r7, #0]
 800853a:	21b0      	movs	r1, #176	@ 0xb0
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7fa f9d7 	bl	80028f0 <VL53L0X_WriteMulti>
 8008542:	4603      	mov	r3, r0
 8008544:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8008546:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800855c:	2306      	movs	r3, #6
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	21b0      	movs	r1, #176	@ 0xb0
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f7fa fa06 	bl	8002974 <VL53L0X_ReadMulti>
 8008568:	4603      	mov	r3, r0
 800856a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800856c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b08c      	sub	sp, #48	@ 0x30
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	607a      	str	r2, [r7, #4]
 8008582:	603b      	str	r3, [r7, #0]
 8008584:	460b      	mov	r3, r1
 8008586:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008588:	2300      	movs	r3, #0
 800858a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800858e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008590:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8008592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008594:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8008596:	2300      	movs	r3, #0
 8008598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800859a:	e02b      	b.n	80085f4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800859c:	f107 031c 	add.w	r3, r7, #28
 80085a0:	6a3a      	ldr	r2, [r7, #32]
 80085a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f7ff ff11 	bl	80083cc <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085b0:	d103      	bne.n	80085ba <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80085b2:	23ce      	movs	r3, #206	@ 0xce
 80085b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80085b8:	e020      	b.n	80085fc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80085ba:	69fb      	ldr	r3, [r7, #28]
 80085bc:	461a      	mov	r2, r3
 80085be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c0:	4413      	add	r3, r2
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7ff ff60 	bl	8008488 <is_aperture>
 80085c8:	4603      	mov	r3, r0
 80085ca:	461a      	mov	r2, r3
 80085cc:	7afb      	ldrb	r3, [r7, #11]
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d003      	beq.n	80085da <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80085d2:	23ce      	movs	r3, #206	@ 0xce
 80085d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80085d8:	e010      	b.n	80085fc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80085de:	6a3a      	ldr	r2, [r7, #32]
 80085e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80085e2:	6838      	ldr	r0, [r7, #0]
 80085e4:	f7ff ff6a 	bl	80084bc <enable_spad_bit>
		currentSpad++;
 80085e8:	6a3b      	ldr	r3, [r7, #32]
 80085ea:	3301      	adds	r3, #1
 80085ec:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80085ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f0:	3301      	adds	r3, #1
 80085f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d3cf      	bcc.n	800859c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80085fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085fe:	6a3a      	ldr	r2, [r7, #32]
 8008600:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8008602:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008606:	2b00      	cmp	r3, #0
 8008608:	d106      	bne.n	8008618 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800860a:	6839      	ldr	r1, [r7, #0]
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f7ff ff8d 	bl	800852c <set_ref_spad_map>
 8008612:	4603      	mov	r3, r0
 8008614:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8008618:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800861c:	2b00      	cmp	r3, #0
 800861e:	d121      	bne.n	8008664 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8008620:	f107 0314 	add.w	r3, r7, #20
 8008624:	4619      	mov	r1, r3
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff ff93 	bl	8008552 <get_ref_spad_map>
 800862c:	4603      	mov	r3, r0
 800862e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8008632:	2300      	movs	r3, #0
 8008634:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8008636:	e011      	b.n	800865c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8008638:	683a      	ldr	r2, [r7, #0]
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	4413      	add	r3, r2
 800863e:	781a      	ldrb	r2, [r3, #0]
 8008640:	f107 0114 	add.w	r1, r7, #20
 8008644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008646:	440b      	add	r3, r1
 8008648:	781b      	ldrb	r3, [r3, #0]
 800864a:	429a      	cmp	r2, r3
 800864c:	d003      	beq.n	8008656 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800864e:	23ce      	movs	r3, #206	@ 0xce
 8008650:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8008654:	e006      	b.n	8008664 <enable_ref_spads+0xec>
			}
			i++;
 8008656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008658:	3301      	adds	r3, #1
 800865a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800865c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800865e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008660:	429a      	cmp	r2, r3
 8008662:	d3e9      	bcc.n	8008638 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8008664:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008668:	4618      	mov	r0, r3
 800866a:	3730      	adds	r7, #48	@ 0x30
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08a      	sub	sp, #40	@ 0x28
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800867a:	2300      	movs	r3, #0
 800867c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8008680:	2300      	movs	r3, #0
 8008682:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800868c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8008690:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008694:	2b00      	cmp	r3, #0
 8008696:	d107      	bne.n	80086a8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8008698:	22c0      	movs	r2, #192	@ 0xc0
 800869a:	2101      	movs	r1, #1
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7fa f995 	bl	80029cc <VL53L0X_WrByte>
 80086a2:	4603      	mov	r3, r0
 80086a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80086a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d108      	bne.n	80086c2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80086b0:	f107 0308 	add.w	r3, r7, #8
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7ff fc4c 	bl	8007f54 <VL53L0X_PerformSingleRangingMeasurement>
 80086bc:	4603      	mov	r3, r0
 80086be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80086c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d107      	bne.n	80086da <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80086ca:	2201      	movs	r2, #1
 80086cc:	21ff      	movs	r1, #255	@ 0xff
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7fa f97c 	bl	80029cc <VL53L0X_WrByte>
 80086d4:	4603      	mov	r3, r0
 80086d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 80086da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d107      	bne.n	80086f2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	21b6      	movs	r1, #182	@ 0xb6
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7fa f9b1 	bl	8002a4e <VL53L0X_RdWord>
 80086ec:	4603      	mov	r3, r0
 80086ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80086f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d107      	bne.n	800870a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80086fa:	2200      	movs	r2, #0
 80086fc:	21ff      	movs	r1, #255	@ 0xff
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f7fa f964 	bl	80029cc <VL53L0X_WrByte>
 8008704:	4603      	mov	r3, r0
 8008706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800870a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800870e:	2b00      	cmp	r3, #0
 8008710:	d112      	bne.n	8008738 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008712:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008716:	461a      	mov	r2, r3
 8008718:	2101      	movs	r1, #1
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f7fa f956 	bl	80029cc <VL53L0X_WrByte>
 8008720:	4603      	mov	r3, r0
 8008722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8008726:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800872a:	2b00      	cmp	r3, #0
 800872c:	d104      	bne.n	8008738 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008734:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8008738:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800873c:	4618      	mov	r0, r3
 800873e:	3728      	adds	r7, #40	@ 0x28
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8008744:	b590      	push	{r4, r7, lr}
 8008746:	b09d      	sub	sp, #116	@ 0x74
 8008748:	af06      	add	r7, sp, #24
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008750:	2300      	movs	r3, #0
 8008752:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8008756:	23b4      	movs	r3, #180	@ 0xb4
 8008758:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800875c:	2303      	movs	r3, #3
 800875e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8008760:	232c      	movs	r3, #44	@ 0x2c
 8008762:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8008764:	2300      	movs	r3, #0
 8008766:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8008768:	2300      	movs	r3, #0
 800876a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800876c:	2300      	movs	r3, #0
 800876e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8008770:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8008774:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8008776:	2300      	movs	r3, #0
 8008778:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800877a:	2300      	movs	r3, #0
 800877c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800877e:	2306      	movs	r3, #6
 8008780:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8008782:	2300      	movs	r3, #0
 8008784:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8008786:	2300      	movs	r3, #0
 8008788:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800878a:	2300      	movs	r3, #0
 800878c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8008790:	2300      	movs	r3, #0
 8008792:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8008798:	2300      	movs	r3, #0
 800879a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800879c:	2300      	movs	r3, #0
 800879e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 80087a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80087aa:	2300      	movs	r3, #0
 80087ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087ae:	e009      	b.n	80087c4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80087ba:	2200      	movs	r2, #0
 80087bc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80087be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087c0:	3301      	adds	r3, #1
 80087c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d3f1      	bcc.n	80087b0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80087cc:	2201      	movs	r2, #1
 80087ce:	21ff      	movs	r1, #255	@ 0xff
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	f7fa f8fb 	bl	80029cc <VL53L0X_WrByte>
 80087d6:	4603      	mov	r3, r0
 80087d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80087dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d107      	bne.n	80087f4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80087e4:	2200      	movs	r2, #0
 80087e6:	214f      	movs	r1, #79	@ 0x4f
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f7fa f8ef 	bl	80029cc <VL53L0X_WrByte>
 80087ee:	4603      	mov	r3, r0
 80087f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80087f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d107      	bne.n	800880c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80087fc:	222c      	movs	r2, #44	@ 0x2c
 80087fe:	214e      	movs	r1, #78	@ 0x4e
 8008800:	68f8      	ldr	r0, [r7, #12]
 8008802:	f7fa f8e3 	bl	80029cc <VL53L0X_WrByte>
 8008806:	4603      	mov	r3, r0
 8008808:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800880c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008810:	2b00      	cmp	r3, #0
 8008812:	d107      	bne.n	8008824 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008814:	2200      	movs	r2, #0
 8008816:	21ff      	movs	r1, #255	@ 0xff
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f7fa f8d7 	bl	80029cc <VL53L0X_WrByte>
 800881e:	4603      	mov	r3, r0
 8008820:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008824:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008828:	2b00      	cmp	r3, #0
 800882a:	d109      	bne.n	8008840 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800882c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008830:	461a      	mov	r2, r3
 8008832:	21b6      	movs	r1, #182	@ 0xb6
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7fa f8c9 	bl	80029cc <VL53L0X_WrByte>
 800883a:	4603      	mov	r3, r0
 800883c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8008840:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008844:	2b00      	cmp	r3, #0
 8008846:	d107      	bne.n	8008858 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8008848:	2200      	movs	r2, #0
 800884a:	2180      	movs	r1, #128	@ 0x80
 800884c:	68f8      	ldr	r0, [r7, #12]
 800884e:	f7fa f8bd 	bl	80029cc <VL53L0X_WrByte>
 8008852:	4603      	mov	r3, r0
 8008854:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8008858:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800885c:	2b00      	cmp	r3, #0
 800885e:	d10a      	bne.n	8008876 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8008860:	f107 0210 	add.w	r2, r7, #16
 8008864:	f107 0111 	add.w	r1, r7, #17
 8008868:	2300      	movs	r3, #0
 800886a:	68f8      	ldr	r0, [r7, #12]
 800886c:	f000 fbbb 	bl	8008fe6 <VL53L0X_perform_ref_calibration>
 8008870:	4603      	mov	r3, r0
 8008872:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8008876:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800887a:	2b00      	cmp	r3, #0
 800887c:	d121      	bne.n	80088c2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800887e:	2300      	movs	r3, #0
 8008880:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8008882:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008884:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8008886:	2300      	movs	r3, #0
 8008888:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800888a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800888c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 800889a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800889e:	f107 0218 	add.w	r2, r7, #24
 80088a2:	9204      	str	r2, [sp, #16]
 80088a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088a6:	9203      	str	r2, [sp, #12]
 80088a8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80088aa:	9202      	str	r2, [sp, #8]
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	9300      	str	r3, [sp, #0]
 80088b2:	4623      	mov	r3, r4
 80088b4:	4602      	mov	r2, r0
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f7ff fe5e 	bl	8008578 <enable_ref_spads>
 80088bc:	4603      	mov	r3, r0
 80088be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80088c2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d174      	bne.n	80089b4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 80088ce:	f107 0312 	add.w	r3, r7, #18
 80088d2:	4619      	mov	r1, r3
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f7ff fecb 	bl	8008670 <perform_ref_signal_measurement>
 80088da:	4603      	mov	r3, r0
 80088dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80088e0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d161      	bne.n	80089ac <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80088e8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80088ea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d25d      	bcs.n	80089ac <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80088f0:	2300      	movs	r3, #0
 80088f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088f4:	e009      	b.n	800890a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008900:	2200      	movs	r2, #0
 8008902:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008906:	3301      	adds	r3, #1
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800890a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800890c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890e:	429a      	cmp	r2, r3
 8008910:	d3f1      	bcc.n	80088f6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008912:	e002      	b.n	800891a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008914:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008916:	3301      	adds	r3, #1
 8008918:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800891a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800891e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008920:	4413      	add	r3, r2
 8008922:	4618      	mov	r0, r3
 8008924:	f7ff fdb0 	bl	8008488 <is_aperture>
 8008928:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800892a:	2b00      	cmp	r3, #0
 800892c:	d103      	bne.n	8008936 <VL53L0X_perform_ref_spad_management+0x1f2>
 800892e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008932:	429a      	cmp	r2, r3
 8008934:	d3ee      	bcc.n	8008914 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008936:	2301      	movs	r3, #1
 8008938:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800893a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800893c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800894a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800894e:	f107 0218 	add.w	r2, r7, #24
 8008952:	9204      	str	r2, [sp, #16]
 8008954:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008956:	9203      	str	r2, [sp, #12]
 8008958:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800895a:	9202      	str	r2, [sp, #8]
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	4623      	mov	r3, r4
 8008964:	4602      	mov	r2, r0
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f7ff fe06 	bl	8008578 <enable_ref_spads>
 800896c:	4603      	mov	r3, r0
 800896e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008972:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008976:	2b00      	cmp	r3, #0
 8008978:	d11b      	bne.n	80089b2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800897e:	f107 0312 	add.w	r3, r7, #18
 8008982:	4619      	mov	r1, r3
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f7ff fe73 	bl	8008670 <perform_ref_signal_measurement>
 800898a:	4603      	mov	r3, r0
 800898c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8008990:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10c      	bne.n	80089b2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8008998:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800899a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800899c:	429a      	cmp	r2, r3
 800899e:	d208      	bcs.n	80089b2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80089a0:	2301      	movs	r3, #1
 80089a2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 80089a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80089aa:	e002      	b.n	80089b2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80089ac:	2300      	movs	r3, #0
 80089ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089b0:	e000      	b.n	80089b4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80089b2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80089b4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f040 80af 	bne.w	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 80089be:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 80089c0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80089c2:	429a      	cmp	r2, r3
 80089c4:	f240 80aa 	bls.w	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 80089c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089ca:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 80089ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 80089d8:	f107 031c 	add.w	r3, r7, #28
 80089dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089de:	4618      	mov	r0, r3
 80089e0:	f003 fdce 	bl	800c580 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80089e4:	8a7b      	ldrh	r3, [r7, #18]
 80089e6:	461a      	mov	r2, r3
 80089e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80089ea:	1ad3      	subs	r3, r2, r3
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	bfb8      	it	lt
 80089f0:	425b      	neglt	r3, r3
 80089f2:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 80089f4:	2300      	movs	r3, #0
 80089f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 80089fa:	e086      	b.n	8008b0a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8008a02:	f107 0314 	add.w	r3, r7, #20
 8008a06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008a08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a0a:	f7ff fcdf 	bl	80083cc <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a14:	d103      	bne.n	8008a1e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008a16:	23ce      	movs	r3, #206	@ 0xce
 8008a18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8008a1c:	e07e      	b.n	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008a1e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008a22:	697a      	ldr	r2, [r7, #20]
 8008a24:	4413      	add	r3, r2
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7ff fd2e 	bl	8008488 <is_aperture>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	461a      	mov	r2, r3
 8008a30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d003      	beq.n	8008a3e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008a36:	2301      	movs	r3, #1
 8008a38:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8008a3c:	e06e      	b.n	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a40:	3301      	adds	r3, #1
 8008a42:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8008a4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7ff fd32 	bl	80084bc <enable_spad_bit>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008a5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10c      	bne.n	8008a80 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8008a66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a68:	3301      	adds	r3, #1
 8008a6a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8008a72:	4619      	mov	r1, r3
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f7ff fd59 	bl	800852c <set_ref_spad_map>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8008a80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d146      	bne.n	8008b16 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8008a88:	f107 0312 	add.w	r3, r7, #18
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f7ff fdee 	bl	8008670 <perform_ref_signal_measurement>
 8008a94:	4603      	mov	r3, r0
 8008a96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8008a9a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d13b      	bne.n	8008b1a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008aa2:	8a7b      	ldrh	r3, [r7, #18]
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	bfb8      	it	lt
 8008aae:	425b      	neglt	r3, r3
 8008ab0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008ab2:	8a7b      	ldrh	r3, [r7, #18]
 8008ab4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d21c      	bcs.n	8008af4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d914      	bls.n	8008aec <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008ac2:	f107 031c 	add.w	r3, r7, #28
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f7ff fd2f 	bl	800852c <set_ref_spad_map>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8008ada:	f107 011c 	add.w	r1, r7, #28
 8008ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f003 fd4d 	bl	800c580 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8008aec:	2301      	movs	r3, #1
 8008aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008af2:	e00a      	b.n	8008b0a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af6:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8008afe:	f107 031c 	add.w	r3, r7, #28
 8008b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b04:	4618      	mov	r0, r3
 8008b06:	f003 fd3b 	bl	800c580 <memcpy>
		while (!complete) {
 8008b0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f43f af74 	beq.w	80089fc <VL53L0X_perform_ref_spad_management+0x2b8>
 8008b14:	e002      	b.n	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008b16:	bf00      	nop
 8008b18:	e000      	b.n	8008b1c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008b1a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008b1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d115      	bne.n	8008b50 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008b28:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8008b30:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	b2da      	uxtb	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	781a      	ldrb	r2, [r3, #0]
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008b50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	375c      	adds	r7, #92	@ 0x5c
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd90      	pop	{r4, r7, pc}

08008b5c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008b5c:	b590      	push	{r4, r7, lr}
 8008b5e:	b093      	sub	sp, #76	@ 0x4c
 8008b60:	af06      	add	r7, sp, #24
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	4613      	mov	r3, r2
 8008b68:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8008b70:	2300      	movs	r3, #0
 8008b72:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8008b74:	23b4      	movs	r3, #180	@ 0xb4
 8008b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8008b7a:	2306      	movs	r3, #6
 8008b7c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008b7e:	232c      	movs	r3, #44	@ 0x2c
 8008b80:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008b82:	2201      	movs	r2, #1
 8008b84:	21ff      	movs	r1, #255	@ 0xff
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f7f9 ff20 	bl	80029cc <VL53L0X_WrByte>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008b92:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d107      	bne.n	8008baa <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	214f      	movs	r1, #79	@ 0x4f
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f7f9 ff14 	bl	80029cc <VL53L0X_WrByte>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008baa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d107      	bne.n	8008bc2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008bb2:	222c      	movs	r2, #44	@ 0x2c
 8008bb4:	214e      	movs	r1, #78	@ 0x4e
 8008bb6:	68f8      	ldr	r0, [r7, #12]
 8008bb8:	f7f9 ff08 	bl	80029cc <VL53L0X_WrByte>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008bc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d107      	bne.n	8008bda <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008bca:	2200      	movs	r2, #0
 8008bcc:	21ff      	movs	r1, #255	@ 0xff
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f7f9 fefc 	bl	80029cc <VL53L0X_WrByte>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008bda:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d109      	bne.n	8008bf6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008be2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008be6:	461a      	mov	r2, r3
 8008be8:	21b6      	movs	r1, #182	@ 0xb6
 8008bea:	68f8      	ldr	r0, [r7, #12]
 8008bec:	f7f9 feee 	bl	80029cc <VL53L0X_WrByte>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bfa:	e009      	b.n	8008c10 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c00:	4413      	add	r3, r2
 8008c02:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008c06:	2200      	movs	r2, #0
 8008c08:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d3f1      	bcc.n	8008bfc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d011      	beq.n	8008c42 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008c1e:	e002      	b.n	8008c26 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c22:	3301      	adds	r3, #1
 8008c24:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008c26:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2c:	4413      	add	r3, r2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7ff fc2a 	bl	8008488 <is_aperture>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d103      	bne.n	8008c42 <VL53L0X_set_reference_spads+0xe6>
 8008c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d3ee      	bcc.n	8008c20 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8008c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008c52:	79f9      	ldrb	r1, [r7, #7]
 8008c54:	f107 0214 	add.w	r2, r7, #20
 8008c58:	9204      	str	r2, [sp, #16]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	9203      	str	r2, [sp, #12]
 8008c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c60:	9202      	str	r2, [sp, #8]
 8008c62:	9301      	str	r3, [sp, #4]
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	4623      	mov	r3, r4
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	68f8      	ldr	r0, [r7, #12]
 8008c6e:	f7ff fc83 	bl	8008578 <enable_ref_spads>
 8008c72:	4603      	mov	r3, r0
 8008c74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8008c78:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10c      	bne.n	8008c9a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	79fa      	ldrb	r2, [r7, #7]
 8008c96:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8008c9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3734      	adds	r7, #52	@ 0x34
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd90      	pop	{r4, r7, pc}

08008ca6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b084      	sub	sp, #16
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	460b      	mov	r3, r1
 8008cb0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10a      	bne.n	8008cd4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	f043 0301 	orr.w	r3, r3, #1
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	2100      	movs	r1, #0
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7f9 fe7e 	bl	80029cc <VL53L0X_WrByte>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8008cd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d104      	bne.n	8008ce6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f9bf 	bl	8009060 <VL53L0X_measurement_poll_for_completion>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d105      	bne.n	8008cfa <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008cee:	2100      	movs	r1, #0
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f7ff fab5 	bl	8008260 <VL53L0X_ClearInterruptMask>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d106      	bne.n	8008d10 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8008d02:	2200      	movs	r2, #0
 8008d04:	2100      	movs	r1, #0
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f7f9 fe60 	bl	80029cc <VL53L0X_WrByte>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8008d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	4608      	mov	r0, r1
 8008d26:	4611      	mov	r1, r2
 8008d28:	461a      	mov	r2, r3
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	70fb      	strb	r3, [r7, #3]
 8008d2e:	460b      	mov	r3, r1
 8008d30:	70bb      	strb	r3, [r7, #2]
 8008d32:	4613      	mov	r3, r2
 8008d34:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d36:	2300      	movs	r3, #0
 8008d38:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008d3e:	2201      	movs	r2, #1
 8008d40:	21ff      	movs	r1, #255	@ 0xff
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7f9 fe42 	bl	80029cc <VL53L0X_WrByte>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008d52:	2200      	movs	r2, #0
 8008d54:	2100      	movs	r1, #0
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f7f9 fe38 	bl	80029cc <VL53L0X_WrByte>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	461a      	mov	r2, r3
 8008d60:	7bfb      	ldrb	r3, [r7, #15]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008d66:	2200      	movs	r2, #0
 8008d68:	21ff      	movs	r1, #255	@ 0xff
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7f9 fe2e 	bl	80029cc <VL53L0X_WrByte>
 8008d70:	4603      	mov	r3, r0
 8008d72:	461a      	mov	r2, r3
 8008d74:	7bfb      	ldrb	r3, [r7, #15]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8008d7a:	78fb      	ldrb	r3, [r7, #3]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d01e      	beq.n	8008dbe <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8008d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d009      	beq.n	8008d9c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8008d88:	69ba      	ldr	r2, [r7, #24]
 8008d8a:	21cb      	movs	r1, #203	@ 0xcb
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f7f9 fe30 	bl	80029f2 <VL53L0X_RdByte>
 8008d92:	4603      	mov	r3, r0
 8008d94:	461a      	mov	r2, r3
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8008d9c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d02a      	beq.n	8008dfa <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8008da4:	f107 030e 	add.w	r3, r7, #14
 8008da8:	461a      	mov	r2, r3
 8008daa:	21ee      	movs	r1, #238	@ 0xee
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f7f9 fe20 	bl	80029f2 <VL53L0X_RdByte>
 8008db2:	4603      	mov	r3, r0
 8008db4:	461a      	mov	r2, r3
 8008db6:	7bfb      	ldrb	r3, [r7, #15]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	73fb      	strb	r3, [r7, #15]
 8008dbc:	e01d      	b.n	8008dfa <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8008dbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00a      	beq.n	8008ddc <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8008dc6:	78bb      	ldrb	r3, [r7, #2]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	21cb      	movs	r1, #203	@ 0xcb
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7f9 fdfd 	bl	80029cc <VL53L0X_WrByte>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	7bfb      	ldrb	r3, [r7, #15]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8008ddc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00a      	beq.n	8008dfa <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8008de4:	787b      	ldrb	r3, [r7, #1]
 8008de6:	2280      	movs	r2, #128	@ 0x80
 8008de8:	21ee      	movs	r1, #238	@ 0xee
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f7f9 fe7e 	bl	8002aec <VL53L0X_UpdateByte>
 8008df0:	4603      	mov	r3, r0
 8008df2:	461a      	mov	r2, r3
 8008df4:	7bfb      	ldrb	r3, [r7, #15]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	21ff      	movs	r1, #255	@ 0xff
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f7f9 fde4 	bl	80029cc <VL53L0X_WrByte>
 8008e04:	4603      	mov	r3, r0
 8008e06:	461a      	mov	r2, r3
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008e0e:	2201      	movs	r2, #1
 8008e10:	2100      	movs	r1, #0
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7f9 fdda 	bl	80029cc <VL53L0X_WrByte>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	7bfb      	ldrb	r3, [r7, #15]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008e22:	2200      	movs	r2, #0
 8008e24:	21ff      	movs	r1, #255	@ 0xff
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7f9 fdd0 	bl	80029cc <VL53L0X_WrByte>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	461a      	mov	r2, r3
 8008e30:	7bfb      	ldrb	r3, [r7, #15]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8008e36:	7bbb      	ldrb	r3, [r7, #14]
 8008e38:	f023 0310 	bic.w	r3, r3, #16
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	701a      	strb	r2, [r3, #0]

	return Status;
 8008e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b08a      	sub	sp, #40	@ 0x28
 8008e52:	af04      	add	r7, sp, #16
 8008e54:	60f8      	str	r0, [r7, #12]
 8008e56:	60b9      	str	r1, [r7, #8]
 8008e58:	4611      	mov	r1, r2
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	71fb      	strb	r3, [r7, #7]
 8008e60:	4613      	mov	r3, r2
 8008e62:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e64:	2300      	movs	r3, #0
 8008e66:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8008e70:	2300      	movs	r3, #0
 8008e72:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008e78:	79bb      	ldrb	r3, [r7, #6]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8008e84:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8008e86:	2201      	movs	r2, #1
 8008e88:	2101      	movs	r1, #1
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f7f9 fd9e 	bl	80029cc <VL53L0X_WrByte>
 8008e90:	4603      	mov	r3, r0
 8008e92:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8008e94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d105      	bne.n	8008ea8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8008e9c:	2140      	movs	r1, #64	@ 0x40
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f7ff ff01 	bl	8008ca6 <VL53L0X_perform_single_ref_calibration>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8008ea8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d115      	bne.n	8008edc <VL53L0X_perform_vhv_calibration+0x8e>
 8008eb0:	79fb      	ldrb	r3, [r7, #7]
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d112      	bne.n	8008edc <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8008eb6:	7d39      	ldrb	r1, [r7, #20]
 8008eb8:	7d7a      	ldrb	r2, [r7, #21]
 8008eba:	2300      	movs	r3, #0
 8008ebc:	9303      	str	r3, [sp, #12]
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	9302      	str	r3, [sp, #8]
 8008ec2:	f107 0313 	add.w	r3, r7, #19
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	2101      	movs	r1, #1
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f7ff ff23 	bl	8008d1c <VL53L0X_ref_calibration_io>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	75fb      	strb	r3, [r7, #23]
 8008eda:	e002      	b.n	8008ee2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008ee2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d112      	bne.n	8008f10 <VL53L0X_perform_vhv_calibration+0xc2>
 8008eea:	79bb      	ldrb	r3, [r7, #6]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00f      	beq.n	8008f10 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008ef0:	7dbb      	ldrb	r3, [r7, #22]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	2101      	movs	r1, #1
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7f9 fd68 	bl	80029cc <VL53L0X_WrByte>
 8008efc:	4603      	mov	r3, r0
 8008efe:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008f00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d103      	bne.n	8008f10 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	7dba      	ldrb	r2, [r7, #22]
 8008f0c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8008f10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3718      	adds	r7, #24
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b08a      	sub	sp, #40	@ 0x28
 8008f20:	af04      	add	r7, sp, #16
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	4611      	mov	r1, r2
 8008f28:	461a      	mov	r2, r3
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	71fb      	strb	r3, [r7, #7]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008f36:	2300      	movs	r3, #0
 8008f38:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008f42:	79bb      	ldrb	r3, [r7, #6]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d003      	beq.n	8008f50 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8008f4e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8008f50:	2202      	movs	r2, #2
 8008f52:	2101      	movs	r1, #1
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f7f9 fd39 	bl	80029cc <VL53L0X_WrByte>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8008f5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d105      	bne.n	8008f72 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8008f66:	2100      	movs	r1, #0
 8008f68:	68f8      	ldr	r0, [r7, #12]
 8008f6a:	f7ff fe9c 	bl	8008ca6 <VL53L0X_perform_single_ref_calibration>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8008f72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d115      	bne.n	8008fa6 <VL53L0X_perform_phase_calibration+0x8a>
 8008f7a:	79fb      	ldrb	r3, [r7, #7]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d112      	bne.n	8008fa6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8008f80:	7d39      	ldrb	r1, [r7, #20]
 8008f82:	7d7a      	ldrb	r2, [r7, #21]
 8008f84:	2301      	movs	r3, #1
 8008f86:	9303      	str	r3, [sp, #12]
 8008f88:	2300      	movs	r3, #0
 8008f8a:	9302      	str	r3, [sp, #8]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	9301      	str	r3, [sp, #4]
 8008f90:	f107 0313 	add.w	r3, r7, #19
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	460b      	mov	r3, r1
 8008f98:	2101      	movs	r1, #1
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f7ff febe 	bl	8008d1c <VL53L0X_ref_calibration_io>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	75fb      	strb	r3, [r7, #23]
 8008fa4:	e002      	b.n	8008fac <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008fac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d112      	bne.n	8008fda <VL53L0X_perform_phase_calibration+0xbe>
 8008fb4:	79bb      	ldrb	r3, [r7, #6]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00f      	beq.n	8008fda <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008fba:	7dbb      	ldrb	r3, [r7, #22]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f7f9 fd03 	bl	80029cc <VL53L0X_WrByte>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d103      	bne.n	8008fda <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	7dba      	ldrb	r2, [r7, #22]
 8008fd6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8008fda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b086      	sub	sp, #24
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	60f8      	str	r0, [r7, #12]
 8008fee:	60b9      	str	r1, [r7, #8]
 8008ff0:	607a      	str	r2, [r7, #4]
 8008ff2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8009002:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8009004:	78fa      	ldrb	r2, [r7, #3]
 8009006:	2300      	movs	r3, #0
 8009008:	68b9      	ldr	r1, [r7, #8]
 800900a:	68f8      	ldr	r0, [r7, #12]
 800900c:	f7ff ff1f 	bl	8008e4e <VL53L0X_perform_vhv_calibration>
 8009010:	4603      	mov	r3, r0
 8009012:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009014:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d107      	bne.n	800902c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800901c:	78fa      	ldrb	r2, [r7, #3]
 800901e:	2300      	movs	r3, #0
 8009020:	6879      	ldr	r1, [r7, #4]
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f7ff ff7a 	bl	8008f1c <VL53L0X_perform_phase_calibration>
 8009028:	4603      	mov	r3, r0
 800902a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800902c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10f      	bne.n	8009054 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009034:	7dbb      	ldrb	r3, [r7, #22]
 8009036:	461a      	mov	r2, r3
 8009038:	2101      	movs	r1, #1
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f7f9 fcc6 	bl	80029cc <VL53L0X_WrByte>
 8009040:	4603      	mov	r3, r0
 8009042:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009044:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d103      	bne.n	8009054 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	7dba      	ldrb	r2, [r7, #22]
 8009050:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009054:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3718      	adds	r7, #24
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009068:	2300      	movs	r3, #0
 800906a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800906c:	2300      	movs	r3, #0
 800906e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8009070:	2300      	movs	r3, #0
 8009072:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009074:	f107 030f 	add.w	r3, r7, #15
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fe fe0e 	bl	8007c9c <VL53L0X_GetMeasurementDataReady>
 8009080:	4603      	mov	r3, r0
 8009082:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009084:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d110      	bne.n	80090ae <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800908c:	7bfb      	ldrb	r3, [r7, #15]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d00f      	beq.n	80090b2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	3301      	adds	r3, #1
 8009096:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800909e:	d302      	bcc.n	80090a6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80090a0:	23f9      	movs	r3, #249	@ 0xf9
 80090a2:	75fb      	strb	r3, [r7, #23]
			break;
 80090a4:	e006      	b.n	80090b4 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f7f9 fd14 	bl	8002ad4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80090ac:	e7e2      	b.n	8009074 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80090ae:	bf00      	nop
 80090b0:	e000      	b.n	80090b4 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80090b2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80090b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3718      	adds	r7, #24
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b085      	sub	sp, #20
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	4603      	mov	r3, r0
 80090c8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80090ca:	2300      	movs	r3, #0
 80090cc:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80090ce:	79fb      	ldrb	r3, [r7, #7]
 80090d0:	3301      	adds	r3, #1
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	005b      	lsls	r3, r3, #1
 80090d6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3714      	adds	r7, #20
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr

080090e6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80090e6:	b480      	push	{r7}
 80090e8:	b085      	sub	sp, #20
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	4603      	mov	r3, r0
 80090ee:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80090f0:	2300      	movs	r3, #0
 80090f2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80090f4:	79fb      	ldrb	r3, [r7, #7]
 80090f6:	085b      	lsrs	r3, r3, #1
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	3b01      	subs	r3, #1
 80090fc:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80090fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009100:	4618      	mov	r0, r3
 8009102:	3714      	adds	r7, #20
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800910c:	b480      	push	{r7}
 800910e:	b085      	sub	sp, #20
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009114:	2300      	movs	r3, #0
 8009116:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009118:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800911c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800911e:	e002      	b.n	8009126 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	089b      	lsrs	r3, r3, #2
 8009124:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009126:	68ba      	ldr	r2, [r7, #8]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	429a      	cmp	r2, r3
 800912c:	d8f8      	bhi.n	8009120 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800912e:	e017      	b.n	8009160 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009130:	68fa      	ldr	r2, [r7, #12]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	4413      	add	r3, r2
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	429a      	cmp	r2, r3
 800913a:	d30b      	bcc.n	8009154 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	4413      	add	r3, r2
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	1ad3      	subs	r3, r2, r3
 8009146:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	085b      	lsrs	r3, r3, #1
 800914c:	68ba      	ldr	r2, [r7, #8]
 800914e:	4413      	add	r3, r2
 8009150:	60fb      	str	r3, [r7, #12]
 8009152:	e002      	b.n	800915a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	085b      	lsrs	r3, r3, #1
 8009158:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	089b      	lsrs	r3, r3, #2
 800915e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d1e4      	bne.n	8009130 <VL53L0X_isqrt+0x24>
	}

	return res;
 8009166:	68fb      	ldr	r3, [r7, #12]
}
 8009168:	4618      	mov	r0, r3
 800916a:	3714      	adds	r7, #20
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b086      	sub	sp, #24
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800917c:	2300      	movs	r3, #0
 800917e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8009180:	2200      	movs	r2, #0
 8009182:	2183      	movs	r1, #131	@ 0x83
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f7f9 fc21 	bl	80029cc <VL53L0X_WrByte>
 800918a:	4603      	mov	r3, r0
 800918c:	461a      	mov	r2, r3
 800918e:	7dfb      	ldrb	r3, [r7, #23]
 8009190:	4313      	orrs	r3, r2
 8009192:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009194:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d11e      	bne.n	80091da <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800919c:	2300      	movs	r3, #0
 800919e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80091a0:	f107 030f 	add.w	r3, r7, #15
 80091a4:	461a      	mov	r2, r3
 80091a6:	2183      	movs	r1, #131	@ 0x83
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f7f9 fc22 	bl	80029f2 <VL53L0X_RdByte>
 80091ae:	4603      	mov	r3, r0
 80091b0:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80091b2:	7bfb      	ldrb	r3, [r7, #15]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d10a      	bne.n	80091ce <VL53L0X_device_read_strobe+0x5a>
 80091b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d106      	bne.n	80091ce <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	3301      	adds	r3, #1
 80091c4:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80091cc:	d3e8      	bcc.n	80091a0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80091d4:	d301      	bcc.n	80091da <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80091d6:	23f9      	movs	r3, #249	@ 0xf9
 80091d8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80091da:	2201      	movs	r2, #1
 80091dc:	2183      	movs	r1, #131	@ 0x83
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f7f9 fbf4 	bl	80029cc <VL53L0X_WrByte>
 80091e4:	4603      	mov	r3, r0
 80091e6:	461a      	mov	r2, r3
 80091e8:	7dfb      	ldrb	r3, [r7, #23]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80091ee:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3718      	adds	r7, #24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b098      	sub	sp, #96	@ 0x60
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	460b      	mov	r3, r1
 8009204:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009206:	2300      	movs	r3, #0
 8009208:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800920c:	2300      	movs	r3, #0
 800920e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8009218:	2300      	movs	r3, #0
 800921a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800921c:	2300      	movs	r3, #0
 800921e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009220:	2300      	movs	r3, #0
 8009222:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800922a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800922e:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009230:	2300      	movs	r3, #0
 8009232:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009234:	2300      	movs	r3, #0
 8009236:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8009242:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8009246:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800924a:	2b07      	cmp	r3, #7
 800924c:	f000 8408 	beq.w	8009a60 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009250:	2201      	movs	r2, #1
 8009252:	2180      	movs	r1, #128	@ 0x80
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f7f9 fbb9 	bl	80029cc <VL53L0X_WrByte>
 800925a:	4603      	mov	r3, r0
 800925c:	461a      	mov	r2, r3
 800925e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009262:	4313      	orrs	r3, r2
 8009264:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009268:	2201      	movs	r2, #1
 800926a:	21ff      	movs	r1, #255	@ 0xff
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f7f9 fbad 	bl	80029cc <VL53L0X_WrByte>
 8009272:	4603      	mov	r3, r0
 8009274:	461a      	mov	r2, r3
 8009276:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800927a:	4313      	orrs	r3, r2
 800927c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009280:	2200      	movs	r2, #0
 8009282:	2100      	movs	r1, #0
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f7f9 fba1 	bl	80029cc <VL53L0X_WrByte>
 800928a:	4603      	mov	r3, r0
 800928c:	461a      	mov	r2, r3
 800928e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009292:	4313      	orrs	r3, r2
 8009294:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009298:	2206      	movs	r2, #6
 800929a:	21ff      	movs	r1, #255	@ 0xff
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f7f9 fb95 	bl	80029cc <VL53L0X_WrByte>
 80092a2:	4603      	mov	r3, r0
 80092a4:	461a      	mov	r2, r3
 80092a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092aa:	4313      	orrs	r3, r2
 80092ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80092b0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80092b4:	461a      	mov	r2, r3
 80092b6:	2183      	movs	r1, #131	@ 0x83
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f7f9 fb9a 	bl	80029f2 <VL53L0X_RdByte>
 80092be:	4603      	mov	r3, r0
 80092c0:	461a      	mov	r2, r3
 80092c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092c6:	4313      	orrs	r3, r2
 80092c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80092cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80092d0:	f043 0304 	orr.w	r3, r3, #4
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	461a      	mov	r2, r3
 80092d8:	2183      	movs	r1, #131	@ 0x83
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f7f9 fb76 	bl	80029cc <VL53L0X_WrByte>
 80092e0:	4603      	mov	r3, r0
 80092e2:	461a      	mov	r2, r3
 80092e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092e8:	4313      	orrs	r3, r2
 80092ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80092ee:	2207      	movs	r2, #7
 80092f0:	21ff      	movs	r1, #255	@ 0xff
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f7f9 fb6a 	bl	80029cc <VL53L0X_WrByte>
 80092f8:	4603      	mov	r3, r0
 80092fa:	461a      	mov	r2, r3
 80092fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009300:	4313      	orrs	r3, r2
 8009302:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009306:	2201      	movs	r2, #1
 8009308:	2181      	movs	r1, #129	@ 0x81
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f7f9 fb5e 	bl	80029cc <VL53L0X_WrByte>
 8009310:	4603      	mov	r3, r0
 8009312:	461a      	mov	r2, r3
 8009314:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009318:	4313      	orrs	r3, r2
 800931a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f7f9 fbd8 	bl	8002ad4 <VL53L0X_PollingDelay>
 8009324:	4603      	mov	r3, r0
 8009326:	461a      	mov	r2, r3
 8009328:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800932c:	4313      	orrs	r3, r2
 800932e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009332:	2201      	movs	r2, #1
 8009334:	2180      	movs	r1, #128	@ 0x80
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f7f9 fb48 	bl	80029cc <VL53L0X_WrByte>
 800933c:	4603      	mov	r3, r0
 800933e:	461a      	mov	r2, r3
 8009340:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009344:	4313      	orrs	r3, r2
 8009346:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800934a:	78fb      	ldrb	r3, [r7, #3]
 800934c:	f003 0301 	and.w	r3, r3, #1
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 8098 	beq.w	8009486 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009356:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800935a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800935e:	2b00      	cmp	r3, #0
 8009360:	f040 8091 	bne.w	8009486 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8009364:	226b      	movs	r2, #107	@ 0x6b
 8009366:	2194      	movs	r1, #148	@ 0x94
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f7f9 fb2f 	bl	80029cc <VL53L0X_WrByte>
 800936e:	4603      	mov	r3, r0
 8009370:	461a      	mov	r2, r3
 8009372:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009376:	4313      	orrs	r3, r2
 8009378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fef9 	bl	8009174 <VL53L0X_device_read_strobe>
 8009382:	4603      	mov	r3, r0
 8009384:	461a      	mov	r2, r3
 8009386:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800938a:	4313      	orrs	r3, r2
 800938c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009390:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009394:	461a      	mov	r2, r3
 8009396:	2190      	movs	r1, #144	@ 0x90
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f7f9 fb79 	bl	8002a90 <VL53L0X_RdDWord>
 800939e:	4603      	mov	r3, r0
 80093a0:	461a      	mov	r2, r3
 80093a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093a6:	4313      	orrs	r3, r2
 80093a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80093ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ae:	0a1b      	lsrs	r3, r3, #8
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093b6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80093ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093bc:	0bdb      	lsrs	r3, r3, #15
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	f003 0301 	and.w	r3, r3, #1
 80093c4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80093c8:	2224      	movs	r2, #36	@ 0x24
 80093ca:	2194      	movs	r1, #148	@ 0x94
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f7f9 fafd 	bl	80029cc <VL53L0X_WrByte>
 80093d2:	4603      	mov	r3, r0
 80093d4:	461a      	mov	r2, r3
 80093d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093da:	4313      	orrs	r3, r2
 80093dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f7ff fec7 	bl	8009174 <VL53L0X_device_read_strobe>
 80093e6:	4603      	mov	r3, r0
 80093e8:	461a      	mov	r2, r3
 80093ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093ee:	4313      	orrs	r3, r2
 80093f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80093f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80093f8:	461a      	mov	r2, r3
 80093fa:	2190      	movs	r1, #144	@ 0x90
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f7f9 fb47 	bl	8002a90 <VL53L0X_RdDWord>
 8009402:	4603      	mov	r3, r0
 8009404:	461a      	mov	r2, r3
 8009406:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800940a:	4313      	orrs	r3, r2
 800940c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009412:	0e1b      	lsrs	r3, r3, #24
 8009414:	b2db      	uxtb	r3, r3
 8009416:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941a:	0c1b      	lsrs	r3, r3, #16
 800941c:	b2db      	uxtb	r3, r3
 800941e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009422:	0a1b      	lsrs	r3, r3, #8
 8009424:	b2db      	uxtb	r3, r3
 8009426:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800942a:	b2db      	uxtb	r3, r3
 800942c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800942e:	2225      	movs	r2, #37	@ 0x25
 8009430:	2194      	movs	r1, #148	@ 0x94
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7f9 faca 	bl	80029cc <VL53L0X_WrByte>
 8009438:	4603      	mov	r3, r0
 800943a:	461a      	mov	r2, r3
 800943c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009440:	4313      	orrs	r3, r2
 8009442:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff fe94 	bl	8009174 <VL53L0X_device_read_strobe>
 800944c:	4603      	mov	r3, r0
 800944e:	461a      	mov	r2, r3
 8009450:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009454:	4313      	orrs	r3, r2
 8009456:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800945a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800945e:	461a      	mov	r2, r3
 8009460:	2190      	movs	r1, #144	@ 0x90
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7f9 fb14 	bl	8002a90 <VL53L0X_RdDWord>
 8009468:	4603      	mov	r3, r0
 800946a:	461a      	mov	r2, r3
 800946c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009470:	4313      	orrs	r3, r2
 8009472:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8009476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009478:	0e1b      	lsrs	r3, r3, #24
 800947a:	b2db      	uxtb	r3, r3
 800947c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800947e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009480:	0c1b      	lsrs	r3, r3, #16
 8009482:	b2db      	uxtb	r3, r3
 8009484:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8009486:	78fb      	ldrb	r3, [r7, #3]
 8009488:	f003 0302 	and.w	r3, r3, #2
 800948c:	2b00      	cmp	r3, #0
 800948e:	f000 8189 	beq.w	80097a4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009492:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009496:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800949a:	2b00      	cmp	r3, #0
 800949c:	f040 8182 	bne.w	80097a4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80094a0:	2202      	movs	r2, #2
 80094a2:	2194      	movs	r1, #148	@ 0x94
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f7f9 fa91 	bl	80029cc <VL53L0X_WrByte>
 80094aa:	4603      	mov	r3, r0
 80094ac:	461a      	mov	r2, r3
 80094ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80094b2:	4313      	orrs	r3, r2
 80094b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f7ff fe5b 	bl	8009174 <VL53L0X_device_read_strobe>
 80094be:	4603      	mov	r3, r0
 80094c0:	461a      	mov	r2, r3
 80094c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80094c6:	4313      	orrs	r3, r2
 80094c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80094cc:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80094d0:	461a      	mov	r2, r3
 80094d2:	2190      	movs	r1, #144	@ 0x90
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f7f9 fa8c 	bl	80029f2 <VL53L0X_RdByte>
 80094da:	4603      	mov	r3, r0
 80094dc:	461a      	mov	r2, r3
 80094de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80094e2:	4313      	orrs	r3, r2
 80094e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80094e8:	227b      	movs	r2, #123	@ 0x7b
 80094ea:	2194      	movs	r1, #148	@ 0x94
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f7f9 fa6d 	bl	80029cc <VL53L0X_WrByte>
 80094f2:	4603      	mov	r3, r0
 80094f4:	461a      	mov	r2, r3
 80094f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80094fa:	4313      	orrs	r3, r2
 80094fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7ff fe37 	bl	8009174 <VL53L0X_device_read_strobe>
 8009506:	4603      	mov	r3, r0
 8009508:	461a      	mov	r2, r3
 800950a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800950e:	4313      	orrs	r3, r2
 8009510:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8009514:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8009518:	461a      	mov	r2, r3
 800951a:	2190      	movs	r1, #144	@ 0x90
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7f9 fa68 	bl	80029f2 <VL53L0X_RdByte>
 8009522:	4603      	mov	r3, r0
 8009524:	461a      	mov	r2, r3
 8009526:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800952a:	4313      	orrs	r3, r2
 800952c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8009530:	2277      	movs	r2, #119	@ 0x77
 8009532:	2194      	movs	r1, #148	@ 0x94
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f7f9 fa49 	bl	80029cc <VL53L0X_WrByte>
 800953a:	4603      	mov	r3, r0
 800953c:	461a      	mov	r2, r3
 800953e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009542:	4313      	orrs	r3, r2
 8009544:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f7ff fe13 	bl	8009174 <VL53L0X_device_read_strobe>
 800954e:	4603      	mov	r3, r0
 8009550:	461a      	mov	r2, r3
 8009552:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009556:	4313      	orrs	r3, r2
 8009558:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800955c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009560:	461a      	mov	r2, r3
 8009562:	2190      	movs	r1, #144	@ 0x90
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7f9 fa93 	bl	8002a90 <VL53L0X_RdDWord>
 800956a:	4603      	mov	r3, r0
 800956c:	461a      	mov	r2, r3
 800956e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009572:	4313      	orrs	r3, r2
 8009574:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8009578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800957a:	0e5b      	lsrs	r3, r3, #25
 800957c:	b2db      	uxtb	r3, r3
 800957e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009582:	b2db      	uxtb	r3, r3
 8009584:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8009586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009588:	0c9b      	lsrs	r3, r3, #18
 800958a:	b2db      	uxtb	r3, r3
 800958c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009590:	b2db      	uxtb	r3, r3
 8009592:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8009594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009596:	0adb      	lsrs	r3, r3, #11
 8009598:	b2db      	uxtb	r3, r3
 800959a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80095a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a4:	091b      	lsrs	r3, r3, #4
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80095b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	00db      	lsls	r3, r3, #3
 80095b6:	b2db      	uxtb	r3, r3
 80095b8:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80095c2:	2278      	movs	r2, #120	@ 0x78
 80095c4:	2194      	movs	r1, #148	@ 0x94
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7f9 fa00 	bl	80029cc <VL53L0X_WrByte>
 80095cc:	4603      	mov	r3, r0
 80095ce:	461a      	mov	r2, r3
 80095d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095d4:	4313      	orrs	r3, r2
 80095d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff fdca 	bl	8009174 <VL53L0X_device_read_strobe>
 80095e0:	4603      	mov	r3, r0
 80095e2:	461a      	mov	r2, r3
 80095e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095e8:	4313      	orrs	r3, r2
 80095ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80095ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80095f2:	461a      	mov	r2, r3
 80095f4:	2190      	movs	r1, #144	@ 0x90
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f7f9 fa4a 	bl	8002a90 <VL53L0X_RdDWord>
 80095fc:	4603      	mov	r3, r0
 80095fe:	461a      	mov	r2, r3
 8009600:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009604:	4313      	orrs	r3, r2
 8009606:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800960a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960c:	0f5b      	lsrs	r3, r3, #29
 800960e:	b2db      	uxtb	r3, r3
 8009610:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009614:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8009616:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800961a:	4413      	add	r3, r2
 800961c:	b2db      	uxtb	r3, r3
 800961e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8009620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009622:	0d9b      	lsrs	r3, r3, #22
 8009624:	b2db      	uxtb	r3, r3
 8009626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800962a:	b2db      	uxtb	r3, r3
 800962c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	0bdb      	lsrs	r3, r3, #15
 8009632:	b2db      	uxtb	r3, r3
 8009634:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009638:	b2db      	uxtb	r3, r3
 800963a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800963c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963e:	0a1b      	lsrs	r3, r3, #8
 8009640:	b2db      	uxtb	r3, r3
 8009642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009646:	b2db      	uxtb	r3, r3
 8009648:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	085b      	lsrs	r3, r3, #1
 800964e:	b2db      	uxtb	r3, r3
 8009650:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009654:	b2db      	uxtb	r3, r3
 8009656:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8009658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965a:	b2db      	uxtb	r3, r3
 800965c:	019b      	lsls	r3, r3, #6
 800965e:	b2db      	uxtb	r3, r3
 8009660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009664:	b2db      	uxtb	r3, r3
 8009666:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800966a:	2279      	movs	r2, #121	@ 0x79
 800966c:	2194      	movs	r1, #148	@ 0x94
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7f9 f9ac 	bl	80029cc <VL53L0X_WrByte>
 8009674:	4603      	mov	r3, r0
 8009676:	461a      	mov	r2, r3
 8009678:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800967c:	4313      	orrs	r3, r2
 800967e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f7ff fd76 	bl	8009174 <VL53L0X_device_read_strobe>
 8009688:	4603      	mov	r3, r0
 800968a:	461a      	mov	r2, r3
 800968c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009690:	4313      	orrs	r3, r2
 8009692:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009696:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800969a:	461a      	mov	r2, r3
 800969c:	2190      	movs	r1, #144	@ 0x90
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f7f9 f9f6 	bl	8002a90 <VL53L0X_RdDWord>
 80096a4:	4603      	mov	r3, r0
 80096a6:	461a      	mov	r2, r3
 80096a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096ac:	4313      	orrs	r3, r2
 80096ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80096b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b4:	0e9b      	lsrs	r3, r3, #26
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096bc:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80096be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80096c2:	4413      	add	r3, r2
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80096c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ca:	0cdb      	lsrs	r3, r3, #19
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80096d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d8:	0b1b      	lsrs	r3, r3, #12
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80096e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e6:	095b      	lsrs	r3, r3, #5
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8009704:	227a      	movs	r2, #122	@ 0x7a
 8009706:	2194      	movs	r1, #148	@ 0x94
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7f9 f95f 	bl	80029cc <VL53L0X_WrByte>
 800970e:	4603      	mov	r3, r0
 8009710:	461a      	mov	r2, r3
 8009712:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009716:	4313      	orrs	r3, r2
 8009718:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7ff fd29 	bl	8009174 <VL53L0X_device_read_strobe>
 8009722:	4603      	mov	r3, r0
 8009724:	461a      	mov	r2, r3
 8009726:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800972a:	4313      	orrs	r3, r2
 800972c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009730:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009734:	461a      	mov	r2, r3
 8009736:	2190      	movs	r1, #144	@ 0x90
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f7f9 f9a9 	bl	8002a90 <VL53L0X_RdDWord>
 800973e:	4603      	mov	r3, r0
 8009740:	461a      	mov	r2, r3
 8009742:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009746:	4313      	orrs	r3, r2
 8009748:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800974c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974e:	0f9b      	lsrs	r3, r3, #30
 8009750:	b2db      	uxtb	r3, r3
 8009752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009756:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8009758:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800975c:	4413      	add	r3, r2
 800975e:	b2db      	uxtb	r3, r3
 8009760:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8009762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009764:	0ddb      	lsrs	r3, r3, #23
 8009766:	b2db      	uxtb	r3, r3
 8009768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800976c:	b2db      	uxtb	r3, r3
 800976e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8009770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009772:	0c1b      	lsrs	r3, r3, #16
 8009774:	b2db      	uxtb	r3, r3
 8009776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800977a:	b2db      	uxtb	r3, r3
 800977c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800977e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009780:	0a5b      	lsrs	r3, r3, #9
 8009782:	b2db      	uxtb	r3, r3
 8009784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009788:	b2db      	uxtb	r3, r3
 800978a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800978e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009790:	089b      	lsrs	r3, r3, #2
 8009792:	b2db      	uxtb	r3, r3
 8009794:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009798:	b2db      	uxtb	r3, r3
 800979a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800979e:	2300      	movs	r3, #0
 80097a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 80097a4:	78fb      	ldrb	r3, [r7, #3]
 80097a6:	f003 0304 	and.w	r3, r3, #4
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f000 80f1 	beq.w	8009992 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80097b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80097b4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f040 80ea 	bne.w	8009992 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80097be:	227b      	movs	r2, #123	@ 0x7b
 80097c0:	2194      	movs	r1, #148	@ 0x94
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7f9 f902 	bl	80029cc <VL53L0X_WrByte>
 80097c8:	4603      	mov	r3, r0
 80097ca:	461a      	mov	r2, r3
 80097cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097d0:	4313      	orrs	r3, r2
 80097d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7ff fccc 	bl	8009174 <VL53L0X_device_read_strobe>
 80097dc:	4603      	mov	r3, r0
 80097de:	461a      	mov	r2, r3
 80097e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097e4:	4313      	orrs	r3, r2
 80097e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80097ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80097ee:	461a      	mov	r2, r3
 80097f0:	2190      	movs	r1, #144	@ 0x90
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f7f9 f94c 	bl	8002a90 <VL53L0X_RdDWord>
 80097f8:	4603      	mov	r3, r0
 80097fa:	461a      	mov	r2, r3
 80097fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009800:	4313      	orrs	r3, r2
 8009802:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009806:	227c      	movs	r2, #124	@ 0x7c
 8009808:	2194      	movs	r1, #148	@ 0x94
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f7f9 f8de 	bl	80029cc <VL53L0X_WrByte>
 8009810:	4603      	mov	r3, r0
 8009812:	461a      	mov	r2, r3
 8009814:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009818:	4313      	orrs	r3, r2
 800981a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7ff fca8 	bl	8009174 <VL53L0X_device_read_strobe>
 8009824:	4603      	mov	r3, r0
 8009826:	461a      	mov	r2, r3
 8009828:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800982c:	4313      	orrs	r3, r2
 800982e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009836:	461a      	mov	r2, r3
 8009838:	2190      	movs	r1, #144	@ 0x90
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f7f9 f928 	bl	8002a90 <VL53L0X_RdDWord>
 8009840:	4603      	mov	r3, r0
 8009842:	461a      	mov	r2, r3
 8009844:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009848:	4313      	orrs	r3, r2
 800984a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800984e:	2273      	movs	r2, #115	@ 0x73
 8009850:	2194      	movs	r1, #148	@ 0x94
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f7f9 f8ba 	bl	80029cc <VL53L0X_WrByte>
 8009858:	4603      	mov	r3, r0
 800985a:	461a      	mov	r2, r3
 800985c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009860:	4313      	orrs	r3, r2
 8009862:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7ff fc84 	bl	8009174 <VL53L0X_device_read_strobe>
 800986c:	4603      	mov	r3, r0
 800986e:	461a      	mov	r2, r3
 8009870:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009874:	4313      	orrs	r3, r2
 8009876:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800987a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800987e:	461a      	mov	r2, r3
 8009880:	2190      	movs	r1, #144	@ 0x90
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f7f9 f904 	bl	8002a90 <VL53L0X_RdDWord>
 8009888:	4603      	mov	r3, r0
 800988a:	461a      	mov	r2, r3
 800988c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009890:	4313      	orrs	r3, r2
 8009892:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8009896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009898:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800989a:	b29b      	uxth	r3, r3
 800989c:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800989e:	2274      	movs	r2, #116	@ 0x74
 80098a0:	2194      	movs	r1, #148	@ 0x94
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7f9 f892 	bl	80029cc <VL53L0X_WrByte>
 80098a8:	4603      	mov	r3, r0
 80098aa:	461a      	mov	r2, r3
 80098ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098b0:	4313      	orrs	r3, r2
 80098b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f7ff fc5c 	bl	8009174 <VL53L0X_device_read_strobe>
 80098bc:	4603      	mov	r3, r0
 80098be:	461a      	mov	r2, r3
 80098c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098c4:	4313      	orrs	r3, r2
 80098c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098ca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80098ce:	461a      	mov	r2, r3
 80098d0:	2190      	movs	r1, #144	@ 0x90
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f7f9 f8dc 	bl	8002a90 <VL53L0X_RdDWord>
 80098d8:	4603      	mov	r3, r0
 80098da:	461a      	mov	r2, r3
 80098dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098e0:	4313      	orrs	r3, r2
 80098e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80098e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80098ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80098ec:	4313      	orrs	r3, r2
 80098ee:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80098f0:	2275      	movs	r2, #117	@ 0x75
 80098f2:	2194      	movs	r1, #148	@ 0x94
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f7f9 f869 	bl	80029cc <VL53L0X_WrByte>
 80098fa:	4603      	mov	r3, r0
 80098fc:	461a      	mov	r2, r3
 80098fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009902:	4313      	orrs	r3, r2
 8009904:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f7ff fc33 	bl	8009174 <VL53L0X_device_read_strobe>
 800990e:	4603      	mov	r3, r0
 8009910:	461a      	mov	r2, r3
 8009912:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009916:	4313      	orrs	r3, r2
 8009918:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800991c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009920:	461a      	mov	r2, r3
 8009922:	2190      	movs	r1, #144	@ 0x90
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f7f9 f8b3 	bl	8002a90 <VL53L0X_RdDWord>
 800992a:	4603      	mov	r3, r0
 800992c:	461a      	mov	r2, r3
 800992e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009932:	4313      	orrs	r3, r2
 8009934:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800993c:	b29b      	uxth	r3, r3
 800993e:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8009940:	2276      	movs	r2, #118	@ 0x76
 8009942:	2194      	movs	r1, #148	@ 0x94
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f7f9 f841 	bl	80029cc <VL53L0X_WrByte>
 800994a:	4603      	mov	r3, r0
 800994c:	461a      	mov	r2, r3
 800994e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009952:	4313      	orrs	r3, r2
 8009954:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff fc0b 	bl	8009174 <VL53L0X_device_read_strobe>
 800995e:	4603      	mov	r3, r0
 8009960:	461a      	mov	r2, r3
 8009962:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009966:	4313      	orrs	r3, r2
 8009968:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800996c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009970:	461a      	mov	r2, r3
 8009972:	2190      	movs	r1, #144	@ 0x90
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f7f9 f88b 	bl	8002a90 <VL53L0X_RdDWord>
 800997a:	4603      	mov	r3, r0
 800997c:	461a      	mov	r2, r3
 800997e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009982:	4313      	orrs	r3, r2
 8009984:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8009988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800998c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800998e:	4313      	orrs	r3, r2
 8009990:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8009992:	2200      	movs	r2, #0
 8009994:	2181      	movs	r1, #129	@ 0x81
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f7f9 f818 	bl	80029cc <VL53L0X_WrByte>
 800999c:	4603      	mov	r3, r0
 800999e:	461a      	mov	r2, r3
 80099a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099a4:	4313      	orrs	r3, r2
 80099a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80099aa:	2206      	movs	r2, #6
 80099ac:	21ff      	movs	r1, #255	@ 0xff
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f7f9 f80c 	bl	80029cc <VL53L0X_WrByte>
 80099b4:	4603      	mov	r3, r0
 80099b6:	461a      	mov	r2, r3
 80099b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099bc:	4313      	orrs	r3, r2
 80099be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80099c2:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80099c6:	461a      	mov	r2, r3
 80099c8:	2183      	movs	r1, #131	@ 0x83
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7f9 f811 	bl	80029f2 <VL53L0X_RdByte>
 80099d0:	4603      	mov	r3, r0
 80099d2:	461a      	mov	r2, r3
 80099d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099d8:	4313      	orrs	r3, r2
 80099da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80099de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80099e2:	f023 0304 	bic.w	r3, r3, #4
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	461a      	mov	r2, r3
 80099ea:	2183      	movs	r1, #131	@ 0x83
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f7f8 ffed 	bl	80029cc <VL53L0X_WrByte>
 80099f2:	4603      	mov	r3, r0
 80099f4:	461a      	mov	r2, r3
 80099f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099fa:	4313      	orrs	r3, r2
 80099fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009a00:	2201      	movs	r2, #1
 8009a02:	21ff      	movs	r1, #255	@ 0xff
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f7f8 ffe1 	bl	80029cc <VL53L0X_WrByte>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a12:	4313      	orrs	r3, r2
 8009a14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009a18:	2201      	movs	r2, #1
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f7f8 ffd5 	bl	80029cc <VL53L0X_WrByte>
 8009a22:	4603      	mov	r3, r0
 8009a24:	461a      	mov	r2, r3
 8009a26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009a30:	2200      	movs	r2, #0
 8009a32:	21ff      	movs	r1, #255	@ 0xff
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7f8 ffc9 	bl	80029cc <VL53L0X_WrByte>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a42:	4313      	orrs	r3, r2
 8009a44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009a48:	2200      	movs	r2, #0
 8009a4a:	2180      	movs	r1, #128	@ 0x80
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f7f8 ffbd 	bl	80029cc <VL53L0X_WrByte>
 8009a52:	4603      	mov	r3, r0
 8009a54:	461a      	mov	r2, r3
 8009a56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009a60:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f040 808f 	bne.w	8009b88 <VL53L0X_get_info_from_device+0x98e>
 8009a6a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009a6e:	2b07      	cmp	r3, #7
 8009a70:	f000 808a 	beq.w	8009b88 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8009a74:	78fb      	ldrb	r3, [r7, #3]
 8009a76:	f003 0301 	and.w	r3, r3, #1
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d024      	beq.n	8009ac8 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009a7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009a82:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d11e      	bne.n	8009ac8 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8009a90:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8009a9a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009aa2:	e00e      	b.n	8009ac2 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009aa4:	f107 0208 	add.w	r2, r7, #8
 8009aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aaa:	4413      	add	r3, r2
 8009aac:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ab2:	4413      	add	r3, r2
 8009ab4:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8009ab8:	460a      	mov	r2, r1
 8009aba:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009abe:	3301      	adds	r3, #1
 8009ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ac4:	2b05      	cmp	r3, #5
 8009ac6:	dded      	ble.n	8009aa4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009ac8:	78fb      	ldrb	r3, [r7, #3]
 8009aca:	f003 0302 	and.w	r3, r3, #2
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d018      	beq.n	8009b04 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009ad2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ad6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d112      	bne.n	8009b04 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ade:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ae8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	33f3      	adds	r3, #243	@ 0xf3
 8009af6:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009af8:	f107 0310 	add.w	r3, r7, #16
 8009afc:	4619      	mov	r1, r3
 8009afe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009b00:	f002 fd36 	bl	800c570 <strcpy>

		}

		if (((option & 4) == 4) &&
 8009b04:	78fb      	ldrb	r3, [r7, #3]
 8009b06:	f003 0304 	and.w	r3, r3, #4
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d030      	beq.n	8009b70 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009b0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009b12:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d12a      	bne.n	8009b70 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009b2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b2c:	025b      	lsls	r3, r3, #9
 8009b2e:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b34:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d011      	beq.n	8009b68 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009b44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009b52:	fb02 f303 	mul.w	r3, r2, r3
 8009b56:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009b58:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8009b5c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8009b60:	425b      	negs	r3, r3
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8009b68:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009b70:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009b74:	78fb      	ldrb	r3, [r7, #3]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009b7e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009b88:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3760      	adds	r7, #96	@ 0x60
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b087      	sub	sp, #28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009ba0:	f240 6277 	movw	r2, #1655	@ 0x677
 8009ba4:	f04f 0300 	mov.w	r3, #0
 8009ba8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009bac:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8009bb0:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009bb2:	78fb      	ldrb	r3, [r7, #3]
 8009bb4:	68fa      	ldr	r2, [r7, #12]
 8009bb6:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009bba:	693a      	ldr	r2, [r7, #16]
 8009bbc:	fb02 f303 	mul.w	r3, r2, r3
 8009bc0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009bc2:	68bb      	ldr	r3, [r7, #8]
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	371c      	adds	r7, #28
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b087      	sub	sp, #28
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009be0:	2300      	movs	r3, #0
 8009be2:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d015      	beq.n	8009c16 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009bf0:	e005      	b.n	8009bfe <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	085b      	lsrs	r3, r3, #1
 8009bf6:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009bf8:	89fb      	ldrh	r3, [r7, #14]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	2bff      	cmp	r3, #255	@ 0xff
 8009c02:	d8f6      	bhi.n	8009bf2 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009c04:	89fb      	ldrh	r3, [r7, #14]
 8009c06:	021b      	lsls	r3, r3, #8
 8009c08:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	b2db      	uxtb	r3, r3
 8009c10:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009c12:	4413      	add	r3, r2
 8009c14:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009c16:	8afb      	ldrh	r3, [r7, #22]

}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	371c      	adds	r7, #28
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr

08009c24 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009c32:	88fb      	ldrh	r3, [r7, #6]
 8009c34:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009c36:	88fa      	ldrh	r2, [r7, #6]
 8009c38:	0a12      	lsrs	r2, r2, #8
 8009c3a:	b292      	uxth	r2, r2
 8009c3c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009c3e:	3301      	adds	r3, #1
 8009c40:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009c42:	68fb      	ldr	r3, [r7, #12]
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b088      	sub	sp, #32
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009c62:	79fb      	ldrb	r3, [r7, #7]
 8009c64:	4619      	mov	r1, r3
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f7ff ff94 	bl	8009b94 <VL53L0X_calc_macro_period_ps>
 8009c6c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009c74:	4a0a      	ldr	r2, [pc, #40]	@ (8009ca0 <VL53L0X_calc_timeout_mclks+0x50>)
 8009c76:	fba2 2303 	umull	r2, r3, r2, r3
 8009c7a:	099b      	lsrs	r3, r3, #6
 8009c7c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009c84:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	085b      	lsrs	r3, r3, #1
 8009c8c:	441a      	add	r2, r3
	timeout_period_mclks =
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c94:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8009c96:	69fb      	ldr	r3, [r7, #28]
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3720      	adds	r7, #32
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	10624dd3 	.word	0x10624dd3

08009ca4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b086      	sub	sp, #24
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	460b      	mov	r3, r1
 8009cae:	807b      	strh	r3, [r7, #2]
 8009cb0:	4613      	mov	r3, r2
 8009cb2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009cb8:	787b      	ldrb	r3, [r7, #1]
 8009cba:	4619      	mov	r1, r3
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7ff ff69 	bl	8009b94 <VL53L0X_calc_macro_period_ps>
 8009cc2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009cca:	4a0a      	ldr	r2, [pc, #40]	@ (8009cf4 <VL53L0X_calc_timeout_us+0x50>)
 8009ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8009cd0:	099b      	lsrs	r3, r3, #6
 8009cd2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8009cd4:	887b      	ldrh	r3, [r7, #2]
 8009cd6:	68fa      	ldr	r2, [r7, #12]
 8009cd8:	fb02 f303 	mul.w	r3, r2, r3
 8009cdc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8009ce0:	4a04      	ldr	r2, [pc, #16]	@ (8009cf4 <VL53L0X_calc_timeout_us+0x50>)
 8009ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce6:	099b      	lsrs	r3, r3, #6
 8009ce8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8009cea:	697b      	ldr	r3, [r7, #20]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3718      	adds	r7, #24
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	10624dd3 	.word	0x10624dd3

08009cf8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b08c      	sub	sp, #48	@ 0x30
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	460b      	mov	r3, r1
 8009d02:	607a      	str	r2, [r7, #4]
 8009d04:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d06:	2300      	movs	r3, #0
 8009d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8009d12:	2300      	movs	r3, #0
 8009d14:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8009d16:	2300      	movs	r3, #0
 8009d18:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009d1e:	7afb      	ldrb	r3, [r7, #11]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d005      	beq.n	8009d30 <get_sequence_step_timeout+0x38>
 8009d24:	7afb      	ldrb	r3, [r7, #11]
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d002      	beq.n	8009d30 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009d2a:	7afb      	ldrb	r3, [r7, #11]
 8009d2c:	2b02      	cmp	r3, #2
 8009d2e:	d127      	bne.n	8009d80 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009d30:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8009d34:	461a      	mov	r2, r3
 8009d36:	2100      	movs	r1, #0
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	f7fd fa8d 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8009d44:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d109      	bne.n	8009d60 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8009d4c:	f107 0320 	add.w	r3, r7, #32
 8009d50:	461a      	mov	r2, r3
 8009d52:	2146      	movs	r1, #70	@ 0x46
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f7f8 fe4c 	bl	80029f2 <VL53L0X_RdByte>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8009d60:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009d64:	4618      	mov	r0, r3
 8009d66:	f7ff ff5d 	bl	8009c24 <VL53L0X_decode_timeout>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009d6e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8009d72:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009d74:	4619      	mov	r1, r3
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f7ff ff94 	bl	8009ca4 <VL53L0X_calc_timeout_us>
 8009d7c:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009d7e:	e092      	b.n	8009ea6 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8009d80:	7afb      	ldrb	r3, [r7, #11]
 8009d82:	2b03      	cmp	r3, #3
 8009d84:	d135      	bne.n	8009df2 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009d86:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	68f8      	ldr	r0, [r7, #12]
 8009d90:	f7fd fa62 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009d94:	4603      	mov	r3, r0
 8009d96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8009d9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	f040 8081 	bne.w	8009ea6 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009da4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8009da8:	461a      	mov	r2, r3
 8009daa:	2100      	movs	r1, #0
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f7fd fa53 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009db2:	4603      	mov	r3, r0
 8009db4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8009db8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d109      	bne.n	8009dd4 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 8009dc0:	f107 031e 	add.w	r3, r7, #30
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	2151      	movs	r1, #81	@ 0x51
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f7f8 fe40 	bl	8002a4e <VL53L0X_RdWord>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009dd4:	8bfb      	ldrh	r3, [r7, #30]
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f7ff ff24 	bl	8009c24 <VL53L0X_decode_timeout>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009de0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8009de4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009de6:	4619      	mov	r1, r3
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f7ff ff5b 	bl	8009ca4 <VL53L0X_calc_timeout_us>
 8009dee:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009df0:	e059      	b.n	8009ea6 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8009df2:	7afb      	ldrb	r3, [r7, #11]
 8009df4:	2b04      	cmp	r3, #4
 8009df6:	d156      	bne.n	8009ea6 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009df8:	f107 0314 	add.w	r3, r7, #20
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f7fd fb34 	bl	800746c <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8009e04:	2300      	movs	r3, #0
 8009e06:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8009e08:	7dfb      	ldrb	r3, [r7, #23]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d01d      	beq.n	8009e4a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009e0e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8009e12:	461a      	mov	r2, r3
 8009e14:	2100      	movs	r1, #0
 8009e16:	68f8      	ldr	r0, [r7, #12]
 8009e18:	f7fd fa1e 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8009e22:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d10f      	bne.n	8009e4a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 8009e2a:	f107 031e 	add.w	r3, r7, #30
 8009e2e:	461a      	mov	r2, r3
 8009e30:	2151      	movs	r1, #81	@ 0x51
 8009e32:	68f8      	ldr	r0, [r7, #12]
 8009e34:	f7f8 fe0b 	bl	8002a4e <VL53L0X_RdWord>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009e3e:	8bfb      	ldrh	r3, [r7, #30]
 8009e40:	4618      	mov	r0, r3
 8009e42:	f7ff feef 	bl	8009c24 <VL53L0X_decode_timeout>
 8009e46:	4603      	mov	r3, r0
 8009e48:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009e4a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d109      	bne.n	8009e66 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009e52:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8009e56:	461a      	mov	r2, r3
 8009e58:	2101      	movs	r1, #1
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f7fd f9fc 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009e60:	4603      	mov	r3, r0
 8009e62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8009e66:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d10f      	bne.n	8009e8e <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 8009e6e:	f107 031c 	add.w	r3, r7, #28
 8009e72:	461a      	mov	r2, r3
 8009e74:	2171      	movs	r1, #113	@ 0x71
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	f7f8 fde9 	bl	8002a4e <VL53L0X_RdWord>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009e82:	8bbb      	ldrh	r3, [r7, #28]
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7ff fecd 	bl	8009c24 <VL53L0X_decode_timeout>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8009e8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009e90:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009e92:	1ad3      	subs	r3, r2, r3
 8009e94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009e96:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8009e9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	68f8      	ldr	r0, [r7, #12]
 8009ea0:	f7ff ff00 	bl	8009ca4 <VL53L0X_calc_timeout_us>
 8009ea4:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eaa:	601a      	str	r2, [r3, #0]

	return Status;
 8009eac:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3730      	adds	r7, #48	@ 0x30
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b08a      	sub	sp, #40	@ 0x28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009ecc:	7afb      	ldrb	r3, [r7, #11]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d005      	beq.n	8009ede <set_sequence_step_timeout+0x26>
 8009ed2:	7afb      	ldrb	r3, [r7, #11]
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d002      	beq.n	8009ede <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009ed8:	7afb      	ldrb	r3, [r7, #11]
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d138      	bne.n	8009f50 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009ede:	f107 031b 	add.w	r3, r7, #27
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f7fd f9b6 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009eec:	4603      	mov	r3, r0
 8009eee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8009ef2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d11a      	bne.n	8009f30 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8009efa:	7efb      	ldrb	r3, [r7, #27]
 8009efc:	461a      	mov	r2, r3
 8009efe:	6879      	ldr	r1, [r7, #4]
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	f7ff fea5 	bl	8009c50 <VL53L0X_calc_timeout_mclks>
 8009f06:	4603      	mov	r3, r0
 8009f08:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8009f0a:	8bbb      	ldrh	r3, [r7, #28]
 8009f0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f10:	d903      	bls.n	8009f1a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8009f12:	23ff      	movs	r3, #255	@ 0xff
 8009f14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009f18:	e004      	b.n	8009f24 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8009f1a:	8bbb      	ldrh	r3, [r7, #28]
 8009f1c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009f24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f28:	b29a      	uxth	r2, r3
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009f30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f040 80ab 	bne.w	800a090 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8009f3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f3e:	461a      	mov	r2, r3
 8009f40:	2146      	movs	r1, #70	@ 0x46
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f7f8 fd42 	bl	80029cc <VL53L0X_WrByte>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8009f4e:	e09f      	b.n	800a090 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8009f50:	7afb      	ldrb	r3, [r7, #11]
 8009f52:	2b03      	cmp	r3, #3
 8009f54:	d135      	bne.n	8009fc2 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8009f56:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d11b      	bne.n	8009f96 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009f5e:	f107 031b 	add.w	r3, r7, #27
 8009f62:	461a      	mov	r2, r3
 8009f64:	2100      	movs	r1, #0
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f7fd f976 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009f72:	7efb      	ldrb	r3, [r7, #27]
 8009f74:	461a      	mov	r2, r3
 8009f76:	6879      	ldr	r1, [r7, #4]
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff fe69 	bl	8009c50 <VL53L0X_calc_timeout_mclks>
 8009f7e:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8009f80:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8009f82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7ff fe23 	bl	8009bd0 <VL53L0X_encode_timeout>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009f8e:	8b3a      	ldrh	r2, [r7, #24]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8009f96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d108      	bne.n	8009fb0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8009f9e:	8b3b      	ldrh	r3, [r7, #24]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	2151      	movs	r1, #81	@ 0x51
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f7f8 fd36 	bl	8002a16 <VL53L0X_WrWord>
 8009faa:	4603      	mov	r3, r0
 8009fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8009fb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d16b      	bne.n	800a090 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8009fc0:	e066      	b.n	800a090 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8009fc2:	7afb      	ldrb	r3, [r7, #11]
 8009fc4:	2b04      	cmp	r3, #4
 8009fc6:	d160      	bne.n	800a08a <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8009fc8:	f107 0310 	add.w	r3, r7, #16
 8009fcc:	4619      	mov	r1, r3
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f7fd fa4c 	bl	800746c <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8009fd8:	7cfb      	ldrb	r3, [r7, #19]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d01d      	beq.n	800a01a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009fde:	f107 031b 	add.w	r3, r7, #27
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f7fd f936 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 8009fec:	4603      	mov	r3, r0
 8009fee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8009ff2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10f      	bne.n	800a01a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8009ffa:	f107 0318 	add.w	r3, r7, #24
 8009ffe:	461a      	mov	r2, r3
 800a000:	2151      	movs	r1, #81	@ 0x51
 800a002:	68f8      	ldr	r0, [r7, #12]
 800a004:	f7f8 fd23 	bl	8002a4e <VL53L0X_RdWord>
 800a008:	4603      	mov	r3, r0
 800a00a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800a00e:	8b3b      	ldrh	r3, [r7, #24]
 800a010:	4618      	mov	r0, r3
 800a012:	f7ff fe07 	bl	8009c24 <VL53L0X_decode_timeout>
 800a016:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800a018:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a01a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d109      	bne.n	800a036 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a022:	f107 031b 	add.w	r3, r7, #27
 800a026:	461a      	mov	r2, r3
 800a028:	2101      	movs	r1, #1
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	f7fd f914 	bl	8007258 <VL53L0X_GetVcselPulsePeriod>
 800a030:	4603      	mov	r3, r0
 800a032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a036:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d128      	bne.n	800a090 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a03e:	7efb      	ldrb	r3, [r7, #27]
 800a040:	461a      	mov	r2, r3
 800a042:	6879      	ldr	r1, [r7, #4]
 800a044:	68f8      	ldr	r0, [r7, #12]
 800a046:	f7ff fe03 	bl	8009c50 <VL53L0X_calc_timeout_mclks>
 800a04a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800a04c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a04e:	6a3a      	ldr	r2, [r7, #32]
 800a050:	4413      	add	r3, r2
 800a052:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800a054:	6a38      	ldr	r0, [r7, #32]
 800a056:	f7ff fdbb 	bl	8009bd0 <VL53L0X_encode_timeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800a05e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a062:	2b00      	cmp	r3, #0
 800a064:	d108      	bne.n	800a078 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800a066:	8bfb      	ldrh	r3, [r7, #30]
 800a068:	461a      	mov	r2, r3
 800a06a:	2171      	movs	r1, #113	@ 0x71
 800a06c:	68f8      	ldr	r0, [r7, #12]
 800a06e:	f7f8 fcd2 	bl	8002a16 <VL53L0X_WrWord>
 800a072:	4603      	mov	r3, r0
 800a074:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800a078:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d107      	bne.n	800a090 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800a088:	e002      	b.n	800a090 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a08a:	23fc      	movs	r3, #252	@ 0xfc
 800a08c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800a090:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a094:	4618      	mov	r0, r3
 800a096:	3728      	adds	r7, #40	@ 0x28
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b08a      	sub	sp, #40	@ 0x28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	70fb      	strb	r3, [r7, #3]
 800a0a8:	4613      	mov	r3, r2
 800a0aa:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a0b2:	230c      	movs	r3, #12
 800a0b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a0b8:	2312      	movs	r3, #18
 800a0ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a0be:	2308      	movs	r3, #8
 800a0c0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a0c4:	230e      	movs	r3, #14
 800a0c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a0ce:	78bb      	ldrb	r3, [r7, #2]
 800a0d0:	f003 0301 	and.w	r3, r3, #1
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d003      	beq.n	800a0e2 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a0da:	23fc      	movs	r3, #252	@ 0xfc
 800a0dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a0e0:	e020      	b.n	800a124 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a0e2:	78fb      	ldrb	r3, [r7, #3]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d10d      	bne.n	800a104 <VL53L0X_set_vcsel_pulse_period+0x68>
 800a0e8:	78ba      	ldrb	r2, [r7, #2]
 800a0ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d304      	bcc.n	800a0fc <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a0f2:	78ba      	ldrb	r2, [r7, #2]
 800a0f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d903      	bls.n	800a104 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a0fc:	23fc      	movs	r3, #252	@ 0xfc
 800a0fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a102:	e00f      	b.n	800a124 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a104:	78fb      	ldrb	r3, [r7, #3]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d10c      	bne.n	800a124 <VL53L0X_set_vcsel_pulse_period+0x88>
 800a10a:	78ba      	ldrb	r2, [r7, #2]
 800a10c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a110:	429a      	cmp	r2, r3
 800a112:	d304      	bcc.n	800a11e <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a114:	78ba      	ldrb	r2, [r7, #2]
 800a116:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d902      	bls.n	800a124 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a11e:	23fc      	movs	r3, #252	@ 0xfc
 800a120:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a124:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d002      	beq.n	800a132 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a12c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a130:	e237      	b.n	800a5a2 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a132:	78fb      	ldrb	r3, [r7, #3]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d150      	bne.n	800a1da <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a138:	78bb      	ldrb	r3, [r7, #2]
 800a13a:	2b0c      	cmp	r3, #12
 800a13c:	d110      	bne.n	800a160 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a13e:	2218      	movs	r2, #24
 800a140:	2157      	movs	r1, #87	@ 0x57
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f7f8 fc42 	bl	80029cc <VL53L0X_WrByte>
 800a148:	4603      	mov	r3, r0
 800a14a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a14e:	2208      	movs	r2, #8
 800a150:	2156      	movs	r1, #86	@ 0x56
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7f8 fc3a 	bl	80029cc <VL53L0X_WrByte>
 800a158:	4603      	mov	r3, r0
 800a15a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a15e:	e17f      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a160:	78bb      	ldrb	r3, [r7, #2]
 800a162:	2b0e      	cmp	r3, #14
 800a164:	d110      	bne.n	800a188 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a166:	2230      	movs	r2, #48	@ 0x30
 800a168:	2157      	movs	r1, #87	@ 0x57
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f7f8 fc2e 	bl	80029cc <VL53L0X_WrByte>
 800a170:	4603      	mov	r3, r0
 800a172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a176:	2208      	movs	r2, #8
 800a178:	2156      	movs	r1, #86	@ 0x56
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7f8 fc26 	bl	80029cc <VL53L0X_WrByte>
 800a180:	4603      	mov	r3, r0
 800a182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a186:	e16b      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a188:	78bb      	ldrb	r3, [r7, #2]
 800a18a:	2b10      	cmp	r3, #16
 800a18c:	d110      	bne.n	800a1b0 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a18e:	2240      	movs	r2, #64	@ 0x40
 800a190:	2157      	movs	r1, #87	@ 0x57
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f7f8 fc1a 	bl	80029cc <VL53L0X_WrByte>
 800a198:	4603      	mov	r3, r0
 800a19a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a19e:	2208      	movs	r2, #8
 800a1a0:	2156      	movs	r1, #86	@ 0x56
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7f8 fc12 	bl	80029cc <VL53L0X_WrByte>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a1ae:	e157      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a1b0:	78bb      	ldrb	r3, [r7, #2]
 800a1b2:	2b12      	cmp	r3, #18
 800a1b4:	f040 8154 	bne.w	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a1b8:	2250      	movs	r2, #80	@ 0x50
 800a1ba:	2157      	movs	r1, #87	@ 0x57
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f7f8 fc05 	bl	80029cc <VL53L0X_WrByte>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a1c8:	2208      	movs	r2, #8
 800a1ca:	2156      	movs	r1, #86	@ 0x56
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f7f8 fbfd 	bl	80029cc <VL53L0X_WrByte>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a1d8:	e142      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a1da:	78fb      	ldrb	r3, [r7, #3]
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	f040 813f 	bne.w	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a1e2:	78bb      	ldrb	r3, [r7, #2]
 800a1e4:	2b08      	cmp	r3, #8
 800a1e6:	d14c      	bne.n	800a282 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a1e8:	2210      	movs	r2, #16
 800a1ea:	2148      	movs	r1, #72	@ 0x48
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7f8 fbed 	bl	80029cc <VL53L0X_WrByte>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a1f8:	2208      	movs	r2, #8
 800a1fa:	2147      	movs	r1, #71	@ 0x47
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f7f8 fbe5 	bl	80029cc <VL53L0X_WrByte>
 800a202:	4603      	mov	r3, r0
 800a204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a208:	2202      	movs	r2, #2
 800a20a:	2132      	movs	r1, #50	@ 0x32
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7f8 fbdd 	bl	80029cc <VL53L0X_WrByte>
 800a212:	4603      	mov	r3, r0
 800a214:	461a      	mov	r2, r3
 800a216:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a21a:	4313      	orrs	r3, r2
 800a21c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a220:	220c      	movs	r2, #12
 800a222:	2130      	movs	r1, #48	@ 0x30
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7f8 fbd1 	bl	80029cc <VL53L0X_WrByte>
 800a22a:	4603      	mov	r3, r0
 800a22c:	461a      	mov	r2, r3
 800a22e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a232:	4313      	orrs	r3, r2
 800a234:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a238:	2201      	movs	r2, #1
 800a23a:	21ff      	movs	r1, #255	@ 0xff
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7f8 fbc5 	bl	80029cc <VL53L0X_WrByte>
 800a242:	4603      	mov	r3, r0
 800a244:	461a      	mov	r2, r3
 800a246:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a24a:	4313      	orrs	r3, r2
 800a24c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a250:	2230      	movs	r2, #48	@ 0x30
 800a252:	2130      	movs	r1, #48	@ 0x30
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f7f8 fbb9 	bl	80029cc <VL53L0X_WrByte>
 800a25a:	4603      	mov	r3, r0
 800a25c:	461a      	mov	r2, r3
 800a25e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a262:	4313      	orrs	r3, r2
 800a264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a268:	2200      	movs	r2, #0
 800a26a:	21ff      	movs	r1, #255	@ 0xff
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7f8 fbad 	bl	80029cc <VL53L0X_WrByte>
 800a272:	4603      	mov	r3, r0
 800a274:	461a      	mov	r2, r3
 800a276:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a27a:	4313      	orrs	r3, r2
 800a27c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a280:	e0ee      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a282:	78bb      	ldrb	r3, [r7, #2]
 800a284:	2b0a      	cmp	r3, #10
 800a286:	d14c      	bne.n	800a322 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a288:	2228      	movs	r2, #40	@ 0x28
 800a28a:	2148      	movs	r1, #72	@ 0x48
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7f8 fb9d 	bl	80029cc <VL53L0X_WrByte>
 800a292:	4603      	mov	r3, r0
 800a294:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a298:	2208      	movs	r2, #8
 800a29a:	2147      	movs	r1, #71	@ 0x47
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f7f8 fb95 	bl	80029cc <VL53L0X_WrByte>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a2a8:	2203      	movs	r2, #3
 800a2aa:	2132      	movs	r1, #50	@ 0x32
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7f8 fb8d 	bl	80029cc <VL53L0X_WrByte>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a2c0:	2209      	movs	r2, #9
 800a2c2:	2130      	movs	r1, #48	@ 0x30
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f7f8 fb81 	bl	80029cc <VL53L0X_WrByte>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a2d8:	2201      	movs	r2, #1
 800a2da:	21ff      	movs	r1, #255	@ 0xff
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f7f8 fb75 	bl	80029cc <VL53L0X_WrByte>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a2f0:	2220      	movs	r2, #32
 800a2f2:	2130      	movs	r1, #48	@ 0x30
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f7f8 fb69 	bl	80029cc <VL53L0X_WrByte>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a302:	4313      	orrs	r3, r2
 800a304:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a308:	2200      	movs	r2, #0
 800a30a:	21ff      	movs	r1, #255	@ 0xff
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7f8 fb5d 	bl	80029cc <VL53L0X_WrByte>
 800a312:	4603      	mov	r3, r0
 800a314:	461a      	mov	r2, r3
 800a316:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a31a:	4313      	orrs	r3, r2
 800a31c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a320:	e09e      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a322:	78bb      	ldrb	r3, [r7, #2]
 800a324:	2b0c      	cmp	r3, #12
 800a326:	d14c      	bne.n	800a3c2 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a328:	2238      	movs	r2, #56	@ 0x38
 800a32a:	2148      	movs	r1, #72	@ 0x48
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f7f8 fb4d 	bl	80029cc <VL53L0X_WrByte>
 800a332:	4603      	mov	r3, r0
 800a334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a338:	2208      	movs	r2, #8
 800a33a:	2147      	movs	r1, #71	@ 0x47
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f7f8 fb45 	bl	80029cc <VL53L0X_WrByte>
 800a342:	4603      	mov	r3, r0
 800a344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a348:	2203      	movs	r2, #3
 800a34a:	2132      	movs	r1, #50	@ 0x32
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f7f8 fb3d 	bl	80029cc <VL53L0X_WrByte>
 800a352:	4603      	mov	r3, r0
 800a354:	461a      	mov	r2, r3
 800a356:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a35a:	4313      	orrs	r3, r2
 800a35c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a360:	2208      	movs	r2, #8
 800a362:	2130      	movs	r1, #48	@ 0x30
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f7f8 fb31 	bl	80029cc <VL53L0X_WrByte>
 800a36a:	4603      	mov	r3, r0
 800a36c:	461a      	mov	r2, r3
 800a36e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a372:	4313      	orrs	r3, r2
 800a374:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a378:	2201      	movs	r2, #1
 800a37a:	21ff      	movs	r1, #255	@ 0xff
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7f8 fb25 	bl	80029cc <VL53L0X_WrByte>
 800a382:	4603      	mov	r3, r0
 800a384:	461a      	mov	r2, r3
 800a386:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a38a:	4313      	orrs	r3, r2
 800a38c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a390:	2220      	movs	r2, #32
 800a392:	2130      	movs	r1, #48	@ 0x30
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f7f8 fb19 	bl	80029cc <VL53L0X_WrByte>
 800a39a:	4603      	mov	r3, r0
 800a39c:	461a      	mov	r2, r3
 800a39e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	21ff      	movs	r1, #255	@ 0xff
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f7f8 fb0d 	bl	80029cc <VL53L0X_WrByte>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	461a      	mov	r2, r3
 800a3b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3c0:	e04e      	b.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a3c2:	78bb      	ldrb	r3, [r7, #2]
 800a3c4:	2b0e      	cmp	r3, #14
 800a3c6:	d14b      	bne.n	800a460 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a3c8:	2248      	movs	r2, #72	@ 0x48
 800a3ca:	2148      	movs	r1, #72	@ 0x48
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f7f8 fafd 	bl	80029cc <VL53L0X_WrByte>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a3d8:	2208      	movs	r2, #8
 800a3da:	2147      	movs	r1, #71	@ 0x47
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f7f8 faf5 	bl	80029cc <VL53L0X_WrByte>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a3e8:	2203      	movs	r2, #3
 800a3ea:	2132      	movs	r1, #50	@ 0x32
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f7f8 faed 	bl	80029cc <VL53L0X_WrByte>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a400:	2207      	movs	r2, #7
 800a402:	2130      	movs	r1, #48	@ 0x30
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f7f8 fae1 	bl	80029cc <VL53L0X_WrByte>
 800a40a:	4603      	mov	r3, r0
 800a40c:	461a      	mov	r2, r3
 800a40e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a412:	4313      	orrs	r3, r2
 800a414:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a418:	2201      	movs	r2, #1
 800a41a:	21ff      	movs	r1, #255	@ 0xff
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f7f8 fad5 	bl	80029cc <VL53L0X_WrByte>
 800a422:	4603      	mov	r3, r0
 800a424:	461a      	mov	r2, r3
 800a426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a42a:	4313      	orrs	r3, r2
 800a42c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a430:	2220      	movs	r2, #32
 800a432:	2130      	movs	r1, #48	@ 0x30
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f7f8 fac9 	bl	80029cc <VL53L0X_WrByte>
 800a43a:	4603      	mov	r3, r0
 800a43c:	461a      	mov	r2, r3
 800a43e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a442:	4313      	orrs	r3, r2
 800a444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a448:	2200      	movs	r2, #0
 800a44a:	21ff      	movs	r1, #255	@ 0xff
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f7f8 fabd 	bl	80029cc <VL53L0X_WrByte>
 800a452:	4603      	mov	r3, r0
 800a454:	461a      	mov	r2, r3
 800a456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a45a:	4313      	orrs	r3, r2
 800a45c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a460:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a464:	2b00      	cmp	r3, #0
 800a466:	d17e      	bne.n	800a566 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a468:	78bb      	ldrb	r3, [r7, #2]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7fe fe3b 	bl	80090e6 <VL53L0X_encode_vcsel_period>
 800a470:	4603      	mov	r3, r0
 800a472:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a476:	78fb      	ldrb	r3, [r7, #3]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d002      	beq.n	800a482 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d045      	beq.n	800a50c <VL53L0X_set_vcsel_pulse_period+0x470>
 800a480:	e06e      	b.n	800a560 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a482:	f107 0314 	add.w	r3, r7, #20
 800a486:	461a      	mov	r2, r3
 800a488:	2103      	movs	r1, #3
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f7ff fc34 	bl	8009cf8 <get_sequence_step_timeout>
 800a490:	4603      	mov	r3, r0
 800a492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a496:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d109      	bne.n	800a4b2 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a49e:	f107 0310 	add.w	r3, r7, #16
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	2102      	movs	r1, #2
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fc26 	bl	8009cf8 <get_sequence_step_timeout>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a4b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d109      	bne.n	800a4ce <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a4ba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a4be:	461a      	mov	r2, r3
 800a4c0:	2150      	movs	r1, #80	@ 0x50
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f7f8 fa82 	bl	80029cc <VL53L0X_WrByte>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a4ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d108      	bne.n	800a4e8 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	461a      	mov	r2, r3
 800a4da:	2103      	movs	r1, #3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7ff fceb 	bl	8009eb8 <set_sequence_step_timeout>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a4e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d108      	bne.n	800a502 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	2102      	movs	r1, #2
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f7ff fcde 	bl	8009eb8 <set_sequence_step_timeout>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	78ba      	ldrb	r2, [r7, #2]
 800a506:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a50a:	e02c      	b.n	800a566 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a50c:	f107 0318 	add.w	r3, r7, #24
 800a510:	461a      	mov	r2, r3
 800a512:	2104      	movs	r1, #4
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f7ff fbef 	bl	8009cf8 <get_sequence_step_timeout>
 800a51a:	4603      	mov	r3, r0
 800a51c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a520:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a524:	2b00      	cmp	r3, #0
 800a526:	d109      	bne.n	800a53c <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a528:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a52c:	461a      	mov	r2, r3
 800a52e:	2170      	movs	r1, #112	@ 0x70
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f7f8 fa4b 	bl	80029cc <VL53L0X_WrByte>
 800a536:	4603      	mov	r3, r0
 800a538:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a53c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a540:	2b00      	cmp	r3, #0
 800a542:	d108      	bne.n	800a556 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	461a      	mov	r2, r3
 800a548:	2104      	movs	r1, #4
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f7ff fcb4 	bl	8009eb8 <set_sequence_step_timeout>
 800a550:	4603      	mov	r3, r0
 800a552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	78ba      	ldrb	r2, [r7, #2]
 800a55a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a55e:	e002      	b.n	800a566 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a560:	23fc      	movs	r3, #252	@ 0xfc
 800a562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a566:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d109      	bne.n	800a582 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	695b      	ldr	r3, [r3, #20]
 800a572:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a574:	69f9      	ldr	r1, [r7, #28]
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7fc fe30 	bl	80071dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a57c:	4603      	mov	r3, r0
 800a57e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a582:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a586:	2b00      	cmp	r3, #0
 800a588:	d109      	bne.n	800a59e <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800a58a:	f107 010f 	add.w	r1, r7, #15
 800a58e:	2301      	movs	r3, #1
 800a590:	2200      	movs	r2, #0
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f7fe fcc2 	bl	8008f1c <VL53L0X_perform_phase_calibration>
 800a598:	4603      	mov	r3, r0
 800a59a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a59e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3728      	adds	r7, #40	@ 0x28
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}

0800a5aa <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b086      	sub	sp, #24
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	60f8      	str	r0, [r7, #12]
 800a5b2:	460b      	mov	r3, r1
 800a5b4:	607a      	str	r2, [r7, #4]
 800a5b6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a5bc:	7afb      	ldrb	r3, [r7, #11]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d002      	beq.n	800a5c8 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d00a      	beq.n	800a5dc <VL53L0X_get_vcsel_pulse_period+0x32>
 800a5c6:	e013      	b.n	800a5f0 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a5c8:	f107 0316 	add.w	r3, r7, #22
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	2150      	movs	r1, #80	@ 0x50
 800a5d0:	68f8      	ldr	r0, [r7, #12]
 800a5d2:	f7f8 fa0e 	bl	80029f2 <VL53L0X_RdByte>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a5da:	e00b      	b.n	800a5f4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a5dc:	f107 0316 	add.w	r3, r7, #22
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	2170      	movs	r1, #112	@ 0x70
 800a5e4:	68f8      	ldr	r0, [r7, #12]
 800a5e6:	f7f8 fa04 	bl	80029f2 <VL53L0X_RdByte>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a5ee:	e001      	b.n	800a5f4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a5f0:	23fc      	movs	r3, #252	@ 0xfc
 800a5f2:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a5f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d107      	bne.n	800a60c <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a5fc:	7dbb      	ldrb	r3, [r7, #22]
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe fd5e 	bl	80090c0 <VL53L0X_decode_vcsel_period>
 800a604:	4603      	mov	r3, r0
 800a606:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	701a      	strb	r2, [r3, #0]

	return Status;
 800a60c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a610:	4618      	mov	r0, r3
 800a612:	3718      	adds	r7, #24
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b092      	sub	sp, #72	@ 0x48
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a622:	2300      	movs	r3, #0
 800a624:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a628:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a62c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a62e:	f240 7376 	movw	r3, #1910	@ 0x776
 800a632:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a634:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800a638:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a63a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a63e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a640:	f240 234e 	movw	r3, #590	@ 0x24e
 800a644:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a646:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800a64a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a64c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a650:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a652:	f240 2326 	movw	r3, #550	@ 0x226
 800a656:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a658:	2300      	movs	r3, #0
 800a65a:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a65c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800a660:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a662:	2300      	movs	r3, #0
 800a664:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a666:	683a      	ldr	r2, [r7, #0]
 800a668:	6a3b      	ldr	r3, [r7, #32]
 800a66a:	429a      	cmp	r2, r3
 800a66c:	d205      	bcs.n	800a67a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a66e:	23fc      	movs	r3, #252	@ 0xfc
 800a670:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800a674:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a678:	e0aa      	b.n	800a7d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800a67a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a67c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a67e:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800a680:	683a      	ldr	r2, [r7, #0]
 800a682:	1ad3      	subs	r3, r2, r3
 800a684:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a686:	f107 0314 	add.w	r3, r7, #20
 800a68a:	4619      	mov	r1, r3
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f7fc feed 	bl	800746c <VL53L0X_GetSequenceStepEnables>
 800a692:	4603      	mov	r3, r0
 800a694:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800a698:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d15b      	bne.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800a6a0:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d105      	bne.n	800a6b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800a6a6:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d102      	bne.n	800a6b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800a6ac:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d052      	beq.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800a6b2:	f107 0310 	add.w	r3, r7, #16
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	2102      	movs	r1, #2
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7ff fb1c 	bl	8009cf8 <get_sequence_step_timeout>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800a6c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d002      	beq.n	800a6d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800a6ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a6d2:	e07d      	b.n	800a7d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800a6d4:	7d3b      	ldrb	r3, [r7, #20]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00f      	beq.n	800a6fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800a6da:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800a6dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6de:	4413      	add	r3, r2
 800a6e0:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800a6e2:	69fa      	ldr	r2, [r7, #28]
 800a6e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d204      	bcs.n	800a6f4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800a6ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a6ec:	69fb      	ldr	r3, [r7, #28]
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6f2:	e002      	b.n	800a6fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a6f4:	23fc      	movs	r3, #252	@ 0xfc
 800a6f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800a6fa:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d002      	beq.n	800a708 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800a702:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a706:	e063      	b.n	800a7d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800a708:	7dbb      	ldrb	r3, [r7, #22]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d011      	beq.n	800a732 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a712:	4413      	add	r3, r2
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a718:	69fa      	ldr	r2, [r7, #28]
 800a71a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d204      	bcs.n	800a72a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800a720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	1ad3      	subs	r3, r2, r3
 800a726:	643b      	str	r3, [r7, #64]	@ 0x40
 800a728:	e016      	b.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a72a:	23fc      	movs	r3, #252	@ 0xfc
 800a72c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a730:	e012      	b.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800a732:	7d7b      	ldrb	r3, [r7, #21]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00f      	beq.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a73c:	4413      	add	r3, r2
 800a73e:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a740:	69fa      	ldr	r2, [r7, #28]
 800a742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a744:	429a      	cmp	r2, r3
 800a746:	d204      	bcs.n	800a752 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800a748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a750:	e002      	b.n	800a758 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a752:	23fc      	movs	r3, #252	@ 0xfc
 800a754:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800a758:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d002      	beq.n	800a766 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800a760:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a764:	e034      	b.n	800a7d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800a766:	7dfb      	ldrb	r3, [r7, #23]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d019      	beq.n	800a7a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800a76c:	f107 030c 	add.w	r3, r7, #12
 800a770:	461a      	mov	r2, r3
 800a772:	2103      	movs	r1, #3
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff fabf 	bl	8009cf8 <get_sequence_step_timeout>
 800a77a:	4603      	mov	r3, r0
 800a77c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a784:	4413      	add	r3, r2
 800a786:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a788:	69fa      	ldr	r2, [r7, #28]
 800a78a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d204      	bcs.n	800a79a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800a790:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a792:	69fb      	ldr	r3, [r7, #28]
 800a794:	1ad3      	subs	r3, r2, r3
 800a796:	643b      	str	r3, [r7, #64]	@ 0x40
 800a798:	e002      	b.n	800a7a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a79a:	23fc      	movs	r3, #252	@ 0xfc
 800a79c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800a7a0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d111      	bne.n	800a7cc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800a7a8:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d00e      	beq.n	800a7cc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800a7ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a7b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b2:	1ad3      	subs	r3, r2, r3
 800a7b4:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800a7b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a7b8:	2104      	movs	r1, #4
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f7ff fb7c 	bl	8009eb8 <set_sequence_step_timeout>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	683a      	ldr	r2, [r7, #0]
 800a7ca:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a7cc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3748      	adds	r7, #72	@ 0x48
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b090      	sub	sp, #64	@ 0x40
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a7e8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a7ec:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a7ee:	f240 7376 	movw	r3, #1910	@ 0x776
 800a7f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800a7f4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800a7f8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a7fa:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a7fe:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800a800:	f240 234e 	movw	r3, #590	@ 0x24e
 800a804:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800a806:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800a80a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a80c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a810:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a812:	f240 2326 	movw	r3, #550	@ 0x226
 800a816:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a818:	2300      	movs	r3, #0
 800a81a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800a81c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a820:	441a      	add	r2, r3
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a826:	f107 0318 	add.w	r3, r7, #24
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7fc fe1d 	bl	800746c <VL53L0X_GetSequenceStepEnables>
 800a832:	4603      	mov	r3, r0
 800a834:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800a838:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d002      	beq.n	800a846 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800a840:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a844:	e075      	b.n	800a932 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800a846:	7e3b      	ldrb	r3, [r7, #24]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d105      	bne.n	800a858 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800a84c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d102      	bne.n	800a858 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800a852:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800a854:	2b00      	cmp	r3, #0
 800a856:	d030      	beq.n	800a8ba <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800a858:	f107 0310 	add.w	r3, r7, #16
 800a85c:	461a      	mov	r2, r3
 800a85e:	2102      	movs	r1, #2
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f7ff fa49 	bl	8009cf8 <get_sequence_step_timeout>
 800a866:	4603      	mov	r3, r0
 800a868:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800a86c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a870:	2b00      	cmp	r3, #0
 800a872:	d122      	bne.n	800a8ba <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800a874:	7e3b      	ldrb	r3, [r7, #24]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d007      	beq.n	800a88a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800a87e:	6939      	ldr	r1, [r7, #16]
 800a880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a882:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a884:	441a      	add	r2, r3
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800a88a:	7ebb      	ldrb	r3, [r7, #26]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d009      	beq.n	800a8a4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800a894:	6939      	ldr	r1, [r7, #16]
 800a896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a898:	440b      	add	r3, r1
 800a89a:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a89c:	441a      	add	r2, r3
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	601a      	str	r2, [r3, #0]
 800a8a2:	e00a      	b.n	800a8ba <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800a8a4:	7e7b      	ldrb	r3, [r7, #25]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d007      	beq.n	800a8ba <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800a8ae:	6939      	ldr	r1, [r7, #16]
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a8b4:	441a      	add	r2, r3
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a8ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d114      	bne.n	800a8ec <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800a8c2:	7efb      	ldrb	r3, [r7, #27]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d011      	beq.n	800a8ec <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800a8c8:	f107 030c 	add.w	r3, r7, #12
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	2103      	movs	r1, #3
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f7ff fa11 	bl	8009cf8 <get_sequence_step_timeout>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800a8e0:	68f9      	ldr	r1, [r7, #12]
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a8e6:	441a      	add	r2, r3
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a8ec:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d114      	bne.n	800a91e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800a8f4:	7f3b      	ldrb	r3, [r7, #28]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d011      	beq.n	800a91e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800a8fa:	f107 0314 	add.w	r3, r7, #20
 800a8fe:	461a      	mov	r2, r3
 800a900:	2104      	movs	r1, #4
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f7ff f9f8 	bl	8009cf8 <get_sequence_step_timeout>
 800a908:	4603      	mov	r3, r0
 800a90a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800a912:	6979      	ldr	r1, [r7, #20]
 800a914:	6a3b      	ldr	r3, [r7, #32]
 800a916:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a918:	441a      	add	r2, r3
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a91e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a922:	2b00      	cmp	r3, #0
 800a924:	d103      	bne.n	800a92e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a92e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a932:	4618      	mov	r0, r3
 800a934:	3740      	adds	r7, #64	@ 0x40
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b088      	sub	sp, #32
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a946:	2300      	movs	r3, #0
 800a948:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800a94a:	2300      	movs	r3, #0
 800a94c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800a94e:	e0c6      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	683a      	ldr	r2, [r7, #0]
 800a954:	4413      	add	r3, r2
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	74fb      	strb	r3, [r7, #19]
		Index++;
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	3301      	adds	r3, #1
 800a95e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800a960:	7cfb      	ldrb	r3, [r7, #19]
 800a962:	2bff      	cmp	r3, #255	@ 0xff
 800a964:	f040 808d 	bne.w	800aa82 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	683a      	ldr	r2, [r7, #0]
 800a96c:	4413      	add	r3, r2
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	747b      	strb	r3, [r7, #17]
			Index++;
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	3301      	adds	r3, #1
 800a976:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800a978:	7c7b      	ldrb	r3, [r7, #17]
 800a97a:	2b03      	cmp	r3, #3
 800a97c:	d87e      	bhi.n	800aa7c <VL53L0X_load_tuning_settings+0x140>
 800a97e:	a201      	add	r2, pc, #4	@ (adr r2, 800a984 <VL53L0X_load_tuning_settings+0x48>)
 800a980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a984:	0800a995 	.word	0x0800a995
 800a988:	0800a9cf 	.word	0x0800a9cf
 800a98c:	0800aa09 	.word	0x0800aa09
 800a990:	0800aa43 	.word	0x0800aa43
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	683a      	ldr	r2, [r7, #0]
 800a998:	4413      	add	r3, r2
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	743b      	strb	r3, [r7, #16]
				Index++;
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	683a      	ldr	r2, [r7, #0]
 800a9a8:	4413      	add	r3, r2
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a9b4:	7c3b      	ldrb	r3, [r7, #16]
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	021b      	lsls	r3, r3, #8
 800a9ba:	b29a      	uxth	r2, r3
 800a9bc:	7bfb      	ldrb	r3, [r7, #15]
 800a9be:	b29b      	uxth	r3, r3
 800a9c0:	4413      	add	r3, r2
 800a9c2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	89ba      	ldrh	r2, [r7, #12]
 800a9c8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800a9cc:	e087      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	683a      	ldr	r2, [r7, #0]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	743b      	strb	r3, [r7, #16]
				Index++;
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	3301      	adds	r3, #1
 800a9dc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	683a      	ldr	r2, [r7, #0]
 800a9e2:	4413      	add	r3, r2
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	3301      	adds	r3, #1
 800a9ec:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a9ee:	7c3b      	ldrb	r3, [r7, #16]
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	021b      	lsls	r3, r3, #8
 800a9f4:	b29a      	uxth	r2, r3
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	4413      	add	r3, r2
 800a9fc:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	89ba      	ldrh	r2, [r7, #12]
 800aa02:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800aa06:	e06a      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	683a      	ldr	r2, [r7, #0]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	743b      	strb	r3, [r7, #16]
				Index++;
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	3301      	adds	r3, #1
 800aa16:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	73fb      	strb	r3, [r7, #15]
				Index++;
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	3301      	adds	r3, #1
 800aa26:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aa28:	7c3b      	ldrb	r3, [r7, #16]
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	021b      	lsls	r3, r3, #8
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	7bfb      	ldrb	r3, [r7, #15]
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	4413      	add	r3, r2
 800aa36:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	89ba      	ldrh	r2, [r7, #12]
 800aa3c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800aa40:	e04d      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	683a      	ldr	r2, [r7, #0]
 800aa46:	4413      	add	r3, r2
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	743b      	strb	r3, [r7, #16]
				Index++;
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	3301      	adds	r3, #1
 800aa50:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	683a      	ldr	r2, [r7, #0]
 800aa56:	4413      	add	r3, r2
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aa62:	7c3b      	ldrb	r3, [r7, #16]
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	021b      	lsls	r3, r3, #8
 800aa68:	b29a      	uxth	r2, r3
 800aa6a:	7bfb      	ldrb	r3, [r7, #15]
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	4413      	add	r3, r2
 800aa70:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	89ba      	ldrh	r2, [r7, #12]
 800aa76:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800aa7a:	e030      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa7c:	23fc      	movs	r3, #252	@ 0xfc
 800aa7e:	77fb      	strb	r3, [r7, #31]
 800aa80:	e02d      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800aa82:	7cfb      	ldrb	r3, [r7, #19]
 800aa84:	2b04      	cmp	r3, #4
 800aa86:	d828      	bhi.n	800aada <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	683a      	ldr	r2, [r7, #0]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	74bb      	strb	r3, [r7, #18]
			Index++;
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	3301      	adds	r3, #1
 800aa96:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800aa98:	2300      	movs	r3, #0
 800aa9a:	61bb      	str	r3, [r7, #24]
 800aa9c:	e00f      	b.n	800aabe <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	7819      	ldrb	r1, [r3, #0]
 800aaa6:	f107 0208 	add.w	r2, r7, #8
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	4413      	add	r3, r2
 800aaae:	460a      	mov	r2, r1
 800aab0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	3301      	adds	r3, #1
 800aab6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800aab8:	69bb      	ldr	r3, [r7, #24]
 800aaba:	3301      	adds	r3, #1
 800aabc:	61bb      	str	r3, [r7, #24]
 800aabe:	7cfb      	ldrb	r3, [r7, #19]
 800aac0:	69ba      	ldr	r2, [r7, #24]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	dbeb      	blt.n	800aa9e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800aac6:	7cfb      	ldrb	r3, [r7, #19]
 800aac8:	f107 0208 	add.w	r2, r7, #8
 800aacc:	7cb9      	ldrb	r1, [r7, #18]
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7f7 ff0e 	bl	80028f0 <VL53L0X_WriteMulti>
 800aad4:	4603      	mov	r3, r0
 800aad6:	77fb      	strb	r3, [r7, #31]
 800aad8:	e001      	b.n	800aade <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aada:	23fc      	movs	r3, #252	@ 0xfc
 800aadc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	683a      	ldr	r2, [r7, #0]
 800aae2:	4413      	add	r3, r2
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d004      	beq.n	800aaf4 <VL53L0X_load_tuning_settings+0x1b8>
 800aaea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	f43f af2e 	beq.w	800a950 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aaf4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3720      	adds	r7, #32
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b088      	sub	sp, #32
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2200      	movs	r2, #0
 800ab14:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800ab16:	f107 0313 	add.w	r3, r7, #19
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	68f8      	ldr	r0, [r7, #12]
 800ab1e:	f7fc fd31 	bl	8007584 <VL53L0X_GetXTalkCompensationEnable>
 800ab22:	4603      	mov	r3, r0
 800ab24:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ab26:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d111      	bne.n	800ab52 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800ab2e:	7cfb      	ldrb	r3, [r7, #19]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00e      	beq.n	800ab52 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6a1b      	ldr	r3, [r3, #32]
 800ab38:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	8a9b      	ldrh	r3, [r3, #20]
 800ab3e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	fb02 f303 	mul.w	r3, r2, r3
 800ab46:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	3380      	adds	r3, #128	@ 0x80
 800ab4c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800ab52:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3720      	adds	r7, #32
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}

0800ab5e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800ab5e:	b580      	push	{r7, lr}
 800ab60:	b086      	sub	sp, #24
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	60f8      	str	r0, [r7, #12]
 800ab66:	60b9      	str	r1, [r7, #8]
 800ab68:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800ab76:	f107 0310 	add.w	r3, r7, #16
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	68b9      	ldr	r1, [r7, #8]
 800ab7e:	68f8      	ldr	r0, [r7, #12]
 800ab80:	f7ff ffbe 	bl	800ab00 <VL53L0X_get_total_xtalk_rate>
 800ab84:	4603      	mov	r3, r0
 800ab86:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800ab88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d105      	bne.n	800ab9c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681a      	ldr	r2, [r3, #0]
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	441a      	add	r2, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	601a      	str	r2, [r3, #0]

	return Status;
 800ab9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3718      	adds	r7, #24
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b09a      	sub	sp, #104	@ 0x68
 800abac:	af00      	add	r7, sp, #0
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	60b9      	str	r1, [r7, #8]
 800abb2:	607a      	str	r2, [r7, #4]
 800abb4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800abb6:	2312      	movs	r3, #18
 800abb8:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800abba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800abbe:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800abc0:	2342      	movs	r3, #66	@ 0x42
 800abc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800abc4:	2306      	movs	r3, #6
 800abc6:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800abc8:	2307      	movs	r3, #7
 800abca:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abcc:	2300      	movs	r3, #0
 800abce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800abd8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800abe0:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800abe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abe4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abe6:	fb02 f303 	mul.w	r3, r2, r3
 800abea:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800abec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abee:	3380      	adds	r3, #128	@ 0x80
 800abf0:	0a1b      	lsrs	r3, r3, #8
 800abf2:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800abf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abf6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800abf8:	fb02 f303 	mul.w	r3, r2, r3
 800abfc:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800abfe:	2300      	movs	r3, #0
 800ac00:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d01a      	beq.n	800ac3e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	029b      	lsls	r3, r3, #10
 800ac0c:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800ac12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac14:	4413      	add	r3, r2
 800ac16:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800ac18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac20:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800ac22:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ac24:	4613      	mov	r3, r2
 800ac26:	005b      	lsls	r3, r3, #1
 800ac28:	4413      	add	r3, r2
 800ac2a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800ac2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac2e:	fb03 f303 	mul.w	r3, r3, r3
 800ac32:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800ac34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac36:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ac3a:	0c1b      	lsrs	r3, r3, #16
 800ac3c:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ac42:	fb02 f303 	mul.w	r3, r2, r3
 800ac46:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800ac48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac4a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ac4e:	0c1b      	lsrs	r3, r3, #16
 800ac50:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800ac52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac54:	fb03 f303 	mul.w	r3, r3, r3
 800ac58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800ac5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac5c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ac60:	0c1b      	lsrs	r3, r3, #16
 800ac62:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800ac64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac66:	085a      	lsrs	r2, r3, #1
 800ac68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac6a:	441a      	add	r2, r3
 800ac6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac72:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800ac74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac78:	fb02 f303 	mul.w	r3, r2, r3
 800ac7c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800ac7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac84:	d302      	bcc.n	800ac8c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800ac86:	4b54      	ldr	r3, [pc, #336]	@ (800add8 <VL53L0X_calc_dmax+0x230>)
 800ac88:	663b      	str	r3, [r7, #96]	@ 0x60
 800ac8a:	e015      	b.n	800acb8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800ac8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac8e:	085a      	lsrs	r2, r3, #1
 800ac90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac92:	441a      	add	r2, r3
 800ac94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac96:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac9a:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800ac9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aca0:	fb02 f303 	mul.w	r3, r2, r3
 800aca4:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800aca6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aca8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800acac:	0c1b      	lsrs	r3, r3, #16
 800acae:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800acb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acb2:	fb03 f303 	mul.w	r3, r3, r3
 800acb6:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800acb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acba:	039b      	lsls	r3, r3, #14
 800acbc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800acc0:	4a46      	ldr	r2, [pc, #280]	@ (800addc <VL53L0X_calc_dmax+0x234>)
 800acc2:	fba2 2303 	umull	r2, r3, r2, r3
 800acc6:	099b      	lsrs	r3, r3, #6
 800acc8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800acca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800accc:	fb03 f303 	mul.w	r3, r3, r3
 800acd0:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800acd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acd4:	fb03 f303 	mul.w	r3, r3, r3
 800acd8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800acda:	6a3b      	ldr	r3, [r7, #32]
 800acdc:	3308      	adds	r3, #8
 800acde:	091b      	lsrs	r3, r3, #4
 800ace0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800ace2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ace4:	6a3b      	ldr	r3, [r7, #32]
 800ace6:	1ad3      	subs	r3, r2, r3
 800ace8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800acea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acec:	4613      	mov	r3, r2
 800acee:	005b      	lsls	r3, r3, #1
 800acf0:	4413      	add	r3, r2
 800acf2:	011b      	lsls	r3, r3, #4
 800acf4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800acfc:	0b9b      	lsrs	r3, r3, #14
 800acfe:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800ad00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad04:	4413      	add	r3, r2
 800ad06:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800ad08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad0a:	085b      	lsrs	r3, r3, #1
 800ad0c:	69ba      	ldr	r2, [r7, #24]
 800ad0e:	4413      	add	r3, r2
 800ad10:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800ad12:	69ba      	ldr	r2, [r7, #24]
 800ad14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad1a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	039b      	lsls	r3, r3, #14
 800ad20:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	085b      	lsrs	r3, r3, #1
 800ad26:	69ba      	ldr	r2, [r7, #24]
 800ad28:	4413      	add	r3, r2
 800ad2a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800ad2c:	69ba      	ldr	r2, [r7, #24]
 800ad2e:	69fb      	ldr	r3, [r7, #28]
 800ad30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad34:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800ad36:	69bb      	ldr	r3, [r7, #24]
 800ad38:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ad3a:	fb02 f303 	mul.w	r3, r2, r3
 800ad3e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ad40:	69bb      	ldr	r3, [r7, #24]
 800ad42:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ad46:	4a25      	ldr	r2, [pc, #148]	@ (800addc <VL53L0X_calc_dmax+0x234>)
 800ad48:	fba2 2303 	umull	r2, r3, r2, r3
 800ad4c:	099b      	lsrs	r3, r3, #6
 800ad4e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	011b      	lsls	r3, r3, #4
 800ad54:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ad56:	69bb      	ldr	r3, [r7, #24]
 800ad58:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ad5c:	4a1f      	ldr	r2, [pc, #124]	@ (800addc <VL53L0X_calc_dmax+0x234>)
 800ad5e:	fba2 2303 	umull	r2, r3, r2, r3
 800ad62:	099b      	lsrs	r3, r3, #6
 800ad64:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800ad66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad68:	3380      	adds	r3, #128	@ 0x80
 800ad6a:	0a1b      	lsrs	r3, r3, #8
 800ad6c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d008      	beq.n	800ad86 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	085a      	lsrs	r2, r3, #1
 800ad78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7a:	441a      	add	r2, r3
 800ad7c:	697b      	ldr	r3, [r7, #20]
 800ad7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad82:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad84:	e001      	b.n	800ad8a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800ad86:	2300      	movs	r3, #0
 800ad88:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800ad8a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ad8c:	f7fe f9be 	bl	800910c <VL53L0X_isqrt>
 800ad90:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d008      	beq.n	800adaa <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	085a      	lsrs	r2, r3, #1
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad9e:	441a      	add	r2, r3
 800ada0:	69bb      	ldr	r3, [r7, #24]
 800ada2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ada6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ada8:	e001      	b.n	800adae <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800adaa:	2300      	movs	r3, #0
 800adac:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800adae:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800adb0:	f7fe f9ac 	bl	800910c <VL53L0X_isqrt>
 800adb4:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800adb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800adb8:	693a      	ldr	r2, [r7, #16]
 800adba:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d902      	bls.n	800adca <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800adc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800adc6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800adc8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800adca:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800adce:	4618      	mov	r0, r3
 800add0:	3768      	adds	r7, #104	@ 0x68
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	fff00000 	.word	0xfff00000
 800addc:	10624dd3 	.word	0x10624dd3

0800ade0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b0b4      	sub	sp, #208	@ 0xd0
 800ade4:	af04      	add	r7, sp, #16
 800ade6:	60f8      	str	r0, [r7, #12]
 800ade8:	60b9      	str	r1, [r7, #8]
 800adea:	607a      	str	r2, [r7, #4]
 800adec:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800adee:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800adf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800adf6:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800adfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800adfe:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800ae02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800ae06:	f241 235c 	movw	r3, #4700	@ 0x125c
 800ae0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800ae0e:	4b9e      	ldr	r3, [pc, #632]	@ (800b088 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800ae10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800ae14:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800ae18:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800ae1a:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800ae1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae22:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae26:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800ae28:	4b98      	ldr	r3, [pc, #608]	@ (800b08c <VL53L0X_calc_sigma_estimate+0x2ac>)
 800ae2a:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800ae2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae30:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800ae32:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800ae36:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800ae38:	f240 6377 	movw	r3, #1655	@ 0x677
 800ae3c:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	6a1b      	ldr	r3, [r3, #32]
 800ae48:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	691b      	ldr	r3, [r3, #16]
 800ae4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ae52:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800ae56:	0c1b      	lsrs	r3, r3, #16
 800ae58:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	68db      	ldr	r3, [r3, #12]
 800ae5e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800ae60:	f107 0310 	add.w	r3, r7, #16
 800ae64:	461a      	mov	r2, r3
 800ae66:	68b9      	ldr	r1, [r7, #8]
 800ae68:	68f8      	ldr	r0, [r7, #12]
 800ae6a:	f7ff fe78 	bl	800ab5e <VL53L0X_get_total_signal_rate>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800ae74:	f107 0314 	add.w	r3, r7, #20
 800ae78:	461a      	mov	r2, r3
 800ae7a:	68b9      	ldr	r1, [r7, #8]
 800ae7c:	68f8      	ldr	r0, [r7, #12]
 800ae7e:	f7ff fe3f 	bl	800ab00 <VL53L0X_get_total_xtalk_rate>
 800ae82:	4603      	mov	r3, r0
 800ae84:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ae8e:	fb02 f303 	mul.w	r3, r2, r3
 800ae92:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800ae94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae96:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ae9a:	0c1b      	lsrs	r3, r3, #16
 800ae9c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800aea4:	fb02 f303 	mul.w	r3, r2, r3
 800aea8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800aeac:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800aeb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d902      	bls.n	800aebc <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800aeb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800aebc:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d168      	bne.n	800af96 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aeca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800aed4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800aed8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800aedc:	461a      	mov	r2, r3
 800aede:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800aee2:	68f8      	ldr	r0, [r7, #12]
 800aee4:	f7fe feb4 	bl	8009c50 <VL53L0X_calc_timeout_mclks>
 800aee8:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800aefa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800aefe:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800af02:	461a      	mov	r2, r3
 800af04:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800af08:	68f8      	ldr	r0, [r7, #12]
 800af0a:	f7fe fea1 	bl	8009c50 <VL53L0X_calc_timeout_mclks>
 800af0e:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800af10:	2303      	movs	r3, #3
 800af12:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800af16:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800af1a:	2b08      	cmp	r3, #8
 800af1c:	d102      	bne.n	800af24 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800af1e:	2302      	movs	r3, #2
 800af20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800af24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800af26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af28:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800af2a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800af2e:	fb02 f303 	mul.w	r3, r2, r3
 800af32:	02db      	lsls	r3, r3, #11
 800af34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800af38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af3c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800af40:	4a53      	ldr	r2, [pc, #332]	@ (800b090 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800af42:	fba2 2303 	umull	r2, r3, r2, r3
 800af46:	099b      	lsrs	r3, r3, #6
 800af48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800af4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af52:	fb02 f303 	mul.w	r3, r2, r3
 800af56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800af5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af5e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800af62:	4a4b      	ldr	r2, [pc, #300]	@ (800b090 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800af64:	fba2 2303 	umull	r2, r3, r2, r3
 800af68:	099b      	lsrs	r3, r3, #6
 800af6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	3380      	adds	r3, #128	@ 0x80
 800af72:	0a1b      	lsrs	r3, r3, #8
 800af74:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800af76:	693a      	ldr	r2, [r7, #16]
 800af78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800af7c:	fb02 f303 	mul.w	r3, r2, r3
 800af80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800af84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800af88:	3380      	adds	r3, #128	@ 0x80
 800af8a:	0a1b      	lsrs	r3, r3, #8
 800af8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	021b      	lsls	r3, r3, #8
 800af94:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800af96:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d002      	beq.n	800afa4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800af9e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800afa2:	e15e      	b.n	800b262 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800afa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10c      	bne.n	800afc4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afb0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afb8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	2200      	movs	r2, #0
 800afc0:	601a      	str	r2, [r3, #0]
 800afc2:	e14c      	b.n	800b25e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800afc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d102      	bne.n	800afd2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800afcc:	2301      	movs	r3, #1
 800afce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800afd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800afd6:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800afd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afda:	041a      	lsls	r2, r3, #16
 800afdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afde:	fbb2 f3f3 	udiv	r3, r2, r3
 800afe2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800afe6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800afea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afec:	429a      	cmp	r2, r3
 800afee:	d902      	bls.n	800aff6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800aff0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aff2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800aff6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800affa:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800affe:	fb02 f303 	mul.w	r3, r2, r3
 800b002:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b006:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800b00a:	4613      	mov	r3, r2
 800b00c:	005b      	lsls	r3, r3, #1
 800b00e:	4413      	add	r3, r2
 800b010:	009b      	lsls	r3, r3, #2
 800b012:	4618      	mov	r0, r3
 800b014:	f7fe f87a 	bl	800910c <VL53L0X_isqrt>
 800b018:	4603      	mov	r3, r0
 800b01a:	005b      	lsls	r3, r3, #1
 800b01c:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	891b      	ldrh	r3, [r3, #8]
 800b022:	461a      	mov	r2, r3
 800b024:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b026:	fb02 f303 	mul.w	r3, r2, r3
 800b02a:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b02c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b02e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b030:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b034:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b036:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b038:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b03c:	4a14      	ldr	r2, [pc, #80]	@ (800b090 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b03e:	fba2 2303 	umull	r2, r3, r2, r3
 800b042:	099b      	lsrs	r3, r3, #6
 800b044:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800b046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b048:	041b      	lsls	r3, r3, #16
 800b04a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b04e:	4a10      	ldr	r2, [pc, #64]	@ (800b090 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b050:	fba2 2303 	umull	r2, r3, r2, r3
 800b054:	099b      	lsrs	r3, r3, #6
 800b056:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800b058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800b05e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b062:	fbb2 f3f3 	udiv	r3, r2, r3
 800b066:	2b00      	cmp	r3, #0
 800b068:	bfb8      	it	lt
 800b06a:	425b      	neglt	r3, r3
 800b06c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800b06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b070:	021b      	lsls	r3, r3, #8
 800b072:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	7e1b      	ldrb	r3, [r3, #24]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d00b      	beq.n	800b094 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800b07c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b080:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b084:	e033      	b.n	800b0ee <VL53L0X_calc_sigma_estimate+0x30e>
 800b086:	bf00      	nop
 800b088:	028f87ae 	.word	0x028f87ae
 800b08c:	0006999a 	.word	0x0006999a
 800b090:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b094:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b096:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b09a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b09e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b0a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0a4:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800b0a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0ac:	fb02 f303 	mul.w	r3, r2, r3
 800b0b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b0b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b0b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b0ba:	4413      	add	r3, r2
 800b0bc:	0c1b      	lsrs	r3, r3, #16
 800b0be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b0c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0c6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800b0ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b0ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0d2:	085b      	lsrs	r3, r3, #1
 800b0d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b0d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0dc:	fb03 f303 	mul.w	r3, r3, r3
 800b0e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b0e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0e8:	0b9b      	lsrs	r3, r3, #14
 800b0ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b0ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0f4:	fb02 f303 	mul.w	r3, r2, r3
 800b0f8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b100:	0c1b      	lsrs	r3, r3, #16
 800b102:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b106:	fb03 f303 	mul.w	r3, r3, r3
 800b10a:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800b10c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b110:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b114:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b118:	0c1b      	lsrs	r3, r3, #16
 800b11a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b11e:	fb03 f303 	mul.w	r3, r3, r3
 800b122:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b124:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b128:	4413      	add	r3, r2
 800b12a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b12c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b12e:	f7fd ffed 	bl	800910c <VL53L0X_isqrt>
 800b132:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b136:	041b      	lsls	r3, r3, #16
 800b138:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b13c:	3332      	adds	r3, #50	@ 0x32
 800b13e:	4a4b      	ldr	r2, [pc, #300]	@ (800b26c <VL53L0X_calc_sigma_estimate+0x48c>)
 800b140:	fba2 2303 	umull	r2, r3, r2, r3
 800b144:	095a      	lsrs	r2, r3, #5
 800b146:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b148:	fbb2 f3f3 	udiv	r3, r2, r3
 800b14c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b154:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800b158:	fb02 f303 	mul.w	r3, r2, r3
 800b15c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b160:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b164:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800b168:	3308      	adds	r3, #8
 800b16a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800b16e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b172:	4a3f      	ldr	r2, [pc, #252]	@ (800b270 <VL53L0X_calc_sigma_estimate+0x490>)
 800b174:	fba2 2303 	umull	r2, r3, r2, r3
 800b178:	0b5b      	lsrs	r3, r3, #13
 800b17a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b17e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b182:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b184:	429a      	cmp	r2, r3
 800b186:	d902      	bls.n	800b18e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b188:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b18a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b18e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b192:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b196:	4413      	add	r3, r2
 800b198:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b19c:	4a35      	ldr	r2, [pc, #212]	@ (800b274 <VL53L0X_calc_sigma_estimate+0x494>)
 800b19e:	fba2 2303 	umull	r2, r3, r2, r3
 800b1a2:	099b      	lsrs	r3, r3, #6
 800b1a4:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b1aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b1ae:	441a      	add	r2, r3
 800b1b0:	6a3b      	ldr	r3, [r7, #32]
 800b1b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7fd ffa8 	bl	800910c <VL53L0X_isqrt>
 800b1bc:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b1be:	69fb      	ldr	r3, [r7, #28]
 800b1c0:	021b      	lsls	r3, r3, #8
 800b1c2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b1ca:	4a2a      	ldr	r2, [pc, #168]	@ (800b274 <VL53L0X_calc_sigma_estimate+0x494>)
 800b1cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b1d0:	099b      	lsrs	r3, r3, #6
 800b1d2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b1d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b1d8:	fb03 f303 	mul.w	r3, r3, r3
 800b1dc:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b1de:	69fb      	ldr	r3, [r7, #28]
 800b1e0:	fb03 f303 	mul.w	r3, r3, r3
 800b1e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b1e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ea:	4413      	add	r3, r2
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7fd ff8d 	bl	800910c <VL53L0X_isqrt>
 800b1f2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b1fa:	fb02 f303 	mul.w	r3, r2, r3
 800b1fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b202:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b204:	2b00      	cmp	r3, #0
 800b206:	d009      	beq.n	800b21c <VL53L0X_calc_sigma_estimate+0x43c>
 800b208:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d005      	beq.n	800b21c <VL53L0X_calc_sigma_estimate+0x43c>
 800b210:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b214:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b218:	429a      	cmp	r2, r3
 800b21a:	d903      	bls.n	800b224 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b21c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b220:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b22a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800b236:	6939      	ldr	r1, [r7, #16]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	9303      	str	r3, [sp, #12]
 800b23c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b240:	9302      	str	r3, [sp, #8]
 800b242:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b246:	9301      	str	r3, [sp, #4]
 800b248:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b250:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b252:	68f8      	ldr	r0, [r7, #12]
 800b254:	f7ff fca8 	bl	800aba8 <VL53L0X_calc_dmax>
 800b258:	4603      	mov	r3, r0
 800b25a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b25e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800b262:	4618      	mov	r0, r3
 800b264:	37c0      	adds	r7, #192	@ 0xc0
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop
 800b26c:	51eb851f 	.word	0x51eb851f
 800b270:	d1b71759 	.word	0xd1b71759
 800b274:	10624dd3 	.word	0x10624dd3

0800b278 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b090      	sub	sp, #64	@ 0x40
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	607a      	str	r2, [r7, #4]
 800b282:	461a      	mov	r2, r3
 800b284:	460b      	mov	r3, r1
 800b286:	72fb      	strb	r3, [r7, #11]
 800b288:	4613      	mov	r3, r2
 800b28a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b28c:	2300      	movs	r3, #0
 800b28e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b292:	2300      	movs	r3, #0
 800b294:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800b298:	2300      	movs	r3, #0
 800b29a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b2ca:	7afb      	ldrb	r3, [r7, #11]
 800b2cc:	10db      	asrs	r3, r3, #3
 800b2ce:	b2db      	uxtb	r3, r3
 800b2d0:	f003 030f 	and.w	r3, r3, #15
 800b2d4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b2d8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d017      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
 800b2e0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b2e4:	2b05      	cmp	r3, #5
 800b2e6:	d013      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b2e8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b2ec:	2b07      	cmp	r3, #7
 800b2ee:	d00f      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b2f0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b2f4:	2b0c      	cmp	r3, #12
 800b2f6:	d00b      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b2f8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b2fc:	2b0d      	cmp	r3, #13
 800b2fe:	d007      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b300:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b304:	2b0e      	cmp	r3, #14
 800b306:	d003      	beq.n	800b310 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b308:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b30c:	2b0f      	cmp	r3, #15
 800b30e:	d103      	bne.n	800b318 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b310:	2301      	movs	r3, #1
 800b312:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800b316:	e002      	b.n	800b31e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b318:	2300      	movs	r3, #0
 800b31a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b31e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b322:	2b00      	cmp	r3, #0
 800b324:	d109      	bne.n	800b33a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b326:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b32a:	461a      	mov	r2, r3
 800b32c:	2100      	movs	r1, #0
 800b32e:	68f8      	ldr	r0, [r7, #12]
 800b330:	f7fc f9fc 	bl	800772c <VL53L0X_GetLimitCheckEnable>
 800b334:	4603      	mov	r3, r0
 800b336:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b33a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d02e      	beq.n	800b3a0 <VL53L0X_get_pal_range_status+0x128>
 800b342:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b346:	2b00      	cmp	r3, #0
 800b348:	d12a      	bne.n	800b3a0 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b34a:	f107 0310 	add.w	r3, r7, #16
 800b34e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800b352:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b354:	68f8      	ldr	r0, [r7, #12]
 800b356:	f7ff fd43 	bl	800ade0 <VL53L0X_calc_sigma_estimate>
 800b35a:	4603      	mov	r3, r0
 800b35c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b360:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b364:	2b00      	cmp	r3, #0
 800b366:	d103      	bne.n	800b370 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	b29a      	uxth	r2, r3
 800b36c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b36e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b370:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b374:	2b00      	cmp	r3, #0
 800b376:	d113      	bne.n	800b3a0 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b378:	f107 0320 	add.w	r3, r7, #32
 800b37c:	461a      	mov	r2, r3
 800b37e:	2100      	movs	r1, #0
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f7fc fa59 	bl	8007838 <VL53L0X_GetLimitCheckValue>
 800b386:	4603      	mov	r3, r0
 800b388:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b38c:	6a3b      	ldr	r3, [r7, #32]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d006      	beq.n	800b3a0 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b394:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b396:	429a      	cmp	r2, r3
 800b398:	d902      	bls.n	800b3a0 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b39a:	2301      	movs	r3, #1
 800b39c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b3a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d109      	bne.n	800b3bc <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b3a8:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800b3ac:	461a      	mov	r2, r3
 800b3ae:	2102      	movs	r1, #2
 800b3b0:	68f8      	ldr	r0, [r7, #12]
 800b3b2:	f7fc f9bb 	bl	800772c <VL53L0X_GetLimitCheckEnable>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b3bc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d044      	beq.n	800b44e <VL53L0X_get_pal_range_status+0x1d6>
 800b3c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d140      	bne.n	800b44e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b3cc:	f107 031c 	add.w	r3, r7, #28
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	2102      	movs	r1, #2
 800b3d4:	68f8      	ldr	r0, [r7, #12]
 800b3d6:	f7fc fa2f 	bl	8007838 <VL53L0X_GetLimitCheckValue>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b3e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d107      	bne.n	800b3f8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b3e8:	2201      	movs	r2, #1
 800b3ea:	21ff      	movs	r1, #255	@ 0xff
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f7f7 faed 	bl	80029cc <VL53L0X_WrByte>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b3f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d109      	bne.n	800b414 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b400:	f107 0316 	add.w	r3, r7, #22
 800b404:	461a      	mov	r2, r3
 800b406:	21b6      	movs	r1, #182	@ 0xb6
 800b408:	68f8      	ldr	r0, [r7, #12]
 800b40a:	f7f7 fb20 	bl	8002a4e <VL53L0X_RdWord>
 800b40e:	4603      	mov	r3, r0
 800b410:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b414:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d107      	bne.n	800b42c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b41c:	2200      	movs	r2, #0
 800b41e:	21ff      	movs	r1, #255	@ 0xff
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f7f7 fad3 	bl	80029cc <VL53L0X_WrByte>
 800b426:	4603      	mov	r3, r0
 800b428:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b42c:	8afb      	ldrh	r3, [r7, #22]
 800b42e:	025b      	lsls	r3, r3, #9
 800b430:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b436:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d006      	beq.n	800b44e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b440:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b442:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b444:	429a      	cmp	r2, r3
 800b446:	d902      	bls.n	800b44e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b448:	2301      	movs	r3, #1
 800b44a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b44e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b452:	2b00      	cmp	r3, #0
 800b454:	d109      	bne.n	800b46a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b456:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b45a:	461a      	mov	r2, r3
 800b45c:	2103      	movs	r1, #3
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f7fc f964 	bl	800772c <VL53L0X_GetLimitCheckEnable>
 800b464:	4603      	mov	r3, r0
 800b466:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b46a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d023      	beq.n	800b4ba <VL53L0X_get_pal_range_status+0x242>
 800b472:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b476:	2b00      	cmp	r3, #0
 800b478:	d11f      	bne.n	800b4ba <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b47a:	893b      	ldrh	r3, [r7, #8]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d102      	bne.n	800b486 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b480:	2300      	movs	r3, #0
 800b482:	637b      	str	r3, [r7, #52]	@ 0x34
 800b484:	e005      	b.n	800b492 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	021a      	lsls	r2, r3, #8
 800b48a:	893b      	ldrh	r3, [r7, #8]
 800b48c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b490:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b492:	f107 0318 	add.w	r3, r7, #24
 800b496:	461a      	mov	r2, r3
 800b498:	2103      	movs	r1, #3
 800b49a:	68f8      	ldr	r0, [r7, #12]
 800b49c:	f7fc f9cc 	bl	8007838 <VL53L0X_GetLimitCheckValue>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d006      	beq.n	800b4ba <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b4ac:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b4ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	d202      	bcs.n	800b4ba <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b4ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d14a      	bne.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b4c2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d103      	bne.n	800b4d2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b4ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4cc:	22ff      	movs	r2, #255	@ 0xff
 800b4ce:	701a      	strb	r2, [r3, #0]
 800b4d0:	e042      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b4d2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d007      	beq.n	800b4ea <VL53L0X_get_pal_range_status+0x272>
 800b4da:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b4de:	2b02      	cmp	r3, #2
 800b4e0:	d003      	beq.n	800b4ea <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b4e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b4e6:	2b03      	cmp	r3, #3
 800b4e8:	d103      	bne.n	800b4f2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b4ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4ec:	2205      	movs	r2, #5
 800b4ee:	701a      	strb	r2, [r3, #0]
 800b4f0:	e032      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b4f2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b4f6:	2b06      	cmp	r3, #6
 800b4f8:	d003      	beq.n	800b502 <VL53L0X_get_pal_range_status+0x28a>
 800b4fa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b4fe:	2b09      	cmp	r3, #9
 800b500:	d103      	bne.n	800b50a <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b504:	2204      	movs	r2, #4
 800b506:	701a      	strb	r2, [r3, #0]
 800b508:	e026      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b50a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b50e:	2b08      	cmp	r3, #8
 800b510:	d007      	beq.n	800b522 <VL53L0X_get_pal_range_status+0x2aa>
 800b512:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b516:	2b0a      	cmp	r3, #10
 800b518:	d003      	beq.n	800b522 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b51a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d103      	bne.n	800b52a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b524:	2203      	movs	r2, #3
 800b526:	701a      	strb	r2, [r3, #0]
 800b528:	e016      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b52a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b52e:	2b04      	cmp	r3, #4
 800b530:	d003      	beq.n	800b53a <VL53L0X_get_pal_range_status+0x2c2>
 800b532:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b536:	2b01      	cmp	r3, #1
 800b538:	d103      	bne.n	800b542 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b53a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b53c:	2202      	movs	r2, #2
 800b53e:	701a      	strb	r2, [r3, #0]
 800b540:	e00a      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b542:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b546:	2b01      	cmp	r3, #1
 800b548:	d103      	bne.n	800b552 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b54a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b54c:	2201      	movs	r2, #1
 800b54e:	701a      	strb	r2, [r3, #0]
 800b550:	e002      	b.n	800b558 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b554:	2200      	movs	r2, #0
 800b556:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d102      	bne.n	800b566 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b562:	2200      	movs	r2, #0
 800b564:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b566:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b56a:	461a      	mov	r2, r3
 800b56c:	2101      	movs	r1, #1
 800b56e:	68f8      	ldr	r0, [r7, #12]
 800b570:	f7fc f8dc 	bl	800772c <VL53L0X_GetLimitCheckEnable>
 800b574:	4603      	mov	r3, r0
 800b576:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b57a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d14f      	bne.n	800b622 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b582:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b586:	2b00      	cmp	r3, #0
 800b588:	d003      	beq.n	800b592 <VL53L0X_get_pal_range_status+0x31a>
 800b58a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d103      	bne.n	800b59a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b592:	2301      	movs	r3, #1
 800b594:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b598:	e002      	b.n	800b5a0 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b5a6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b5aa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5ae:	2b04      	cmp	r3, #4
 800b5b0:	d003      	beq.n	800b5ba <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b5b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d103      	bne.n	800b5c2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b5c0:	e002      	b.n	800b5c8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b5ce:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b5d2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d003      	beq.n	800b5e2 <VL53L0X_get_pal_range_status+0x36a>
 800b5da:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d103      	bne.n	800b5ea <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b5e8:	e002      	b.n	800b5f0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b5f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b5fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d003      	beq.n	800b60a <VL53L0X_get_pal_range_status+0x392>
 800b602:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b606:	2b01      	cmp	r3, #1
 800b608:	d103      	bne.n	800b612 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b60a:	2301      	movs	r3, #1
 800b60c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b610:	e002      	b.n	800b618 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b612:	2300      	movs	r3, #0
 800b614:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b61e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b622:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800b626:	4618      	mov	r0, r3
 800b628:	3740      	adds	r7, #64	@ 0x40
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b086      	sub	sp, #24
 800b632:	af00      	add	r7, sp, #0
 800b634:	60f8      	str	r0, [r7, #12]
 800b636:	60b9      	str	r1, [r7, #8]
 800b638:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b63a:	2300      	movs	r3, #0
 800b63c:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800b63e:	2102      	movs	r1, #2
 800b640:	68f8      	ldr	r0, [r7, #12]
 800b642:	f7fd fdda 	bl	80091fa <VL53L0X_get_info_from_device>
 800b646:	4603      	mov	r3, r0
 800b648:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800b64a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d11c      	bne.n	800b68c <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 800b658:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800b65a:	7dbb      	ldrb	r3, [r7, #22]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d107      	bne.n	800b670 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	2200      	movs	r2, #0
 800b664:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	3340      	adds	r3, #64	@ 0x40
 800b66a:	2200      	movs	r2, #0
 800b66c:	701a      	strb	r2, [r3, #0]
 800b66e:	e00d      	b.n	800b68c <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f893 20f2 	ldrb.w	r2, [r3, #242]	@ 0xf2
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	33f3      	adds	r3, #243	@ 0xf3
 800b67e:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	3340      	adds	r3, #64	@ 0x40
 800b684:	6939      	ldr	r1, [r7, #16]
 800b686:	4618      	mov	r0, r3
 800b688:	f000 ff72 	bl	800c570 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b68c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b690:	4618      	mov	r0, r3
 800b692:	3718      	adds	r7, #24
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800b698:	b5b0      	push	{r4, r5, r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800b6a6:	f107 030d 	add.w	r3, r7, #13
 800b6aa:	683a      	ldr	r2, [r7, #0]
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f7ff ffbd 	bl	800b62e <VL53L0X_check_part_used>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800b6b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d13b      	bne.n	800b738 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800b6c0:	7b7b      	ldrb	r3, [r7, #13]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d108      	bne.n	800b6d8 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	4a30      	ldr	r2, [pc, #192]	@ (800b78c <VL53L0X_get_device_info+0xf4>)
 800b6ca:	461c      	mov	r4, r3
 800b6cc:	4613      	mov	r3, r2
 800b6ce:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b6d0:	6020      	str	r0, [r4, #0]
 800b6d2:	6061      	str	r1, [r4, #4]
 800b6d4:	60a2      	str	r2, [r4, #8]
 800b6d6:	e027      	b.n	800b728 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800b6d8:	7b7b      	ldrb	r3, [r7, #13]
 800b6da:	2b22      	cmp	r3, #34	@ 0x22
 800b6dc:	d80b      	bhi.n	800b6f6 <VL53L0X_get_device_info+0x5e>
 800b6de:	7b7b      	ldrb	r3, [r7, #13]
 800b6e0:	2b20      	cmp	r3, #32
 800b6e2:	d008      	beq.n	800b6f6 <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	4a2a      	ldr	r2, [pc, #168]	@ (800b790 <VL53L0X_get_device_info+0xf8>)
 800b6e8:	461c      	mov	r4, r3
 800b6ea:	4613      	mov	r3, r2
 800b6ec:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b6ee:	6020      	str	r0, [r4, #0]
 800b6f0:	6061      	str	r1, [r4, #4]
 800b6f2:	60a2      	str	r2, [r4, #8]
 800b6f4:	e018      	b.n	800b728 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800b6f6:	7b7b      	ldrb	r3, [r7, #13]
 800b6f8:	2b26      	cmp	r3, #38	@ 0x26
 800b6fa:	d808      	bhi.n	800b70e <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	4a25      	ldr	r2, [pc, #148]	@ (800b794 <VL53L0X_get_device_info+0xfc>)
 800b700:	461c      	mov	r4, r3
 800b702:	4613      	mov	r3, r2
 800b704:	cb07      	ldmia	r3!, {r0, r1, r2}
 800b706:	6020      	str	r0, [r4, #0]
 800b708:	6061      	str	r1, [r4, #4]
 800b70a:	60a2      	str	r2, [r4, #8]
 800b70c:	e00c      	b.n	800b728 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	4a21      	ldr	r2, [pc, #132]	@ (800b798 <VL53L0X_get_device_info+0x100>)
 800b712:	461d      	mov	r5, r3
 800b714:	4614      	mov	r4, r2
 800b716:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b718:	6028      	str	r0, [r5, #0]
 800b71a:	6069      	str	r1, [r5, #4]
 800b71c:	60aa      	str	r2, [r5, #8]
 800b71e:	60eb      	str	r3, [r5, #12]
 800b720:	6820      	ldr	r0, [r4, #0]
 800b722:	6128      	str	r0, [r5, #16]
 800b724:	7923      	ldrb	r3, [r4, #4]
 800b726:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	3320      	adds	r3, #32
 800b72c:	491b      	ldr	r1, [pc, #108]	@ (800b79c <VL53L0X_get_device_info+0x104>)
 800b72e:	461a      	mov	r2, r3
 800b730:	460b      	mov	r3, r1
 800b732:	cb03      	ldmia	r3!, {r0, r1}
 800b734:	6010      	str	r0, [r2, #0]
 800b736:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d108      	bne.n	800b752 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	3360      	adds	r3, #96	@ 0x60
 800b744:	461a      	mov	r2, r3
 800b746:	21c0      	movs	r1, #192	@ 0xc0
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f7f7 f952 	bl	80029f2 <VL53L0X_RdByte>
 800b74e:	4603      	mov	r3, r0
 800b750:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d112      	bne.n	800b780 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800b75a:	f107 030e 	add.w	r3, r7, #14
 800b75e:	461a      	mov	r2, r3
 800b760:	21c2      	movs	r1, #194	@ 0xc2
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f7f7 f945 	bl	80029f2 <VL53L0X_RdByte>
 800b768:	4603      	mov	r3, r0
 800b76a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	2201      	movs	r2, #1
 800b770:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800b774:	7bbb      	ldrb	r3, [r7, #14]
 800b776:	091b      	lsrs	r3, r3, #4
 800b778:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	}

	return Status;
 800b780:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b784:	4618      	mov	r0, r3
 800b786:	3710      	adds	r7, #16
 800b788:	46bd      	mov	sp, r7
 800b78a:	bdb0      	pop	{r4, r5, r7, pc}
 800b78c:	0800e8bc 	.word	0x0800e8bc
 800b790:	0800e8c8 	.word	0x0800e8c8
 800b794:	0800e8d4 	.word	0x0800e8d4
 800b798:	0800e8e0 	.word	0x0800e8e0
 800b79c:	0800e8f8 	.word	0x0800e8f8

0800b7a0 <__cvt>:
 800b7a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7a4:	ec57 6b10 	vmov	r6, r7, d0
 800b7a8:	2f00      	cmp	r7, #0
 800b7aa:	460c      	mov	r4, r1
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	463b      	mov	r3, r7
 800b7b0:	bfbb      	ittet	lt
 800b7b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b7b6:	461f      	movlt	r7, r3
 800b7b8:	2300      	movge	r3, #0
 800b7ba:	232d      	movlt	r3, #45	@ 0x2d
 800b7bc:	700b      	strb	r3, [r1, #0]
 800b7be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b7c4:	4691      	mov	r9, r2
 800b7c6:	f023 0820 	bic.w	r8, r3, #32
 800b7ca:	bfbc      	itt	lt
 800b7cc:	4632      	movlt	r2, r6
 800b7ce:	4616      	movlt	r6, r2
 800b7d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b7d4:	d005      	beq.n	800b7e2 <__cvt+0x42>
 800b7d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b7da:	d100      	bne.n	800b7de <__cvt+0x3e>
 800b7dc:	3401      	adds	r4, #1
 800b7de:	2102      	movs	r1, #2
 800b7e0:	e000      	b.n	800b7e4 <__cvt+0x44>
 800b7e2:	2103      	movs	r1, #3
 800b7e4:	ab03      	add	r3, sp, #12
 800b7e6:	9301      	str	r3, [sp, #4]
 800b7e8:	ab02      	add	r3, sp, #8
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	ec47 6b10 	vmov	d0, r6, r7
 800b7f0:	4653      	mov	r3, sl
 800b7f2:	4622      	mov	r2, r4
 800b7f4:	f000 ff5c 	bl	800c6b0 <_dtoa_r>
 800b7f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b7fc:	4605      	mov	r5, r0
 800b7fe:	d119      	bne.n	800b834 <__cvt+0x94>
 800b800:	f019 0f01 	tst.w	r9, #1
 800b804:	d00e      	beq.n	800b824 <__cvt+0x84>
 800b806:	eb00 0904 	add.w	r9, r0, r4
 800b80a:	2200      	movs	r2, #0
 800b80c:	2300      	movs	r3, #0
 800b80e:	4630      	mov	r0, r6
 800b810:	4639      	mov	r1, r7
 800b812:	f7f5 f979 	bl	8000b08 <__aeabi_dcmpeq>
 800b816:	b108      	cbz	r0, 800b81c <__cvt+0x7c>
 800b818:	f8cd 900c 	str.w	r9, [sp, #12]
 800b81c:	2230      	movs	r2, #48	@ 0x30
 800b81e:	9b03      	ldr	r3, [sp, #12]
 800b820:	454b      	cmp	r3, r9
 800b822:	d31e      	bcc.n	800b862 <__cvt+0xc2>
 800b824:	9b03      	ldr	r3, [sp, #12]
 800b826:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b828:	1b5b      	subs	r3, r3, r5
 800b82a:	4628      	mov	r0, r5
 800b82c:	6013      	str	r3, [r2, #0]
 800b82e:	b004      	add	sp, #16
 800b830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b834:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b838:	eb00 0904 	add.w	r9, r0, r4
 800b83c:	d1e5      	bne.n	800b80a <__cvt+0x6a>
 800b83e:	7803      	ldrb	r3, [r0, #0]
 800b840:	2b30      	cmp	r3, #48	@ 0x30
 800b842:	d10a      	bne.n	800b85a <__cvt+0xba>
 800b844:	2200      	movs	r2, #0
 800b846:	2300      	movs	r3, #0
 800b848:	4630      	mov	r0, r6
 800b84a:	4639      	mov	r1, r7
 800b84c:	f7f5 f95c 	bl	8000b08 <__aeabi_dcmpeq>
 800b850:	b918      	cbnz	r0, 800b85a <__cvt+0xba>
 800b852:	f1c4 0401 	rsb	r4, r4, #1
 800b856:	f8ca 4000 	str.w	r4, [sl]
 800b85a:	f8da 3000 	ldr.w	r3, [sl]
 800b85e:	4499      	add	r9, r3
 800b860:	e7d3      	b.n	800b80a <__cvt+0x6a>
 800b862:	1c59      	adds	r1, r3, #1
 800b864:	9103      	str	r1, [sp, #12]
 800b866:	701a      	strb	r2, [r3, #0]
 800b868:	e7d9      	b.n	800b81e <__cvt+0x7e>

0800b86a <__exponent>:
 800b86a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b86c:	2900      	cmp	r1, #0
 800b86e:	bfba      	itte	lt
 800b870:	4249      	neglt	r1, r1
 800b872:	232d      	movlt	r3, #45	@ 0x2d
 800b874:	232b      	movge	r3, #43	@ 0x2b
 800b876:	2909      	cmp	r1, #9
 800b878:	7002      	strb	r2, [r0, #0]
 800b87a:	7043      	strb	r3, [r0, #1]
 800b87c:	dd29      	ble.n	800b8d2 <__exponent+0x68>
 800b87e:	f10d 0307 	add.w	r3, sp, #7
 800b882:	461d      	mov	r5, r3
 800b884:	270a      	movs	r7, #10
 800b886:	461a      	mov	r2, r3
 800b888:	fbb1 f6f7 	udiv	r6, r1, r7
 800b88c:	fb07 1416 	mls	r4, r7, r6, r1
 800b890:	3430      	adds	r4, #48	@ 0x30
 800b892:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b896:	460c      	mov	r4, r1
 800b898:	2c63      	cmp	r4, #99	@ 0x63
 800b89a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b89e:	4631      	mov	r1, r6
 800b8a0:	dcf1      	bgt.n	800b886 <__exponent+0x1c>
 800b8a2:	3130      	adds	r1, #48	@ 0x30
 800b8a4:	1e94      	subs	r4, r2, #2
 800b8a6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b8aa:	1c41      	adds	r1, r0, #1
 800b8ac:	4623      	mov	r3, r4
 800b8ae:	42ab      	cmp	r3, r5
 800b8b0:	d30a      	bcc.n	800b8c8 <__exponent+0x5e>
 800b8b2:	f10d 0309 	add.w	r3, sp, #9
 800b8b6:	1a9b      	subs	r3, r3, r2
 800b8b8:	42ac      	cmp	r4, r5
 800b8ba:	bf88      	it	hi
 800b8bc:	2300      	movhi	r3, #0
 800b8be:	3302      	adds	r3, #2
 800b8c0:	4403      	add	r3, r0
 800b8c2:	1a18      	subs	r0, r3, r0
 800b8c4:	b003      	add	sp, #12
 800b8c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8c8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b8cc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b8d0:	e7ed      	b.n	800b8ae <__exponent+0x44>
 800b8d2:	2330      	movs	r3, #48	@ 0x30
 800b8d4:	3130      	adds	r1, #48	@ 0x30
 800b8d6:	7083      	strb	r3, [r0, #2]
 800b8d8:	70c1      	strb	r1, [r0, #3]
 800b8da:	1d03      	adds	r3, r0, #4
 800b8dc:	e7f1      	b.n	800b8c2 <__exponent+0x58>
	...

0800b8e0 <_printf_float>:
 800b8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	b08d      	sub	sp, #52	@ 0x34
 800b8e6:	460c      	mov	r4, r1
 800b8e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b8ec:	4616      	mov	r6, r2
 800b8ee:	461f      	mov	r7, r3
 800b8f0:	4605      	mov	r5, r0
 800b8f2:	f000 fe39 	bl	800c568 <_localeconv_r>
 800b8f6:	6803      	ldr	r3, [r0, #0]
 800b8f8:	9304      	str	r3, [sp, #16]
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7f4 fcd8 	bl	80002b0 <strlen>
 800b900:	2300      	movs	r3, #0
 800b902:	930a      	str	r3, [sp, #40]	@ 0x28
 800b904:	f8d8 3000 	ldr.w	r3, [r8]
 800b908:	9005      	str	r0, [sp, #20]
 800b90a:	3307      	adds	r3, #7
 800b90c:	f023 0307 	bic.w	r3, r3, #7
 800b910:	f103 0208 	add.w	r2, r3, #8
 800b914:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b918:	f8d4 b000 	ldr.w	fp, [r4]
 800b91c:	f8c8 2000 	str.w	r2, [r8]
 800b920:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b924:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b928:	9307      	str	r3, [sp, #28]
 800b92a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b92e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b936:	4b9c      	ldr	r3, [pc, #624]	@ (800bba8 <_printf_float+0x2c8>)
 800b938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b93c:	f7f5 f916 	bl	8000b6c <__aeabi_dcmpun>
 800b940:	bb70      	cbnz	r0, 800b9a0 <_printf_float+0xc0>
 800b942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b946:	4b98      	ldr	r3, [pc, #608]	@ (800bba8 <_printf_float+0x2c8>)
 800b948:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b94c:	f7f5 f8f0 	bl	8000b30 <__aeabi_dcmple>
 800b950:	bb30      	cbnz	r0, 800b9a0 <_printf_float+0xc0>
 800b952:	2200      	movs	r2, #0
 800b954:	2300      	movs	r3, #0
 800b956:	4640      	mov	r0, r8
 800b958:	4649      	mov	r1, r9
 800b95a:	f7f5 f8df 	bl	8000b1c <__aeabi_dcmplt>
 800b95e:	b110      	cbz	r0, 800b966 <_printf_float+0x86>
 800b960:	232d      	movs	r3, #45	@ 0x2d
 800b962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b966:	4a91      	ldr	r2, [pc, #580]	@ (800bbac <_printf_float+0x2cc>)
 800b968:	4b91      	ldr	r3, [pc, #580]	@ (800bbb0 <_printf_float+0x2d0>)
 800b96a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b96e:	bf8c      	ite	hi
 800b970:	4690      	movhi	r8, r2
 800b972:	4698      	movls	r8, r3
 800b974:	2303      	movs	r3, #3
 800b976:	6123      	str	r3, [r4, #16]
 800b978:	f02b 0304 	bic.w	r3, fp, #4
 800b97c:	6023      	str	r3, [r4, #0]
 800b97e:	f04f 0900 	mov.w	r9, #0
 800b982:	9700      	str	r7, [sp, #0]
 800b984:	4633      	mov	r3, r6
 800b986:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b988:	4621      	mov	r1, r4
 800b98a:	4628      	mov	r0, r5
 800b98c:	f000 fa84 	bl	800be98 <_printf_common>
 800b990:	3001      	adds	r0, #1
 800b992:	f040 808d 	bne.w	800bab0 <_printf_float+0x1d0>
 800b996:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b99a:	b00d      	add	sp, #52	@ 0x34
 800b99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a0:	4642      	mov	r2, r8
 800b9a2:	464b      	mov	r3, r9
 800b9a4:	4640      	mov	r0, r8
 800b9a6:	4649      	mov	r1, r9
 800b9a8:	f7f5 f8e0 	bl	8000b6c <__aeabi_dcmpun>
 800b9ac:	b140      	cbz	r0, 800b9c0 <_printf_float+0xe0>
 800b9ae:	464b      	mov	r3, r9
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	bfbc      	itt	lt
 800b9b4:	232d      	movlt	r3, #45	@ 0x2d
 800b9b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b9ba:	4a7e      	ldr	r2, [pc, #504]	@ (800bbb4 <_printf_float+0x2d4>)
 800b9bc:	4b7e      	ldr	r3, [pc, #504]	@ (800bbb8 <_printf_float+0x2d8>)
 800b9be:	e7d4      	b.n	800b96a <_printf_float+0x8a>
 800b9c0:	6863      	ldr	r3, [r4, #4]
 800b9c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b9c6:	9206      	str	r2, [sp, #24]
 800b9c8:	1c5a      	adds	r2, r3, #1
 800b9ca:	d13b      	bne.n	800ba44 <_printf_float+0x164>
 800b9cc:	2306      	movs	r3, #6
 800b9ce:	6063      	str	r3, [r4, #4]
 800b9d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	6022      	str	r2, [r4, #0]
 800b9d8:	9303      	str	r3, [sp, #12]
 800b9da:	ab0a      	add	r3, sp, #40	@ 0x28
 800b9dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b9e0:	ab09      	add	r3, sp, #36	@ 0x24
 800b9e2:	9300      	str	r3, [sp, #0]
 800b9e4:	6861      	ldr	r1, [r4, #4]
 800b9e6:	ec49 8b10 	vmov	d0, r8, r9
 800b9ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f7ff fed6 	bl	800b7a0 <__cvt>
 800b9f4:	9b06      	ldr	r3, [sp, #24]
 800b9f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9f8:	2b47      	cmp	r3, #71	@ 0x47
 800b9fa:	4680      	mov	r8, r0
 800b9fc:	d129      	bne.n	800ba52 <_printf_float+0x172>
 800b9fe:	1cc8      	adds	r0, r1, #3
 800ba00:	db02      	blt.n	800ba08 <_printf_float+0x128>
 800ba02:	6863      	ldr	r3, [r4, #4]
 800ba04:	4299      	cmp	r1, r3
 800ba06:	dd41      	ble.n	800ba8c <_printf_float+0x1ac>
 800ba08:	f1aa 0a02 	sub.w	sl, sl, #2
 800ba0c:	fa5f fa8a 	uxtb.w	sl, sl
 800ba10:	3901      	subs	r1, #1
 800ba12:	4652      	mov	r2, sl
 800ba14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ba18:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba1a:	f7ff ff26 	bl	800b86a <__exponent>
 800ba1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba20:	1813      	adds	r3, r2, r0
 800ba22:	2a01      	cmp	r2, #1
 800ba24:	4681      	mov	r9, r0
 800ba26:	6123      	str	r3, [r4, #16]
 800ba28:	dc02      	bgt.n	800ba30 <_printf_float+0x150>
 800ba2a:	6822      	ldr	r2, [r4, #0]
 800ba2c:	07d2      	lsls	r2, r2, #31
 800ba2e:	d501      	bpl.n	800ba34 <_printf_float+0x154>
 800ba30:	3301      	adds	r3, #1
 800ba32:	6123      	str	r3, [r4, #16]
 800ba34:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d0a2      	beq.n	800b982 <_printf_float+0xa2>
 800ba3c:	232d      	movs	r3, #45	@ 0x2d
 800ba3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba42:	e79e      	b.n	800b982 <_printf_float+0xa2>
 800ba44:	9a06      	ldr	r2, [sp, #24]
 800ba46:	2a47      	cmp	r2, #71	@ 0x47
 800ba48:	d1c2      	bne.n	800b9d0 <_printf_float+0xf0>
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d1c0      	bne.n	800b9d0 <_printf_float+0xf0>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e7bd      	b.n	800b9ce <_printf_float+0xee>
 800ba52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba56:	d9db      	bls.n	800ba10 <_printf_float+0x130>
 800ba58:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ba5c:	d118      	bne.n	800ba90 <_printf_float+0x1b0>
 800ba5e:	2900      	cmp	r1, #0
 800ba60:	6863      	ldr	r3, [r4, #4]
 800ba62:	dd0b      	ble.n	800ba7c <_printf_float+0x19c>
 800ba64:	6121      	str	r1, [r4, #16]
 800ba66:	b913      	cbnz	r3, 800ba6e <_printf_float+0x18e>
 800ba68:	6822      	ldr	r2, [r4, #0]
 800ba6a:	07d0      	lsls	r0, r2, #31
 800ba6c:	d502      	bpl.n	800ba74 <_printf_float+0x194>
 800ba6e:	3301      	adds	r3, #1
 800ba70:	440b      	add	r3, r1
 800ba72:	6123      	str	r3, [r4, #16]
 800ba74:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ba76:	f04f 0900 	mov.w	r9, #0
 800ba7a:	e7db      	b.n	800ba34 <_printf_float+0x154>
 800ba7c:	b913      	cbnz	r3, 800ba84 <_printf_float+0x1a4>
 800ba7e:	6822      	ldr	r2, [r4, #0]
 800ba80:	07d2      	lsls	r2, r2, #31
 800ba82:	d501      	bpl.n	800ba88 <_printf_float+0x1a8>
 800ba84:	3302      	adds	r3, #2
 800ba86:	e7f4      	b.n	800ba72 <_printf_float+0x192>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e7f2      	b.n	800ba72 <_printf_float+0x192>
 800ba8c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ba90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba92:	4299      	cmp	r1, r3
 800ba94:	db05      	blt.n	800baa2 <_printf_float+0x1c2>
 800ba96:	6823      	ldr	r3, [r4, #0]
 800ba98:	6121      	str	r1, [r4, #16]
 800ba9a:	07d8      	lsls	r0, r3, #31
 800ba9c:	d5ea      	bpl.n	800ba74 <_printf_float+0x194>
 800ba9e:	1c4b      	adds	r3, r1, #1
 800baa0:	e7e7      	b.n	800ba72 <_printf_float+0x192>
 800baa2:	2900      	cmp	r1, #0
 800baa4:	bfd4      	ite	le
 800baa6:	f1c1 0202 	rsble	r2, r1, #2
 800baaa:	2201      	movgt	r2, #1
 800baac:	4413      	add	r3, r2
 800baae:	e7e0      	b.n	800ba72 <_printf_float+0x192>
 800bab0:	6823      	ldr	r3, [r4, #0]
 800bab2:	055a      	lsls	r2, r3, #21
 800bab4:	d407      	bmi.n	800bac6 <_printf_float+0x1e6>
 800bab6:	6923      	ldr	r3, [r4, #16]
 800bab8:	4642      	mov	r2, r8
 800baba:	4631      	mov	r1, r6
 800babc:	4628      	mov	r0, r5
 800babe:	47b8      	blx	r7
 800bac0:	3001      	adds	r0, #1
 800bac2:	d12b      	bne.n	800bb1c <_printf_float+0x23c>
 800bac4:	e767      	b.n	800b996 <_printf_float+0xb6>
 800bac6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800baca:	f240 80dd 	bls.w	800bc88 <_printf_float+0x3a8>
 800bace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bad2:	2200      	movs	r2, #0
 800bad4:	2300      	movs	r3, #0
 800bad6:	f7f5 f817 	bl	8000b08 <__aeabi_dcmpeq>
 800bada:	2800      	cmp	r0, #0
 800badc:	d033      	beq.n	800bb46 <_printf_float+0x266>
 800bade:	4a37      	ldr	r2, [pc, #220]	@ (800bbbc <_printf_float+0x2dc>)
 800bae0:	2301      	movs	r3, #1
 800bae2:	4631      	mov	r1, r6
 800bae4:	4628      	mov	r0, r5
 800bae6:	47b8      	blx	r7
 800bae8:	3001      	adds	r0, #1
 800baea:	f43f af54 	beq.w	800b996 <_printf_float+0xb6>
 800baee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800baf2:	4543      	cmp	r3, r8
 800baf4:	db02      	blt.n	800bafc <_printf_float+0x21c>
 800baf6:	6823      	ldr	r3, [r4, #0]
 800baf8:	07d8      	lsls	r0, r3, #31
 800bafa:	d50f      	bpl.n	800bb1c <_printf_float+0x23c>
 800bafc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb00:	4631      	mov	r1, r6
 800bb02:	4628      	mov	r0, r5
 800bb04:	47b8      	blx	r7
 800bb06:	3001      	adds	r0, #1
 800bb08:	f43f af45 	beq.w	800b996 <_printf_float+0xb6>
 800bb0c:	f04f 0900 	mov.w	r9, #0
 800bb10:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800bb14:	f104 0a1a 	add.w	sl, r4, #26
 800bb18:	45c8      	cmp	r8, r9
 800bb1a:	dc09      	bgt.n	800bb30 <_printf_float+0x250>
 800bb1c:	6823      	ldr	r3, [r4, #0]
 800bb1e:	079b      	lsls	r3, r3, #30
 800bb20:	f100 8103 	bmi.w	800bd2a <_printf_float+0x44a>
 800bb24:	68e0      	ldr	r0, [r4, #12]
 800bb26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb28:	4298      	cmp	r0, r3
 800bb2a:	bfb8      	it	lt
 800bb2c:	4618      	movlt	r0, r3
 800bb2e:	e734      	b.n	800b99a <_printf_float+0xba>
 800bb30:	2301      	movs	r3, #1
 800bb32:	4652      	mov	r2, sl
 800bb34:	4631      	mov	r1, r6
 800bb36:	4628      	mov	r0, r5
 800bb38:	47b8      	blx	r7
 800bb3a:	3001      	adds	r0, #1
 800bb3c:	f43f af2b 	beq.w	800b996 <_printf_float+0xb6>
 800bb40:	f109 0901 	add.w	r9, r9, #1
 800bb44:	e7e8      	b.n	800bb18 <_printf_float+0x238>
 800bb46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	dc39      	bgt.n	800bbc0 <_printf_float+0x2e0>
 800bb4c:	4a1b      	ldr	r2, [pc, #108]	@ (800bbbc <_printf_float+0x2dc>)
 800bb4e:	2301      	movs	r3, #1
 800bb50:	4631      	mov	r1, r6
 800bb52:	4628      	mov	r0, r5
 800bb54:	47b8      	blx	r7
 800bb56:	3001      	adds	r0, #1
 800bb58:	f43f af1d 	beq.w	800b996 <_printf_float+0xb6>
 800bb5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bb60:	ea59 0303 	orrs.w	r3, r9, r3
 800bb64:	d102      	bne.n	800bb6c <_printf_float+0x28c>
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	07d9      	lsls	r1, r3, #31
 800bb6a:	d5d7      	bpl.n	800bb1c <_printf_float+0x23c>
 800bb6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb70:	4631      	mov	r1, r6
 800bb72:	4628      	mov	r0, r5
 800bb74:	47b8      	blx	r7
 800bb76:	3001      	adds	r0, #1
 800bb78:	f43f af0d 	beq.w	800b996 <_printf_float+0xb6>
 800bb7c:	f04f 0a00 	mov.w	sl, #0
 800bb80:	f104 0b1a 	add.w	fp, r4, #26
 800bb84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb86:	425b      	negs	r3, r3
 800bb88:	4553      	cmp	r3, sl
 800bb8a:	dc01      	bgt.n	800bb90 <_printf_float+0x2b0>
 800bb8c:	464b      	mov	r3, r9
 800bb8e:	e793      	b.n	800bab8 <_printf_float+0x1d8>
 800bb90:	2301      	movs	r3, #1
 800bb92:	465a      	mov	r2, fp
 800bb94:	4631      	mov	r1, r6
 800bb96:	4628      	mov	r0, r5
 800bb98:	47b8      	blx	r7
 800bb9a:	3001      	adds	r0, #1
 800bb9c:	f43f aefb 	beq.w	800b996 <_printf_float+0xb6>
 800bba0:	f10a 0a01 	add.w	sl, sl, #1
 800bba4:	e7ee      	b.n	800bb84 <_printf_float+0x2a4>
 800bba6:	bf00      	nop
 800bba8:	7fefffff 	.word	0x7fefffff
 800bbac:	0800edbc 	.word	0x0800edbc
 800bbb0:	0800edb8 	.word	0x0800edb8
 800bbb4:	0800edc4 	.word	0x0800edc4
 800bbb8:	0800edc0 	.word	0x0800edc0
 800bbbc:	0800edc8 	.word	0x0800edc8
 800bbc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bbc2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bbc6:	4553      	cmp	r3, sl
 800bbc8:	bfa8      	it	ge
 800bbca:	4653      	movge	r3, sl
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	4699      	mov	r9, r3
 800bbd0:	dc36      	bgt.n	800bc40 <_printf_float+0x360>
 800bbd2:	f04f 0b00 	mov.w	fp, #0
 800bbd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bbda:	f104 021a 	add.w	r2, r4, #26
 800bbde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bbe0:	9306      	str	r3, [sp, #24]
 800bbe2:	eba3 0309 	sub.w	r3, r3, r9
 800bbe6:	455b      	cmp	r3, fp
 800bbe8:	dc31      	bgt.n	800bc4e <_printf_float+0x36e>
 800bbea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbec:	459a      	cmp	sl, r3
 800bbee:	dc3a      	bgt.n	800bc66 <_printf_float+0x386>
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	07da      	lsls	r2, r3, #31
 800bbf4:	d437      	bmi.n	800bc66 <_printf_float+0x386>
 800bbf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbf8:	ebaa 0903 	sub.w	r9, sl, r3
 800bbfc:	9b06      	ldr	r3, [sp, #24]
 800bbfe:	ebaa 0303 	sub.w	r3, sl, r3
 800bc02:	4599      	cmp	r9, r3
 800bc04:	bfa8      	it	ge
 800bc06:	4699      	movge	r9, r3
 800bc08:	f1b9 0f00 	cmp.w	r9, #0
 800bc0c:	dc33      	bgt.n	800bc76 <_printf_float+0x396>
 800bc0e:	f04f 0800 	mov.w	r8, #0
 800bc12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc16:	f104 0b1a 	add.w	fp, r4, #26
 800bc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc1c:	ebaa 0303 	sub.w	r3, sl, r3
 800bc20:	eba3 0309 	sub.w	r3, r3, r9
 800bc24:	4543      	cmp	r3, r8
 800bc26:	f77f af79 	ble.w	800bb1c <_printf_float+0x23c>
 800bc2a:	2301      	movs	r3, #1
 800bc2c:	465a      	mov	r2, fp
 800bc2e:	4631      	mov	r1, r6
 800bc30:	4628      	mov	r0, r5
 800bc32:	47b8      	blx	r7
 800bc34:	3001      	adds	r0, #1
 800bc36:	f43f aeae 	beq.w	800b996 <_printf_float+0xb6>
 800bc3a:	f108 0801 	add.w	r8, r8, #1
 800bc3e:	e7ec      	b.n	800bc1a <_printf_float+0x33a>
 800bc40:	4642      	mov	r2, r8
 800bc42:	4631      	mov	r1, r6
 800bc44:	4628      	mov	r0, r5
 800bc46:	47b8      	blx	r7
 800bc48:	3001      	adds	r0, #1
 800bc4a:	d1c2      	bne.n	800bbd2 <_printf_float+0x2f2>
 800bc4c:	e6a3      	b.n	800b996 <_printf_float+0xb6>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	4631      	mov	r1, r6
 800bc52:	4628      	mov	r0, r5
 800bc54:	9206      	str	r2, [sp, #24]
 800bc56:	47b8      	blx	r7
 800bc58:	3001      	adds	r0, #1
 800bc5a:	f43f ae9c 	beq.w	800b996 <_printf_float+0xb6>
 800bc5e:	9a06      	ldr	r2, [sp, #24]
 800bc60:	f10b 0b01 	add.w	fp, fp, #1
 800bc64:	e7bb      	b.n	800bbde <_printf_float+0x2fe>
 800bc66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc6a:	4631      	mov	r1, r6
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	47b8      	blx	r7
 800bc70:	3001      	adds	r0, #1
 800bc72:	d1c0      	bne.n	800bbf6 <_printf_float+0x316>
 800bc74:	e68f      	b.n	800b996 <_printf_float+0xb6>
 800bc76:	9a06      	ldr	r2, [sp, #24]
 800bc78:	464b      	mov	r3, r9
 800bc7a:	4442      	add	r2, r8
 800bc7c:	4631      	mov	r1, r6
 800bc7e:	4628      	mov	r0, r5
 800bc80:	47b8      	blx	r7
 800bc82:	3001      	adds	r0, #1
 800bc84:	d1c3      	bne.n	800bc0e <_printf_float+0x32e>
 800bc86:	e686      	b.n	800b996 <_printf_float+0xb6>
 800bc88:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc8c:	f1ba 0f01 	cmp.w	sl, #1
 800bc90:	dc01      	bgt.n	800bc96 <_printf_float+0x3b6>
 800bc92:	07db      	lsls	r3, r3, #31
 800bc94:	d536      	bpl.n	800bd04 <_printf_float+0x424>
 800bc96:	2301      	movs	r3, #1
 800bc98:	4642      	mov	r2, r8
 800bc9a:	4631      	mov	r1, r6
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	47b8      	blx	r7
 800bca0:	3001      	adds	r0, #1
 800bca2:	f43f ae78 	beq.w	800b996 <_printf_float+0xb6>
 800bca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcaa:	4631      	mov	r1, r6
 800bcac:	4628      	mov	r0, r5
 800bcae:	47b8      	blx	r7
 800bcb0:	3001      	adds	r0, #1
 800bcb2:	f43f ae70 	beq.w	800b996 <_printf_float+0xb6>
 800bcb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bcba:	2200      	movs	r2, #0
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bcc2:	f7f4 ff21 	bl	8000b08 <__aeabi_dcmpeq>
 800bcc6:	b9c0      	cbnz	r0, 800bcfa <_printf_float+0x41a>
 800bcc8:	4653      	mov	r3, sl
 800bcca:	f108 0201 	add.w	r2, r8, #1
 800bcce:	4631      	mov	r1, r6
 800bcd0:	4628      	mov	r0, r5
 800bcd2:	47b8      	blx	r7
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	d10c      	bne.n	800bcf2 <_printf_float+0x412>
 800bcd8:	e65d      	b.n	800b996 <_printf_float+0xb6>
 800bcda:	2301      	movs	r3, #1
 800bcdc:	465a      	mov	r2, fp
 800bcde:	4631      	mov	r1, r6
 800bce0:	4628      	mov	r0, r5
 800bce2:	47b8      	blx	r7
 800bce4:	3001      	adds	r0, #1
 800bce6:	f43f ae56 	beq.w	800b996 <_printf_float+0xb6>
 800bcea:	f108 0801 	add.w	r8, r8, #1
 800bcee:	45d0      	cmp	r8, sl
 800bcf0:	dbf3      	blt.n	800bcda <_printf_float+0x3fa>
 800bcf2:	464b      	mov	r3, r9
 800bcf4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bcf8:	e6df      	b.n	800baba <_printf_float+0x1da>
 800bcfa:	f04f 0800 	mov.w	r8, #0
 800bcfe:	f104 0b1a 	add.w	fp, r4, #26
 800bd02:	e7f4      	b.n	800bcee <_printf_float+0x40e>
 800bd04:	2301      	movs	r3, #1
 800bd06:	4642      	mov	r2, r8
 800bd08:	e7e1      	b.n	800bcce <_printf_float+0x3ee>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	464a      	mov	r2, r9
 800bd0e:	4631      	mov	r1, r6
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b8      	blx	r7
 800bd14:	3001      	adds	r0, #1
 800bd16:	f43f ae3e 	beq.w	800b996 <_printf_float+0xb6>
 800bd1a:	f108 0801 	add.w	r8, r8, #1
 800bd1e:	68e3      	ldr	r3, [r4, #12]
 800bd20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd22:	1a5b      	subs	r3, r3, r1
 800bd24:	4543      	cmp	r3, r8
 800bd26:	dcf0      	bgt.n	800bd0a <_printf_float+0x42a>
 800bd28:	e6fc      	b.n	800bb24 <_printf_float+0x244>
 800bd2a:	f04f 0800 	mov.w	r8, #0
 800bd2e:	f104 0919 	add.w	r9, r4, #25
 800bd32:	e7f4      	b.n	800bd1e <_printf_float+0x43e>

0800bd34 <malloc>:
 800bd34:	4b02      	ldr	r3, [pc, #8]	@ (800bd40 <malloc+0xc>)
 800bd36:	4601      	mov	r1, r0
 800bd38:	6818      	ldr	r0, [r3, #0]
 800bd3a:	f000 b82d 	b.w	800bd98 <_malloc_r>
 800bd3e:	bf00      	nop
 800bd40:	200002d8 	.word	0x200002d8

0800bd44 <free>:
 800bd44:	4b02      	ldr	r3, [pc, #8]	@ (800bd50 <free+0xc>)
 800bd46:	4601      	mov	r1, r0
 800bd48:	6818      	ldr	r0, [r3, #0]
 800bd4a:	f001 ba81 	b.w	800d250 <_free_r>
 800bd4e:	bf00      	nop
 800bd50:	200002d8 	.word	0x200002d8

0800bd54 <sbrk_aligned>:
 800bd54:	b570      	push	{r4, r5, r6, lr}
 800bd56:	4e0f      	ldr	r6, [pc, #60]	@ (800bd94 <sbrk_aligned+0x40>)
 800bd58:	460c      	mov	r4, r1
 800bd5a:	6831      	ldr	r1, [r6, #0]
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	b911      	cbnz	r1, 800bd66 <sbrk_aligned+0x12>
 800bd60:	f000 fbc4 	bl	800c4ec <_sbrk_r>
 800bd64:	6030      	str	r0, [r6, #0]
 800bd66:	4621      	mov	r1, r4
 800bd68:	4628      	mov	r0, r5
 800bd6a:	f000 fbbf 	bl	800c4ec <_sbrk_r>
 800bd6e:	1c43      	adds	r3, r0, #1
 800bd70:	d103      	bne.n	800bd7a <sbrk_aligned+0x26>
 800bd72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bd76:	4620      	mov	r0, r4
 800bd78:	bd70      	pop	{r4, r5, r6, pc}
 800bd7a:	1cc4      	adds	r4, r0, #3
 800bd7c:	f024 0403 	bic.w	r4, r4, #3
 800bd80:	42a0      	cmp	r0, r4
 800bd82:	d0f8      	beq.n	800bd76 <sbrk_aligned+0x22>
 800bd84:	1a21      	subs	r1, r4, r0
 800bd86:	4628      	mov	r0, r5
 800bd88:	f000 fbb0 	bl	800c4ec <_sbrk_r>
 800bd8c:	3001      	adds	r0, #1
 800bd8e:	d1f2      	bne.n	800bd76 <sbrk_aligned+0x22>
 800bd90:	e7ef      	b.n	800bd72 <sbrk_aligned+0x1e>
 800bd92:	bf00      	nop
 800bd94:	20001224 	.word	0x20001224

0800bd98 <_malloc_r>:
 800bd98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd9c:	1ccd      	adds	r5, r1, #3
 800bd9e:	f025 0503 	bic.w	r5, r5, #3
 800bda2:	3508      	adds	r5, #8
 800bda4:	2d0c      	cmp	r5, #12
 800bda6:	bf38      	it	cc
 800bda8:	250c      	movcc	r5, #12
 800bdaa:	2d00      	cmp	r5, #0
 800bdac:	4606      	mov	r6, r0
 800bdae:	db01      	blt.n	800bdb4 <_malloc_r+0x1c>
 800bdb0:	42a9      	cmp	r1, r5
 800bdb2:	d904      	bls.n	800bdbe <_malloc_r+0x26>
 800bdb4:	230c      	movs	r3, #12
 800bdb6:	6033      	str	r3, [r6, #0]
 800bdb8:	2000      	movs	r0, #0
 800bdba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be94 <_malloc_r+0xfc>
 800bdc2:	f000 fa2b 	bl	800c21c <__malloc_lock>
 800bdc6:	f8d8 3000 	ldr.w	r3, [r8]
 800bdca:	461c      	mov	r4, r3
 800bdcc:	bb44      	cbnz	r4, 800be20 <_malloc_r+0x88>
 800bdce:	4629      	mov	r1, r5
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f7ff ffbf 	bl	800bd54 <sbrk_aligned>
 800bdd6:	1c43      	adds	r3, r0, #1
 800bdd8:	4604      	mov	r4, r0
 800bdda:	d158      	bne.n	800be8e <_malloc_r+0xf6>
 800bddc:	f8d8 4000 	ldr.w	r4, [r8]
 800bde0:	4627      	mov	r7, r4
 800bde2:	2f00      	cmp	r7, #0
 800bde4:	d143      	bne.n	800be6e <_malloc_r+0xd6>
 800bde6:	2c00      	cmp	r4, #0
 800bde8:	d04b      	beq.n	800be82 <_malloc_r+0xea>
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	4639      	mov	r1, r7
 800bdee:	4630      	mov	r0, r6
 800bdf0:	eb04 0903 	add.w	r9, r4, r3
 800bdf4:	f000 fb7a 	bl	800c4ec <_sbrk_r>
 800bdf8:	4581      	cmp	r9, r0
 800bdfa:	d142      	bne.n	800be82 <_malloc_r+0xea>
 800bdfc:	6821      	ldr	r1, [r4, #0]
 800bdfe:	1a6d      	subs	r5, r5, r1
 800be00:	4629      	mov	r1, r5
 800be02:	4630      	mov	r0, r6
 800be04:	f7ff ffa6 	bl	800bd54 <sbrk_aligned>
 800be08:	3001      	adds	r0, #1
 800be0a:	d03a      	beq.n	800be82 <_malloc_r+0xea>
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	442b      	add	r3, r5
 800be10:	6023      	str	r3, [r4, #0]
 800be12:	f8d8 3000 	ldr.w	r3, [r8]
 800be16:	685a      	ldr	r2, [r3, #4]
 800be18:	bb62      	cbnz	r2, 800be74 <_malloc_r+0xdc>
 800be1a:	f8c8 7000 	str.w	r7, [r8]
 800be1e:	e00f      	b.n	800be40 <_malloc_r+0xa8>
 800be20:	6822      	ldr	r2, [r4, #0]
 800be22:	1b52      	subs	r2, r2, r5
 800be24:	d420      	bmi.n	800be68 <_malloc_r+0xd0>
 800be26:	2a0b      	cmp	r2, #11
 800be28:	d917      	bls.n	800be5a <_malloc_r+0xc2>
 800be2a:	1961      	adds	r1, r4, r5
 800be2c:	42a3      	cmp	r3, r4
 800be2e:	6025      	str	r5, [r4, #0]
 800be30:	bf18      	it	ne
 800be32:	6059      	strne	r1, [r3, #4]
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	bf08      	it	eq
 800be38:	f8c8 1000 	streq.w	r1, [r8]
 800be3c:	5162      	str	r2, [r4, r5]
 800be3e:	604b      	str	r3, [r1, #4]
 800be40:	4630      	mov	r0, r6
 800be42:	f000 f9f1 	bl	800c228 <__malloc_unlock>
 800be46:	f104 000b 	add.w	r0, r4, #11
 800be4a:	1d23      	adds	r3, r4, #4
 800be4c:	f020 0007 	bic.w	r0, r0, #7
 800be50:	1ac2      	subs	r2, r0, r3
 800be52:	bf1c      	itt	ne
 800be54:	1a1b      	subne	r3, r3, r0
 800be56:	50a3      	strne	r3, [r4, r2]
 800be58:	e7af      	b.n	800bdba <_malloc_r+0x22>
 800be5a:	6862      	ldr	r2, [r4, #4]
 800be5c:	42a3      	cmp	r3, r4
 800be5e:	bf0c      	ite	eq
 800be60:	f8c8 2000 	streq.w	r2, [r8]
 800be64:	605a      	strne	r2, [r3, #4]
 800be66:	e7eb      	b.n	800be40 <_malloc_r+0xa8>
 800be68:	4623      	mov	r3, r4
 800be6a:	6864      	ldr	r4, [r4, #4]
 800be6c:	e7ae      	b.n	800bdcc <_malloc_r+0x34>
 800be6e:	463c      	mov	r4, r7
 800be70:	687f      	ldr	r7, [r7, #4]
 800be72:	e7b6      	b.n	800bde2 <_malloc_r+0x4a>
 800be74:	461a      	mov	r2, r3
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	42a3      	cmp	r3, r4
 800be7a:	d1fb      	bne.n	800be74 <_malloc_r+0xdc>
 800be7c:	2300      	movs	r3, #0
 800be7e:	6053      	str	r3, [r2, #4]
 800be80:	e7de      	b.n	800be40 <_malloc_r+0xa8>
 800be82:	230c      	movs	r3, #12
 800be84:	6033      	str	r3, [r6, #0]
 800be86:	4630      	mov	r0, r6
 800be88:	f000 f9ce 	bl	800c228 <__malloc_unlock>
 800be8c:	e794      	b.n	800bdb8 <_malloc_r+0x20>
 800be8e:	6005      	str	r5, [r0, #0]
 800be90:	e7d6      	b.n	800be40 <_malloc_r+0xa8>
 800be92:	bf00      	nop
 800be94:	20001228 	.word	0x20001228

0800be98 <_printf_common>:
 800be98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be9c:	4616      	mov	r6, r2
 800be9e:	4698      	mov	r8, r3
 800bea0:	688a      	ldr	r2, [r1, #8]
 800bea2:	690b      	ldr	r3, [r1, #16]
 800bea4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bea8:	4293      	cmp	r3, r2
 800beaa:	bfb8      	it	lt
 800beac:	4613      	movlt	r3, r2
 800beae:	6033      	str	r3, [r6, #0]
 800beb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800beb4:	4607      	mov	r7, r0
 800beb6:	460c      	mov	r4, r1
 800beb8:	b10a      	cbz	r2, 800bebe <_printf_common+0x26>
 800beba:	3301      	adds	r3, #1
 800bebc:	6033      	str	r3, [r6, #0]
 800bebe:	6823      	ldr	r3, [r4, #0]
 800bec0:	0699      	lsls	r1, r3, #26
 800bec2:	bf42      	ittt	mi
 800bec4:	6833      	ldrmi	r3, [r6, #0]
 800bec6:	3302      	addmi	r3, #2
 800bec8:	6033      	strmi	r3, [r6, #0]
 800beca:	6825      	ldr	r5, [r4, #0]
 800becc:	f015 0506 	ands.w	r5, r5, #6
 800bed0:	d106      	bne.n	800bee0 <_printf_common+0x48>
 800bed2:	f104 0a19 	add.w	sl, r4, #25
 800bed6:	68e3      	ldr	r3, [r4, #12]
 800bed8:	6832      	ldr	r2, [r6, #0]
 800beda:	1a9b      	subs	r3, r3, r2
 800bedc:	42ab      	cmp	r3, r5
 800bede:	dc26      	bgt.n	800bf2e <_printf_common+0x96>
 800bee0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bee4:	6822      	ldr	r2, [r4, #0]
 800bee6:	3b00      	subs	r3, #0
 800bee8:	bf18      	it	ne
 800beea:	2301      	movne	r3, #1
 800beec:	0692      	lsls	r2, r2, #26
 800beee:	d42b      	bmi.n	800bf48 <_printf_common+0xb0>
 800bef0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bef4:	4641      	mov	r1, r8
 800bef6:	4638      	mov	r0, r7
 800bef8:	47c8      	blx	r9
 800befa:	3001      	adds	r0, #1
 800befc:	d01e      	beq.n	800bf3c <_printf_common+0xa4>
 800befe:	6823      	ldr	r3, [r4, #0]
 800bf00:	6922      	ldr	r2, [r4, #16]
 800bf02:	f003 0306 	and.w	r3, r3, #6
 800bf06:	2b04      	cmp	r3, #4
 800bf08:	bf02      	ittt	eq
 800bf0a:	68e5      	ldreq	r5, [r4, #12]
 800bf0c:	6833      	ldreq	r3, [r6, #0]
 800bf0e:	1aed      	subeq	r5, r5, r3
 800bf10:	68a3      	ldr	r3, [r4, #8]
 800bf12:	bf0c      	ite	eq
 800bf14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf18:	2500      	movne	r5, #0
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	bfc4      	itt	gt
 800bf1e:	1a9b      	subgt	r3, r3, r2
 800bf20:	18ed      	addgt	r5, r5, r3
 800bf22:	2600      	movs	r6, #0
 800bf24:	341a      	adds	r4, #26
 800bf26:	42b5      	cmp	r5, r6
 800bf28:	d11a      	bne.n	800bf60 <_printf_common+0xc8>
 800bf2a:	2000      	movs	r0, #0
 800bf2c:	e008      	b.n	800bf40 <_printf_common+0xa8>
 800bf2e:	2301      	movs	r3, #1
 800bf30:	4652      	mov	r2, sl
 800bf32:	4641      	mov	r1, r8
 800bf34:	4638      	mov	r0, r7
 800bf36:	47c8      	blx	r9
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d103      	bne.n	800bf44 <_printf_common+0xac>
 800bf3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf44:	3501      	adds	r5, #1
 800bf46:	e7c6      	b.n	800bed6 <_printf_common+0x3e>
 800bf48:	18e1      	adds	r1, r4, r3
 800bf4a:	1c5a      	adds	r2, r3, #1
 800bf4c:	2030      	movs	r0, #48	@ 0x30
 800bf4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf52:	4422      	add	r2, r4
 800bf54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf5c:	3302      	adds	r3, #2
 800bf5e:	e7c7      	b.n	800bef0 <_printf_common+0x58>
 800bf60:	2301      	movs	r3, #1
 800bf62:	4622      	mov	r2, r4
 800bf64:	4641      	mov	r1, r8
 800bf66:	4638      	mov	r0, r7
 800bf68:	47c8      	blx	r9
 800bf6a:	3001      	adds	r0, #1
 800bf6c:	d0e6      	beq.n	800bf3c <_printf_common+0xa4>
 800bf6e:	3601      	adds	r6, #1
 800bf70:	e7d9      	b.n	800bf26 <_printf_common+0x8e>
	...

0800bf74 <_printf_i>:
 800bf74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf78:	7e0f      	ldrb	r7, [r1, #24]
 800bf7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf7c:	2f78      	cmp	r7, #120	@ 0x78
 800bf7e:	4691      	mov	r9, r2
 800bf80:	4680      	mov	r8, r0
 800bf82:	460c      	mov	r4, r1
 800bf84:	469a      	mov	sl, r3
 800bf86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf8a:	d807      	bhi.n	800bf9c <_printf_i+0x28>
 800bf8c:	2f62      	cmp	r7, #98	@ 0x62
 800bf8e:	d80a      	bhi.n	800bfa6 <_printf_i+0x32>
 800bf90:	2f00      	cmp	r7, #0
 800bf92:	f000 80d1 	beq.w	800c138 <_printf_i+0x1c4>
 800bf96:	2f58      	cmp	r7, #88	@ 0x58
 800bf98:	f000 80b8 	beq.w	800c10c <_printf_i+0x198>
 800bf9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfa4:	e03a      	b.n	800c01c <_printf_i+0xa8>
 800bfa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfaa:	2b15      	cmp	r3, #21
 800bfac:	d8f6      	bhi.n	800bf9c <_printf_i+0x28>
 800bfae:	a101      	add	r1, pc, #4	@ (adr r1, 800bfb4 <_printf_i+0x40>)
 800bfb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfb4:	0800c00d 	.word	0x0800c00d
 800bfb8:	0800c021 	.word	0x0800c021
 800bfbc:	0800bf9d 	.word	0x0800bf9d
 800bfc0:	0800bf9d 	.word	0x0800bf9d
 800bfc4:	0800bf9d 	.word	0x0800bf9d
 800bfc8:	0800bf9d 	.word	0x0800bf9d
 800bfcc:	0800c021 	.word	0x0800c021
 800bfd0:	0800bf9d 	.word	0x0800bf9d
 800bfd4:	0800bf9d 	.word	0x0800bf9d
 800bfd8:	0800bf9d 	.word	0x0800bf9d
 800bfdc:	0800bf9d 	.word	0x0800bf9d
 800bfe0:	0800c11f 	.word	0x0800c11f
 800bfe4:	0800c04b 	.word	0x0800c04b
 800bfe8:	0800c0d9 	.word	0x0800c0d9
 800bfec:	0800bf9d 	.word	0x0800bf9d
 800bff0:	0800bf9d 	.word	0x0800bf9d
 800bff4:	0800c141 	.word	0x0800c141
 800bff8:	0800bf9d 	.word	0x0800bf9d
 800bffc:	0800c04b 	.word	0x0800c04b
 800c000:	0800bf9d 	.word	0x0800bf9d
 800c004:	0800bf9d 	.word	0x0800bf9d
 800c008:	0800c0e1 	.word	0x0800c0e1
 800c00c:	6833      	ldr	r3, [r6, #0]
 800c00e:	1d1a      	adds	r2, r3, #4
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	6032      	str	r2, [r6, #0]
 800c014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c01c:	2301      	movs	r3, #1
 800c01e:	e09c      	b.n	800c15a <_printf_i+0x1e6>
 800c020:	6833      	ldr	r3, [r6, #0]
 800c022:	6820      	ldr	r0, [r4, #0]
 800c024:	1d19      	adds	r1, r3, #4
 800c026:	6031      	str	r1, [r6, #0]
 800c028:	0606      	lsls	r6, r0, #24
 800c02a:	d501      	bpl.n	800c030 <_printf_i+0xbc>
 800c02c:	681d      	ldr	r5, [r3, #0]
 800c02e:	e003      	b.n	800c038 <_printf_i+0xc4>
 800c030:	0645      	lsls	r5, r0, #25
 800c032:	d5fb      	bpl.n	800c02c <_printf_i+0xb8>
 800c034:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c038:	2d00      	cmp	r5, #0
 800c03a:	da03      	bge.n	800c044 <_printf_i+0xd0>
 800c03c:	232d      	movs	r3, #45	@ 0x2d
 800c03e:	426d      	negs	r5, r5
 800c040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c044:	4858      	ldr	r0, [pc, #352]	@ (800c1a8 <_printf_i+0x234>)
 800c046:	230a      	movs	r3, #10
 800c048:	e011      	b.n	800c06e <_printf_i+0xfa>
 800c04a:	6821      	ldr	r1, [r4, #0]
 800c04c:	6833      	ldr	r3, [r6, #0]
 800c04e:	0608      	lsls	r0, r1, #24
 800c050:	f853 5b04 	ldr.w	r5, [r3], #4
 800c054:	d402      	bmi.n	800c05c <_printf_i+0xe8>
 800c056:	0649      	lsls	r1, r1, #25
 800c058:	bf48      	it	mi
 800c05a:	b2ad      	uxthmi	r5, r5
 800c05c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c05e:	4852      	ldr	r0, [pc, #328]	@ (800c1a8 <_printf_i+0x234>)
 800c060:	6033      	str	r3, [r6, #0]
 800c062:	bf14      	ite	ne
 800c064:	230a      	movne	r3, #10
 800c066:	2308      	moveq	r3, #8
 800c068:	2100      	movs	r1, #0
 800c06a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c06e:	6866      	ldr	r6, [r4, #4]
 800c070:	60a6      	str	r6, [r4, #8]
 800c072:	2e00      	cmp	r6, #0
 800c074:	db05      	blt.n	800c082 <_printf_i+0x10e>
 800c076:	6821      	ldr	r1, [r4, #0]
 800c078:	432e      	orrs	r6, r5
 800c07a:	f021 0104 	bic.w	r1, r1, #4
 800c07e:	6021      	str	r1, [r4, #0]
 800c080:	d04b      	beq.n	800c11a <_printf_i+0x1a6>
 800c082:	4616      	mov	r6, r2
 800c084:	fbb5 f1f3 	udiv	r1, r5, r3
 800c088:	fb03 5711 	mls	r7, r3, r1, r5
 800c08c:	5dc7      	ldrb	r7, [r0, r7]
 800c08e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c092:	462f      	mov	r7, r5
 800c094:	42bb      	cmp	r3, r7
 800c096:	460d      	mov	r5, r1
 800c098:	d9f4      	bls.n	800c084 <_printf_i+0x110>
 800c09a:	2b08      	cmp	r3, #8
 800c09c:	d10b      	bne.n	800c0b6 <_printf_i+0x142>
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	07df      	lsls	r7, r3, #31
 800c0a2:	d508      	bpl.n	800c0b6 <_printf_i+0x142>
 800c0a4:	6923      	ldr	r3, [r4, #16]
 800c0a6:	6861      	ldr	r1, [r4, #4]
 800c0a8:	4299      	cmp	r1, r3
 800c0aa:	bfde      	ittt	le
 800c0ac:	2330      	movle	r3, #48	@ 0x30
 800c0ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0b2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c0b6:	1b92      	subs	r2, r2, r6
 800c0b8:	6122      	str	r2, [r4, #16]
 800c0ba:	f8cd a000 	str.w	sl, [sp]
 800c0be:	464b      	mov	r3, r9
 800c0c0:	aa03      	add	r2, sp, #12
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	4640      	mov	r0, r8
 800c0c6:	f7ff fee7 	bl	800be98 <_printf_common>
 800c0ca:	3001      	adds	r0, #1
 800c0cc:	d14a      	bne.n	800c164 <_printf_i+0x1f0>
 800c0ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0d2:	b004      	add	sp, #16
 800c0d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0d8:	6823      	ldr	r3, [r4, #0]
 800c0da:	f043 0320 	orr.w	r3, r3, #32
 800c0de:	6023      	str	r3, [r4, #0]
 800c0e0:	4832      	ldr	r0, [pc, #200]	@ (800c1ac <_printf_i+0x238>)
 800c0e2:	2778      	movs	r7, #120	@ 0x78
 800c0e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c0e8:	6823      	ldr	r3, [r4, #0]
 800c0ea:	6831      	ldr	r1, [r6, #0]
 800c0ec:	061f      	lsls	r7, r3, #24
 800c0ee:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0f2:	d402      	bmi.n	800c0fa <_printf_i+0x186>
 800c0f4:	065f      	lsls	r7, r3, #25
 800c0f6:	bf48      	it	mi
 800c0f8:	b2ad      	uxthmi	r5, r5
 800c0fa:	6031      	str	r1, [r6, #0]
 800c0fc:	07d9      	lsls	r1, r3, #31
 800c0fe:	bf44      	itt	mi
 800c100:	f043 0320 	orrmi.w	r3, r3, #32
 800c104:	6023      	strmi	r3, [r4, #0]
 800c106:	b11d      	cbz	r5, 800c110 <_printf_i+0x19c>
 800c108:	2310      	movs	r3, #16
 800c10a:	e7ad      	b.n	800c068 <_printf_i+0xf4>
 800c10c:	4826      	ldr	r0, [pc, #152]	@ (800c1a8 <_printf_i+0x234>)
 800c10e:	e7e9      	b.n	800c0e4 <_printf_i+0x170>
 800c110:	6823      	ldr	r3, [r4, #0]
 800c112:	f023 0320 	bic.w	r3, r3, #32
 800c116:	6023      	str	r3, [r4, #0]
 800c118:	e7f6      	b.n	800c108 <_printf_i+0x194>
 800c11a:	4616      	mov	r6, r2
 800c11c:	e7bd      	b.n	800c09a <_printf_i+0x126>
 800c11e:	6833      	ldr	r3, [r6, #0]
 800c120:	6825      	ldr	r5, [r4, #0]
 800c122:	6961      	ldr	r1, [r4, #20]
 800c124:	1d18      	adds	r0, r3, #4
 800c126:	6030      	str	r0, [r6, #0]
 800c128:	062e      	lsls	r6, r5, #24
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	d501      	bpl.n	800c132 <_printf_i+0x1be>
 800c12e:	6019      	str	r1, [r3, #0]
 800c130:	e002      	b.n	800c138 <_printf_i+0x1c4>
 800c132:	0668      	lsls	r0, r5, #25
 800c134:	d5fb      	bpl.n	800c12e <_printf_i+0x1ba>
 800c136:	8019      	strh	r1, [r3, #0]
 800c138:	2300      	movs	r3, #0
 800c13a:	6123      	str	r3, [r4, #16]
 800c13c:	4616      	mov	r6, r2
 800c13e:	e7bc      	b.n	800c0ba <_printf_i+0x146>
 800c140:	6833      	ldr	r3, [r6, #0]
 800c142:	1d1a      	adds	r2, r3, #4
 800c144:	6032      	str	r2, [r6, #0]
 800c146:	681e      	ldr	r6, [r3, #0]
 800c148:	6862      	ldr	r2, [r4, #4]
 800c14a:	2100      	movs	r1, #0
 800c14c:	4630      	mov	r0, r6
 800c14e:	f7f4 f85f 	bl	8000210 <memchr>
 800c152:	b108      	cbz	r0, 800c158 <_printf_i+0x1e4>
 800c154:	1b80      	subs	r0, r0, r6
 800c156:	6060      	str	r0, [r4, #4]
 800c158:	6863      	ldr	r3, [r4, #4]
 800c15a:	6123      	str	r3, [r4, #16]
 800c15c:	2300      	movs	r3, #0
 800c15e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c162:	e7aa      	b.n	800c0ba <_printf_i+0x146>
 800c164:	6923      	ldr	r3, [r4, #16]
 800c166:	4632      	mov	r2, r6
 800c168:	4649      	mov	r1, r9
 800c16a:	4640      	mov	r0, r8
 800c16c:	47d0      	blx	sl
 800c16e:	3001      	adds	r0, #1
 800c170:	d0ad      	beq.n	800c0ce <_printf_i+0x15a>
 800c172:	6823      	ldr	r3, [r4, #0]
 800c174:	079b      	lsls	r3, r3, #30
 800c176:	d413      	bmi.n	800c1a0 <_printf_i+0x22c>
 800c178:	68e0      	ldr	r0, [r4, #12]
 800c17a:	9b03      	ldr	r3, [sp, #12]
 800c17c:	4298      	cmp	r0, r3
 800c17e:	bfb8      	it	lt
 800c180:	4618      	movlt	r0, r3
 800c182:	e7a6      	b.n	800c0d2 <_printf_i+0x15e>
 800c184:	2301      	movs	r3, #1
 800c186:	4632      	mov	r2, r6
 800c188:	4649      	mov	r1, r9
 800c18a:	4640      	mov	r0, r8
 800c18c:	47d0      	blx	sl
 800c18e:	3001      	adds	r0, #1
 800c190:	d09d      	beq.n	800c0ce <_printf_i+0x15a>
 800c192:	3501      	adds	r5, #1
 800c194:	68e3      	ldr	r3, [r4, #12]
 800c196:	9903      	ldr	r1, [sp, #12]
 800c198:	1a5b      	subs	r3, r3, r1
 800c19a:	42ab      	cmp	r3, r5
 800c19c:	dcf2      	bgt.n	800c184 <_printf_i+0x210>
 800c19e:	e7eb      	b.n	800c178 <_printf_i+0x204>
 800c1a0:	2500      	movs	r5, #0
 800c1a2:	f104 0619 	add.w	r6, r4, #25
 800c1a6:	e7f5      	b.n	800c194 <_printf_i+0x220>
 800c1a8:	0800edca 	.word	0x0800edca
 800c1ac:	0800eddb 	.word	0x0800eddb

0800c1b0 <sniprintf>:
 800c1b0:	b40c      	push	{r2, r3}
 800c1b2:	b530      	push	{r4, r5, lr}
 800c1b4:	4b18      	ldr	r3, [pc, #96]	@ (800c218 <sniprintf+0x68>)
 800c1b6:	1e0c      	subs	r4, r1, #0
 800c1b8:	681d      	ldr	r5, [r3, #0]
 800c1ba:	b09d      	sub	sp, #116	@ 0x74
 800c1bc:	da08      	bge.n	800c1d0 <sniprintf+0x20>
 800c1be:	238b      	movs	r3, #139	@ 0x8b
 800c1c0:	602b      	str	r3, [r5, #0]
 800c1c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1c6:	b01d      	add	sp, #116	@ 0x74
 800c1c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1cc:	b002      	add	sp, #8
 800c1ce:	4770      	bx	lr
 800c1d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c1d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c1d8:	f04f 0300 	mov.w	r3, #0
 800c1dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c1de:	bf14      	ite	ne
 800c1e0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c1e4:	4623      	moveq	r3, r4
 800c1e6:	9304      	str	r3, [sp, #16]
 800c1e8:	9307      	str	r3, [sp, #28]
 800c1ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c1ee:	9002      	str	r0, [sp, #8]
 800c1f0:	9006      	str	r0, [sp, #24]
 800c1f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c1f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c1f8:	ab21      	add	r3, sp, #132	@ 0x84
 800c1fa:	a902      	add	r1, sp, #8
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	9301      	str	r3, [sp, #4]
 800c200:	f001 f8cc 	bl	800d39c <_svfiprintf_r>
 800c204:	1c43      	adds	r3, r0, #1
 800c206:	bfbc      	itt	lt
 800c208:	238b      	movlt	r3, #139	@ 0x8b
 800c20a:	602b      	strlt	r3, [r5, #0]
 800c20c:	2c00      	cmp	r4, #0
 800c20e:	d0da      	beq.n	800c1c6 <sniprintf+0x16>
 800c210:	9b02      	ldr	r3, [sp, #8]
 800c212:	2200      	movs	r2, #0
 800c214:	701a      	strb	r2, [r3, #0]
 800c216:	e7d6      	b.n	800c1c6 <sniprintf+0x16>
 800c218:	200002d8 	.word	0x200002d8

0800c21c <__malloc_lock>:
 800c21c:	4801      	ldr	r0, [pc, #4]	@ (800c224 <__malloc_lock+0x8>)
 800c21e:	f000 b9a0 	b.w	800c562 <__retarget_lock_acquire_recursive>
 800c222:	bf00      	nop
 800c224:	20001368 	.word	0x20001368

0800c228 <__malloc_unlock>:
 800c228:	4801      	ldr	r0, [pc, #4]	@ (800c230 <__malloc_unlock+0x8>)
 800c22a:	f000 b99b 	b.w	800c564 <__retarget_lock_release_recursive>
 800c22e:	bf00      	nop
 800c230:	20001368 	.word	0x20001368

0800c234 <siprintf>:
 800c234:	b40e      	push	{r1, r2, r3}
 800c236:	b510      	push	{r4, lr}
 800c238:	b09d      	sub	sp, #116	@ 0x74
 800c23a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c23c:	9002      	str	r0, [sp, #8]
 800c23e:	9006      	str	r0, [sp, #24]
 800c240:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c244:	480a      	ldr	r0, [pc, #40]	@ (800c270 <siprintf+0x3c>)
 800c246:	9107      	str	r1, [sp, #28]
 800c248:	9104      	str	r1, [sp, #16]
 800c24a:	490a      	ldr	r1, [pc, #40]	@ (800c274 <siprintf+0x40>)
 800c24c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c250:	9105      	str	r1, [sp, #20]
 800c252:	2400      	movs	r4, #0
 800c254:	a902      	add	r1, sp, #8
 800c256:	6800      	ldr	r0, [r0, #0]
 800c258:	9301      	str	r3, [sp, #4]
 800c25a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c25c:	f001 f89e 	bl	800d39c <_svfiprintf_r>
 800c260:	9b02      	ldr	r3, [sp, #8]
 800c262:	701c      	strb	r4, [r3, #0]
 800c264:	b01d      	add	sp, #116	@ 0x74
 800c266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c26a:	b003      	add	sp, #12
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	200002d8 	.word	0x200002d8
 800c274:	ffff0208 	.word	0xffff0208

0800c278 <std>:
 800c278:	2300      	movs	r3, #0
 800c27a:	b510      	push	{r4, lr}
 800c27c:	4604      	mov	r4, r0
 800c27e:	e9c0 3300 	strd	r3, r3, [r0]
 800c282:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c286:	6083      	str	r3, [r0, #8]
 800c288:	8181      	strh	r1, [r0, #12]
 800c28a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c28c:	81c2      	strh	r2, [r0, #14]
 800c28e:	6183      	str	r3, [r0, #24]
 800c290:	4619      	mov	r1, r3
 800c292:	2208      	movs	r2, #8
 800c294:	305c      	adds	r0, #92	@ 0x5c
 800c296:	f000 f921 	bl	800c4dc <memset>
 800c29a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d0 <std+0x58>)
 800c29c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c29e:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d4 <std+0x5c>)
 800c2a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c2a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d8 <std+0x60>)
 800c2a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800c2dc <std+0x64>)
 800c2a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c2aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c2e0 <std+0x68>)
 800c2ac:	6224      	str	r4, [r4, #32]
 800c2ae:	429c      	cmp	r4, r3
 800c2b0:	d006      	beq.n	800c2c0 <std+0x48>
 800c2b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c2b6:	4294      	cmp	r4, r2
 800c2b8:	d002      	beq.n	800c2c0 <std+0x48>
 800c2ba:	33d0      	adds	r3, #208	@ 0xd0
 800c2bc:	429c      	cmp	r4, r3
 800c2be:	d105      	bne.n	800c2cc <std+0x54>
 800c2c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c2c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2c8:	f000 b94a 	b.w	800c560 <__retarget_lock_init_recursive>
 800c2cc:	bd10      	pop	{r4, pc}
 800c2ce:	bf00      	nop
 800c2d0:	0800e065 	.word	0x0800e065
 800c2d4:	0800e087 	.word	0x0800e087
 800c2d8:	0800e0bf 	.word	0x0800e0bf
 800c2dc:	0800e0e3 	.word	0x0800e0e3
 800c2e0:	2000122c 	.word	0x2000122c

0800c2e4 <stdio_exit_handler>:
 800c2e4:	4a02      	ldr	r2, [pc, #8]	@ (800c2f0 <stdio_exit_handler+0xc>)
 800c2e6:	4903      	ldr	r1, [pc, #12]	@ (800c2f4 <stdio_exit_handler+0x10>)
 800c2e8:	4803      	ldr	r0, [pc, #12]	@ (800c2f8 <stdio_exit_handler+0x14>)
 800c2ea:	f000 b869 	b.w	800c3c0 <_fwalk_sglue>
 800c2ee:	bf00      	nop
 800c2f0:	200002cc 	.word	0x200002cc
 800c2f4:	0800d921 	.word	0x0800d921
 800c2f8:	200002dc 	.word	0x200002dc

0800c2fc <cleanup_stdio>:
 800c2fc:	6841      	ldr	r1, [r0, #4]
 800c2fe:	4b0c      	ldr	r3, [pc, #48]	@ (800c330 <cleanup_stdio+0x34>)
 800c300:	4299      	cmp	r1, r3
 800c302:	b510      	push	{r4, lr}
 800c304:	4604      	mov	r4, r0
 800c306:	d001      	beq.n	800c30c <cleanup_stdio+0x10>
 800c308:	f001 fb0a 	bl	800d920 <_fflush_r>
 800c30c:	68a1      	ldr	r1, [r4, #8]
 800c30e:	4b09      	ldr	r3, [pc, #36]	@ (800c334 <cleanup_stdio+0x38>)
 800c310:	4299      	cmp	r1, r3
 800c312:	d002      	beq.n	800c31a <cleanup_stdio+0x1e>
 800c314:	4620      	mov	r0, r4
 800c316:	f001 fb03 	bl	800d920 <_fflush_r>
 800c31a:	68e1      	ldr	r1, [r4, #12]
 800c31c:	4b06      	ldr	r3, [pc, #24]	@ (800c338 <cleanup_stdio+0x3c>)
 800c31e:	4299      	cmp	r1, r3
 800c320:	d004      	beq.n	800c32c <cleanup_stdio+0x30>
 800c322:	4620      	mov	r0, r4
 800c324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c328:	f001 bafa 	b.w	800d920 <_fflush_r>
 800c32c:	bd10      	pop	{r4, pc}
 800c32e:	bf00      	nop
 800c330:	2000122c 	.word	0x2000122c
 800c334:	20001294 	.word	0x20001294
 800c338:	200012fc 	.word	0x200012fc

0800c33c <global_stdio_init.part.0>:
 800c33c:	b510      	push	{r4, lr}
 800c33e:	4b0b      	ldr	r3, [pc, #44]	@ (800c36c <global_stdio_init.part.0+0x30>)
 800c340:	4c0b      	ldr	r4, [pc, #44]	@ (800c370 <global_stdio_init.part.0+0x34>)
 800c342:	4a0c      	ldr	r2, [pc, #48]	@ (800c374 <global_stdio_init.part.0+0x38>)
 800c344:	601a      	str	r2, [r3, #0]
 800c346:	4620      	mov	r0, r4
 800c348:	2200      	movs	r2, #0
 800c34a:	2104      	movs	r1, #4
 800c34c:	f7ff ff94 	bl	800c278 <std>
 800c350:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c354:	2201      	movs	r2, #1
 800c356:	2109      	movs	r1, #9
 800c358:	f7ff ff8e 	bl	800c278 <std>
 800c35c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c360:	2202      	movs	r2, #2
 800c362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c366:	2112      	movs	r1, #18
 800c368:	f7ff bf86 	b.w	800c278 <std>
 800c36c:	20001364 	.word	0x20001364
 800c370:	2000122c 	.word	0x2000122c
 800c374:	0800c2e5 	.word	0x0800c2e5

0800c378 <__sfp_lock_acquire>:
 800c378:	4801      	ldr	r0, [pc, #4]	@ (800c380 <__sfp_lock_acquire+0x8>)
 800c37a:	f000 b8f2 	b.w	800c562 <__retarget_lock_acquire_recursive>
 800c37e:	bf00      	nop
 800c380:	20001369 	.word	0x20001369

0800c384 <__sfp_lock_release>:
 800c384:	4801      	ldr	r0, [pc, #4]	@ (800c38c <__sfp_lock_release+0x8>)
 800c386:	f000 b8ed 	b.w	800c564 <__retarget_lock_release_recursive>
 800c38a:	bf00      	nop
 800c38c:	20001369 	.word	0x20001369

0800c390 <__sinit>:
 800c390:	b510      	push	{r4, lr}
 800c392:	4604      	mov	r4, r0
 800c394:	f7ff fff0 	bl	800c378 <__sfp_lock_acquire>
 800c398:	6a23      	ldr	r3, [r4, #32]
 800c39a:	b11b      	cbz	r3, 800c3a4 <__sinit+0x14>
 800c39c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3a0:	f7ff bff0 	b.w	800c384 <__sfp_lock_release>
 800c3a4:	4b04      	ldr	r3, [pc, #16]	@ (800c3b8 <__sinit+0x28>)
 800c3a6:	6223      	str	r3, [r4, #32]
 800c3a8:	4b04      	ldr	r3, [pc, #16]	@ (800c3bc <__sinit+0x2c>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d1f5      	bne.n	800c39c <__sinit+0xc>
 800c3b0:	f7ff ffc4 	bl	800c33c <global_stdio_init.part.0>
 800c3b4:	e7f2      	b.n	800c39c <__sinit+0xc>
 800c3b6:	bf00      	nop
 800c3b8:	0800c2fd 	.word	0x0800c2fd
 800c3bc:	20001364 	.word	0x20001364

0800c3c0 <_fwalk_sglue>:
 800c3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3c4:	4607      	mov	r7, r0
 800c3c6:	4688      	mov	r8, r1
 800c3c8:	4614      	mov	r4, r2
 800c3ca:	2600      	movs	r6, #0
 800c3cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3d0:	f1b9 0901 	subs.w	r9, r9, #1
 800c3d4:	d505      	bpl.n	800c3e2 <_fwalk_sglue+0x22>
 800c3d6:	6824      	ldr	r4, [r4, #0]
 800c3d8:	2c00      	cmp	r4, #0
 800c3da:	d1f7      	bne.n	800c3cc <_fwalk_sglue+0xc>
 800c3dc:	4630      	mov	r0, r6
 800c3de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3e2:	89ab      	ldrh	r3, [r5, #12]
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d907      	bls.n	800c3f8 <_fwalk_sglue+0x38>
 800c3e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3ec:	3301      	adds	r3, #1
 800c3ee:	d003      	beq.n	800c3f8 <_fwalk_sglue+0x38>
 800c3f0:	4629      	mov	r1, r5
 800c3f2:	4638      	mov	r0, r7
 800c3f4:	47c0      	blx	r8
 800c3f6:	4306      	orrs	r6, r0
 800c3f8:	3568      	adds	r5, #104	@ 0x68
 800c3fa:	e7e9      	b.n	800c3d0 <_fwalk_sglue+0x10>

0800c3fc <iprintf>:
 800c3fc:	b40f      	push	{r0, r1, r2, r3}
 800c3fe:	b507      	push	{r0, r1, r2, lr}
 800c400:	4906      	ldr	r1, [pc, #24]	@ (800c41c <iprintf+0x20>)
 800c402:	ab04      	add	r3, sp, #16
 800c404:	6808      	ldr	r0, [r1, #0]
 800c406:	f853 2b04 	ldr.w	r2, [r3], #4
 800c40a:	6881      	ldr	r1, [r0, #8]
 800c40c:	9301      	str	r3, [sp, #4]
 800c40e:	f001 f8eb 	bl	800d5e8 <_vfiprintf_r>
 800c412:	b003      	add	sp, #12
 800c414:	f85d eb04 	ldr.w	lr, [sp], #4
 800c418:	b004      	add	sp, #16
 800c41a:	4770      	bx	lr
 800c41c:	200002d8 	.word	0x200002d8

0800c420 <_puts_r>:
 800c420:	6a03      	ldr	r3, [r0, #32]
 800c422:	b570      	push	{r4, r5, r6, lr}
 800c424:	6884      	ldr	r4, [r0, #8]
 800c426:	4605      	mov	r5, r0
 800c428:	460e      	mov	r6, r1
 800c42a:	b90b      	cbnz	r3, 800c430 <_puts_r+0x10>
 800c42c:	f7ff ffb0 	bl	800c390 <__sinit>
 800c430:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c432:	07db      	lsls	r3, r3, #31
 800c434:	d405      	bmi.n	800c442 <_puts_r+0x22>
 800c436:	89a3      	ldrh	r3, [r4, #12]
 800c438:	0598      	lsls	r0, r3, #22
 800c43a:	d402      	bmi.n	800c442 <_puts_r+0x22>
 800c43c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c43e:	f000 f890 	bl	800c562 <__retarget_lock_acquire_recursive>
 800c442:	89a3      	ldrh	r3, [r4, #12]
 800c444:	0719      	lsls	r1, r3, #28
 800c446:	d502      	bpl.n	800c44e <_puts_r+0x2e>
 800c448:	6923      	ldr	r3, [r4, #16]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d135      	bne.n	800c4ba <_puts_r+0x9a>
 800c44e:	4621      	mov	r1, r4
 800c450:	4628      	mov	r0, r5
 800c452:	f001 feb7 	bl	800e1c4 <__swsetup_r>
 800c456:	b380      	cbz	r0, 800c4ba <_puts_r+0x9a>
 800c458:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c45c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c45e:	07da      	lsls	r2, r3, #31
 800c460:	d405      	bmi.n	800c46e <_puts_r+0x4e>
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	059b      	lsls	r3, r3, #22
 800c466:	d402      	bmi.n	800c46e <_puts_r+0x4e>
 800c468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c46a:	f000 f87b 	bl	800c564 <__retarget_lock_release_recursive>
 800c46e:	4628      	mov	r0, r5
 800c470:	bd70      	pop	{r4, r5, r6, pc}
 800c472:	2b00      	cmp	r3, #0
 800c474:	da04      	bge.n	800c480 <_puts_r+0x60>
 800c476:	69a2      	ldr	r2, [r4, #24]
 800c478:	429a      	cmp	r2, r3
 800c47a:	dc17      	bgt.n	800c4ac <_puts_r+0x8c>
 800c47c:	290a      	cmp	r1, #10
 800c47e:	d015      	beq.n	800c4ac <_puts_r+0x8c>
 800c480:	6823      	ldr	r3, [r4, #0]
 800c482:	1c5a      	adds	r2, r3, #1
 800c484:	6022      	str	r2, [r4, #0]
 800c486:	7019      	strb	r1, [r3, #0]
 800c488:	68a3      	ldr	r3, [r4, #8]
 800c48a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c48e:	3b01      	subs	r3, #1
 800c490:	60a3      	str	r3, [r4, #8]
 800c492:	2900      	cmp	r1, #0
 800c494:	d1ed      	bne.n	800c472 <_puts_r+0x52>
 800c496:	2b00      	cmp	r3, #0
 800c498:	da11      	bge.n	800c4be <_puts_r+0x9e>
 800c49a:	4622      	mov	r2, r4
 800c49c:	210a      	movs	r1, #10
 800c49e:	4628      	mov	r0, r5
 800c4a0:	f001 fe51 	bl	800e146 <__swbuf_r>
 800c4a4:	3001      	adds	r0, #1
 800c4a6:	d0d7      	beq.n	800c458 <_puts_r+0x38>
 800c4a8:	250a      	movs	r5, #10
 800c4aa:	e7d7      	b.n	800c45c <_puts_r+0x3c>
 800c4ac:	4622      	mov	r2, r4
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	f001 fe49 	bl	800e146 <__swbuf_r>
 800c4b4:	3001      	adds	r0, #1
 800c4b6:	d1e7      	bne.n	800c488 <_puts_r+0x68>
 800c4b8:	e7ce      	b.n	800c458 <_puts_r+0x38>
 800c4ba:	3e01      	subs	r6, #1
 800c4bc:	e7e4      	b.n	800c488 <_puts_r+0x68>
 800c4be:	6823      	ldr	r3, [r4, #0]
 800c4c0:	1c5a      	adds	r2, r3, #1
 800c4c2:	6022      	str	r2, [r4, #0]
 800c4c4:	220a      	movs	r2, #10
 800c4c6:	701a      	strb	r2, [r3, #0]
 800c4c8:	e7ee      	b.n	800c4a8 <_puts_r+0x88>
	...

0800c4cc <puts>:
 800c4cc:	4b02      	ldr	r3, [pc, #8]	@ (800c4d8 <puts+0xc>)
 800c4ce:	4601      	mov	r1, r0
 800c4d0:	6818      	ldr	r0, [r3, #0]
 800c4d2:	f7ff bfa5 	b.w	800c420 <_puts_r>
 800c4d6:	bf00      	nop
 800c4d8:	200002d8 	.word	0x200002d8

0800c4dc <memset>:
 800c4dc:	4402      	add	r2, r0
 800c4de:	4603      	mov	r3, r0
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d100      	bne.n	800c4e6 <memset+0xa>
 800c4e4:	4770      	bx	lr
 800c4e6:	f803 1b01 	strb.w	r1, [r3], #1
 800c4ea:	e7f9      	b.n	800c4e0 <memset+0x4>

0800c4ec <_sbrk_r>:
 800c4ec:	b538      	push	{r3, r4, r5, lr}
 800c4ee:	4d06      	ldr	r5, [pc, #24]	@ (800c508 <_sbrk_r+0x1c>)
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	4604      	mov	r4, r0
 800c4f4:	4608      	mov	r0, r1
 800c4f6:	602b      	str	r3, [r5, #0]
 800c4f8:	f7f6 f89c 	bl	8002634 <_sbrk>
 800c4fc:	1c43      	adds	r3, r0, #1
 800c4fe:	d102      	bne.n	800c506 <_sbrk_r+0x1a>
 800c500:	682b      	ldr	r3, [r5, #0]
 800c502:	b103      	cbz	r3, 800c506 <_sbrk_r+0x1a>
 800c504:	6023      	str	r3, [r4, #0]
 800c506:	bd38      	pop	{r3, r4, r5, pc}
 800c508:	2000136c 	.word	0x2000136c

0800c50c <__errno>:
 800c50c:	4b01      	ldr	r3, [pc, #4]	@ (800c514 <__errno+0x8>)
 800c50e:	6818      	ldr	r0, [r3, #0]
 800c510:	4770      	bx	lr
 800c512:	bf00      	nop
 800c514:	200002d8 	.word	0x200002d8

0800c518 <__libc_init_array>:
 800c518:	b570      	push	{r4, r5, r6, lr}
 800c51a:	4d0d      	ldr	r5, [pc, #52]	@ (800c550 <__libc_init_array+0x38>)
 800c51c:	4c0d      	ldr	r4, [pc, #52]	@ (800c554 <__libc_init_array+0x3c>)
 800c51e:	1b64      	subs	r4, r4, r5
 800c520:	10a4      	asrs	r4, r4, #2
 800c522:	2600      	movs	r6, #0
 800c524:	42a6      	cmp	r6, r4
 800c526:	d109      	bne.n	800c53c <__libc_init_array+0x24>
 800c528:	4d0b      	ldr	r5, [pc, #44]	@ (800c558 <__libc_init_array+0x40>)
 800c52a:	4c0c      	ldr	r4, [pc, #48]	@ (800c55c <__libc_init_array+0x44>)
 800c52c:	f002 f83a 	bl	800e5a4 <_init>
 800c530:	1b64      	subs	r4, r4, r5
 800c532:	10a4      	asrs	r4, r4, #2
 800c534:	2600      	movs	r6, #0
 800c536:	42a6      	cmp	r6, r4
 800c538:	d105      	bne.n	800c546 <__libc_init_array+0x2e>
 800c53a:	bd70      	pop	{r4, r5, r6, pc}
 800c53c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c540:	4798      	blx	r3
 800c542:	3601      	adds	r6, #1
 800c544:	e7ee      	b.n	800c524 <__libc_init_array+0xc>
 800c546:	f855 3b04 	ldr.w	r3, [r5], #4
 800c54a:	4798      	blx	r3
 800c54c:	3601      	adds	r6, #1
 800c54e:	e7f2      	b.n	800c536 <__libc_init_array+0x1e>
 800c550:	0800f134 	.word	0x0800f134
 800c554:	0800f134 	.word	0x0800f134
 800c558:	0800f134 	.word	0x0800f134
 800c55c:	0800f138 	.word	0x0800f138

0800c560 <__retarget_lock_init_recursive>:
 800c560:	4770      	bx	lr

0800c562 <__retarget_lock_acquire_recursive>:
 800c562:	4770      	bx	lr

0800c564 <__retarget_lock_release_recursive>:
 800c564:	4770      	bx	lr
	...

0800c568 <_localeconv_r>:
 800c568:	4800      	ldr	r0, [pc, #0]	@ (800c56c <_localeconv_r+0x4>)
 800c56a:	4770      	bx	lr
 800c56c:	20000418 	.word	0x20000418

0800c570 <strcpy>:
 800c570:	4603      	mov	r3, r0
 800c572:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c576:	f803 2b01 	strb.w	r2, [r3], #1
 800c57a:	2a00      	cmp	r2, #0
 800c57c:	d1f9      	bne.n	800c572 <strcpy+0x2>
 800c57e:	4770      	bx	lr

0800c580 <memcpy>:
 800c580:	440a      	add	r2, r1
 800c582:	4291      	cmp	r1, r2
 800c584:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c588:	d100      	bne.n	800c58c <memcpy+0xc>
 800c58a:	4770      	bx	lr
 800c58c:	b510      	push	{r4, lr}
 800c58e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c592:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c596:	4291      	cmp	r1, r2
 800c598:	d1f9      	bne.n	800c58e <memcpy+0xe>
 800c59a:	bd10      	pop	{r4, pc}

0800c59c <quorem>:
 800c59c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5a0:	6903      	ldr	r3, [r0, #16]
 800c5a2:	690c      	ldr	r4, [r1, #16]
 800c5a4:	42a3      	cmp	r3, r4
 800c5a6:	4607      	mov	r7, r0
 800c5a8:	db7e      	blt.n	800c6a8 <quorem+0x10c>
 800c5aa:	3c01      	subs	r4, #1
 800c5ac:	f101 0814 	add.w	r8, r1, #20
 800c5b0:	00a3      	lsls	r3, r4, #2
 800c5b2:	f100 0514 	add.w	r5, r0, #20
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5bc:	9301      	str	r3, [sp, #4]
 800c5be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c5c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	429a      	cmp	r2, r3
 800c5ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c5ce:	fbb2 f6f3 	udiv	r6, r2, r3
 800c5d2:	d32e      	bcc.n	800c632 <quorem+0x96>
 800c5d4:	f04f 0a00 	mov.w	sl, #0
 800c5d8:	46c4      	mov	ip, r8
 800c5da:	46ae      	mov	lr, r5
 800c5dc:	46d3      	mov	fp, sl
 800c5de:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c5e2:	b298      	uxth	r0, r3
 800c5e4:	fb06 a000 	mla	r0, r6, r0, sl
 800c5e8:	0c02      	lsrs	r2, r0, #16
 800c5ea:	0c1b      	lsrs	r3, r3, #16
 800c5ec:	fb06 2303 	mla	r3, r6, r3, r2
 800c5f0:	f8de 2000 	ldr.w	r2, [lr]
 800c5f4:	b280      	uxth	r0, r0
 800c5f6:	b292      	uxth	r2, r2
 800c5f8:	1a12      	subs	r2, r2, r0
 800c5fa:	445a      	add	r2, fp
 800c5fc:	f8de 0000 	ldr.w	r0, [lr]
 800c600:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c604:	b29b      	uxth	r3, r3
 800c606:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c60a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c60e:	b292      	uxth	r2, r2
 800c610:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c614:	45e1      	cmp	r9, ip
 800c616:	f84e 2b04 	str.w	r2, [lr], #4
 800c61a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c61e:	d2de      	bcs.n	800c5de <quorem+0x42>
 800c620:	9b00      	ldr	r3, [sp, #0]
 800c622:	58eb      	ldr	r3, [r5, r3]
 800c624:	b92b      	cbnz	r3, 800c632 <quorem+0x96>
 800c626:	9b01      	ldr	r3, [sp, #4]
 800c628:	3b04      	subs	r3, #4
 800c62a:	429d      	cmp	r5, r3
 800c62c:	461a      	mov	r2, r3
 800c62e:	d32f      	bcc.n	800c690 <quorem+0xf4>
 800c630:	613c      	str	r4, [r7, #16]
 800c632:	4638      	mov	r0, r7
 800c634:	f001 fc0e 	bl	800de54 <__mcmp>
 800c638:	2800      	cmp	r0, #0
 800c63a:	db25      	blt.n	800c688 <quorem+0xec>
 800c63c:	4629      	mov	r1, r5
 800c63e:	2000      	movs	r0, #0
 800c640:	f858 2b04 	ldr.w	r2, [r8], #4
 800c644:	f8d1 c000 	ldr.w	ip, [r1]
 800c648:	fa1f fe82 	uxth.w	lr, r2
 800c64c:	fa1f f38c 	uxth.w	r3, ip
 800c650:	eba3 030e 	sub.w	r3, r3, lr
 800c654:	4403      	add	r3, r0
 800c656:	0c12      	lsrs	r2, r2, #16
 800c658:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c65c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c660:	b29b      	uxth	r3, r3
 800c662:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c666:	45c1      	cmp	r9, r8
 800c668:	f841 3b04 	str.w	r3, [r1], #4
 800c66c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c670:	d2e6      	bcs.n	800c640 <quorem+0xa4>
 800c672:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c676:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c67a:	b922      	cbnz	r2, 800c686 <quorem+0xea>
 800c67c:	3b04      	subs	r3, #4
 800c67e:	429d      	cmp	r5, r3
 800c680:	461a      	mov	r2, r3
 800c682:	d30b      	bcc.n	800c69c <quorem+0x100>
 800c684:	613c      	str	r4, [r7, #16]
 800c686:	3601      	adds	r6, #1
 800c688:	4630      	mov	r0, r6
 800c68a:	b003      	add	sp, #12
 800c68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c690:	6812      	ldr	r2, [r2, #0]
 800c692:	3b04      	subs	r3, #4
 800c694:	2a00      	cmp	r2, #0
 800c696:	d1cb      	bne.n	800c630 <quorem+0x94>
 800c698:	3c01      	subs	r4, #1
 800c69a:	e7c6      	b.n	800c62a <quorem+0x8e>
 800c69c:	6812      	ldr	r2, [r2, #0]
 800c69e:	3b04      	subs	r3, #4
 800c6a0:	2a00      	cmp	r2, #0
 800c6a2:	d1ef      	bne.n	800c684 <quorem+0xe8>
 800c6a4:	3c01      	subs	r4, #1
 800c6a6:	e7ea      	b.n	800c67e <quorem+0xe2>
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	e7ee      	b.n	800c68a <quorem+0xee>
 800c6ac:	0000      	movs	r0, r0
	...

0800c6b0 <_dtoa_r>:
 800c6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b4:	69c7      	ldr	r7, [r0, #28]
 800c6b6:	b097      	sub	sp, #92	@ 0x5c
 800c6b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c6bc:	ec55 4b10 	vmov	r4, r5, d0
 800c6c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c6c2:	9107      	str	r1, [sp, #28]
 800c6c4:	4681      	mov	r9, r0
 800c6c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6ca:	b97f      	cbnz	r7, 800c6ec <_dtoa_r+0x3c>
 800c6cc:	2010      	movs	r0, #16
 800c6ce:	f7ff fb31 	bl	800bd34 <malloc>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c6d8:	b920      	cbnz	r0, 800c6e4 <_dtoa_r+0x34>
 800c6da:	4ba9      	ldr	r3, [pc, #676]	@ (800c980 <_dtoa_r+0x2d0>)
 800c6dc:	21ef      	movs	r1, #239	@ 0xef
 800c6de:	48a9      	ldr	r0, [pc, #676]	@ (800c984 <_dtoa_r+0x2d4>)
 800c6e0:	f001 feaa 	bl	800e438 <__assert_func>
 800c6e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c6e8:	6007      	str	r7, [r0, #0]
 800c6ea:	60c7      	str	r7, [r0, #12]
 800c6ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c6f0:	6819      	ldr	r1, [r3, #0]
 800c6f2:	b159      	cbz	r1, 800c70c <_dtoa_r+0x5c>
 800c6f4:	685a      	ldr	r2, [r3, #4]
 800c6f6:	604a      	str	r2, [r1, #4]
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	4093      	lsls	r3, r2
 800c6fc:	608b      	str	r3, [r1, #8]
 800c6fe:	4648      	mov	r0, r9
 800c700:	f001 f976 	bl	800d9f0 <_Bfree>
 800c704:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c708:	2200      	movs	r2, #0
 800c70a:	601a      	str	r2, [r3, #0]
 800c70c:	1e2b      	subs	r3, r5, #0
 800c70e:	bfb9      	ittee	lt
 800c710:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c714:	9305      	strlt	r3, [sp, #20]
 800c716:	2300      	movge	r3, #0
 800c718:	6033      	strge	r3, [r6, #0]
 800c71a:	9f05      	ldr	r7, [sp, #20]
 800c71c:	4b9a      	ldr	r3, [pc, #616]	@ (800c988 <_dtoa_r+0x2d8>)
 800c71e:	bfbc      	itt	lt
 800c720:	2201      	movlt	r2, #1
 800c722:	6032      	strlt	r2, [r6, #0]
 800c724:	43bb      	bics	r3, r7
 800c726:	d112      	bne.n	800c74e <_dtoa_r+0x9e>
 800c728:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c72a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c72e:	6013      	str	r3, [r2, #0]
 800c730:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c734:	4323      	orrs	r3, r4
 800c736:	f000 855a 	beq.w	800d1ee <_dtoa_r+0xb3e>
 800c73a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c73c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c99c <_dtoa_r+0x2ec>
 800c740:	2b00      	cmp	r3, #0
 800c742:	f000 855c 	beq.w	800d1fe <_dtoa_r+0xb4e>
 800c746:	f10a 0303 	add.w	r3, sl, #3
 800c74a:	f000 bd56 	b.w	800d1fa <_dtoa_r+0xb4a>
 800c74e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c752:	2200      	movs	r2, #0
 800c754:	ec51 0b17 	vmov	r0, r1, d7
 800c758:	2300      	movs	r3, #0
 800c75a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c75e:	f7f4 f9d3 	bl	8000b08 <__aeabi_dcmpeq>
 800c762:	4680      	mov	r8, r0
 800c764:	b158      	cbz	r0, 800c77e <_dtoa_r+0xce>
 800c766:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c768:	2301      	movs	r3, #1
 800c76a:	6013      	str	r3, [r2, #0]
 800c76c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c76e:	b113      	cbz	r3, 800c776 <_dtoa_r+0xc6>
 800c770:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c772:	4b86      	ldr	r3, [pc, #536]	@ (800c98c <_dtoa_r+0x2dc>)
 800c774:	6013      	str	r3, [r2, #0]
 800c776:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c9a0 <_dtoa_r+0x2f0>
 800c77a:	f000 bd40 	b.w	800d1fe <_dtoa_r+0xb4e>
 800c77e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c782:	aa14      	add	r2, sp, #80	@ 0x50
 800c784:	a915      	add	r1, sp, #84	@ 0x54
 800c786:	4648      	mov	r0, r9
 800c788:	f001 fc14 	bl	800dfb4 <__d2b>
 800c78c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c790:	9002      	str	r0, [sp, #8]
 800c792:	2e00      	cmp	r6, #0
 800c794:	d078      	beq.n	800c888 <_dtoa_r+0x1d8>
 800c796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c798:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c79c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c7a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c7a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c7ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	4b76      	ldr	r3, [pc, #472]	@ (800c990 <_dtoa_r+0x2e0>)
 800c7b6:	f7f3 fd87 	bl	80002c8 <__aeabi_dsub>
 800c7ba:	a36b      	add	r3, pc, #428	@ (adr r3, 800c968 <_dtoa_r+0x2b8>)
 800c7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c0:	f7f3 ff3a 	bl	8000638 <__aeabi_dmul>
 800c7c4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c970 <_dtoa_r+0x2c0>)
 800c7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ca:	f7f3 fd7f 	bl	80002cc <__adddf3>
 800c7ce:	4604      	mov	r4, r0
 800c7d0:	4630      	mov	r0, r6
 800c7d2:	460d      	mov	r5, r1
 800c7d4:	f7f3 fec6 	bl	8000564 <__aeabi_i2d>
 800c7d8:	a367      	add	r3, pc, #412	@ (adr r3, 800c978 <_dtoa_r+0x2c8>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f7f3 ff2b 	bl	8000638 <__aeabi_dmul>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	4620      	mov	r0, r4
 800c7e8:	4629      	mov	r1, r5
 800c7ea:	f7f3 fd6f 	bl	80002cc <__adddf3>
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	460d      	mov	r5, r1
 800c7f2:	f7f4 f9d1 	bl	8000b98 <__aeabi_d2iz>
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	4607      	mov	r7, r0
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	4620      	mov	r0, r4
 800c7fe:	4629      	mov	r1, r5
 800c800:	f7f4 f98c 	bl	8000b1c <__aeabi_dcmplt>
 800c804:	b140      	cbz	r0, 800c818 <_dtoa_r+0x168>
 800c806:	4638      	mov	r0, r7
 800c808:	f7f3 feac 	bl	8000564 <__aeabi_i2d>
 800c80c:	4622      	mov	r2, r4
 800c80e:	462b      	mov	r3, r5
 800c810:	f7f4 f97a 	bl	8000b08 <__aeabi_dcmpeq>
 800c814:	b900      	cbnz	r0, 800c818 <_dtoa_r+0x168>
 800c816:	3f01      	subs	r7, #1
 800c818:	2f16      	cmp	r7, #22
 800c81a:	d852      	bhi.n	800c8c2 <_dtoa_r+0x212>
 800c81c:	4b5d      	ldr	r3, [pc, #372]	@ (800c994 <_dtoa_r+0x2e4>)
 800c81e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c826:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c82a:	f7f4 f977 	bl	8000b1c <__aeabi_dcmplt>
 800c82e:	2800      	cmp	r0, #0
 800c830:	d049      	beq.n	800c8c6 <_dtoa_r+0x216>
 800c832:	3f01      	subs	r7, #1
 800c834:	2300      	movs	r3, #0
 800c836:	9310      	str	r3, [sp, #64]	@ 0x40
 800c838:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c83a:	1b9b      	subs	r3, r3, r6
 800c83c:	1e5a      	subs	r2, r3, #1
 800c83e:	bf45      	ittet	mi
 800c840:	f1c3 0301 	rsbmi	r3, r3, #1
 800c844:	9300      	strmi	r3, [sp, #0]
 800c846:	2300      	movpl	r3, #0
 800c848:	2300      	movmi	r3, #0
 800c84a:	9206      	str	r2, [sp, #24]
 800c84c:	bf54      	ite	pl
 800c84e:	9300      	strpl	r3, [sp, #0]
 800c850:	9306      	strmi	r3, [sp, #24]
 800c852:	2f00      	cmp	r7, #0
 800c854:	db39      	blt.n	800c8ca <_dtoa_r+0x21a>
 800c856:	9b06      	ldr	r3, [sp, #24]
 800c858:	970d      	str	r7, [sp, #52]	@ 0x34
 800c85a:	443b      	add	r3, r7
 800c85c:	9306      	str	r3, [sp, #24]
 800c85e:	2300      	movs	r3, #0
 800c860:	9308      	str	r3, [sp, #32]
 800c862:	9b07      	ldr	r3, [sp, #28]
 800c864:	2b09      	cmp	r3, #9
 800c866:	d863      	bhi.n	800c930 <_dtoa_r+0x280>
 800c868:	2b05      	cmp	r3, #5
 800c86a:	bfc4      	itt	gt
 800c86c:	3b04      	subgt	r3, #4
 800c86e:	9307      	strgt	r3, [sp, #28]
 800c870:	9b07      	ldr	r3, [sp, #28]
 800c872:	f1a3 0302 	sub.w	r3, r3, #2
 800c876:	bfcc      	ite	gt
 800c878:	2400      	movgt	r4, #0
 800c87a:	2401      	movle	r4, #1
 800c87c:	2b03      	cmp	r3, #3
 800c87e:	d863      	bhi.n	800c948 <_dtoa_r+0x298>
 800c880:	e8df f003 	tbb	[pc, r3]
 800c884:	2b375452 	.word	0x2b375452
 800c888:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c88c:	441e      	add	r6, r3
 800c88e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c892:	2b20      	cmp	r3, #32
 800c894:	bfc1      	itttt	gt
 800c896:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c89a:	409f      	lslgt	r7, r3
 800c89c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c8a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c8a4:	bfd6      	itet	le
 800c8a6:	f1c3 0320 	rsble	r3, r3, #32
 800c8aa:	ea47 0003 	orrgt.w	r0, r7, r3
 800c8ae:	fa04 f003 	lslle.w	r0, r4, r3
 800c8b2:	f7f3 fe47 	bl	8000544 <__aeabi_ui2d>
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c8bc:	3e01      	subs	r6, #1
 800c8be:	9212      	str	r2, [sp, #72]	@ 0x48
 800c8c0:	e776      	b.n	800c7b0 <_dtoa_r+0x100>
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e7b7      	b.n	800c836 <_dtoa_r+0x186>
 800c8c6:	9010      	str	r0, [sp, #64]	@ 0x40
 800c8c8:	e7b6      	b.n	800c838 <_dtoa_r+0x188>
 800c8ca:	9b00      	ldr	r3, [sp, #0]
 800c8cc:	1bdb      	subs	r3, r3, r7
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	427b      	negs	r3, r7
 800c8d2:	9308      	str	r3, [sp, #32]
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c8d8:	e7c3      	b.n	800c862 <_dtoa_r+0x1b2>
 800c8da:	2301      	movs	r3, #1
 800c8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8e0:	eb07 0b03 	add.w	fp, r7, r3
 800c8e4:	f10b 0301 	add.w	r3, fp, #1
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	9303      	str	r3, [sp, #12]
 800c8ec:	bfb8      	it	lt
 800c8ee:	2301      	movlt	r3, #1
 800c8f0:	e006      	b.n	800c900 <_dtoa_r+0x250>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	dd28      	ble.n	800c94e <_dtoa_r+0x29e>
 800c8fc:	469b      	mov	fp, r3
 800c8fe:	9303      	str	r3, [sp, #12]
 800c900:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c904:	2100      	movs	r1, #0
 800c906:	2204      	movs	r2, #4
 800c908:	f102 0514 	add.w	r5, r2, #20
 800c90c:	429d      	cmp	r5, r3
 800c90e:	d926      	bls.n	800c95e <_dtoa_r+0x2ae>
 800c910:	6041      	str	r1, [r0, #4]
 800c912:	4648      	mov	r0, r9
 800c914:	f001 f82c 	bl	800d970 <_Balloc>
 800c918:	4682      	mov	sl, r0
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d142      	bne.n	800c9a4 <_dtoa_r+0x2f4>
 800c91e:	4b1e      	ldr	r3, [pc, #120]	@ (800c998 <_dtoa_r+0x2e8>)
 800c920:	4602      	mov	r2, r0
 800c922:	f240 11af 	movw	r1, #431	@ 0x1af
 800c926:	e6da      	b.n	800c6de <_dtoa_r+0x2e>
 800c928:	2300      	movs	r3, #0
 800c92a:	e7e3      	b.n	800c8f4 <_dtoa_r+0x244>
 800c92c:	2300      	movs	r3, #0
 800c92e:	e7d5      	b.n	800c8dc <_dtoa_r+0x22c>
 800c930:	2401      	movs	r4, #1
 800c932:	2300      	movs	r3, #0
 800c934:	9307      	str	r3, [sp, #28]
 800c936:	9409      	str	r4, [sp, #36]	@ 0x24
 800c938:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c93c:	2200      	movs	r2, #0
 800c93e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c942:	2312      	movs	r3, #18
 800c944:	920c      	str	r2, [sp, #48]	@ 0x30
 800c946:	e7db      	b.n	800c900 <_dtoa_r+0x250>
 800c948:	2301      	movs	r3, #1
 800c94a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c94c:	e7f4      	b.n	800c938 <_dtoa_r+0x288>
 800c94e:	f04f 0b01 	mov.w	fp, #1
 800c952:	f8cd b00c 	str.w	fp, [sp, #12]
 800c956:	465b      	mov	r3, fp
 800c958:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c95c:	e7d0      	b.n	800c900 <_dtoa_r+0x250>
 800c95e:	3101      	adds	r1, #1
 800c960:	0052      	lsls	r2, r2, #1
 800c962:	e7d1      	b.n	800c908 <_dtoa_r+0x258>
 800c964:	f3af 8000 	nop.w
 800c968:	636f4361 	.word	0x636f4361
 800c96c:	3fd287a7 	.word	0x3fd287a7
 800c970:	8b60c8b3 	.word	0x8b60c8b3
 800c974:	3fc68a28 	.word	0x3fc68a28
 800c978:	509f79fb 	.word	0x509f79fb
 800c97c:	3fd34413 	.word	0x3fd34413
 800c980:	0800edf9 	.word	0x0800edf9
 800c984:	0800ee10 	.word	0x0800ee10
 800c988:	7ff00000 	.word	0x7ff00000
 800c98c:	0800edc9 	.word	0x0800edc9
 800c990:	3ff80000 	.word	0x3ff80000
 800c994:	0800ef60 	.word	0x0800ef60
 800c998:	0800ee68 	.word	0x0800ee68
 800c99c:	0800edf5 	.word	0x0800edf5
 800c9a0:	0800edc8 	.word	0x0800edc8
 800c9a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c9a8:	6018      	str	r0, [r3, #0]
 800c9aa:	9b03      	ldr	r3, [sp, #12]
 800c9ac:	2b0e      	cmp	r3, #14
 800c9ae:	f200 80a1 	bhi.w	800caf4 <_dtoa_r+0x444>
 800c9b2:	2c00      	cmp	r4, #0
 800c9b4:	f000 809e 	beq.w	800caf4 <_dtoa_r+0x444>
 800c9b8:	2f00      	cmp	r7, #0
 800c9ba:	dd33      	ble.n	800ca24 <_dtoa_r+0x374>
 800c9bc:	4b9c      	ldr	r3, [pc, #624]	@ (800cc30 <_dtoa_r+0x580>)
 800c9be:	f007 020f 	and.w	r2, r7, #15
 800c9c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9c6:	ed93 7b00 	vldr	d7, [r3]
 800c9ca:	05f8      	lsls	r0, r7, #23
 800c9cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c9d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c9d4:	d516      	bpl.n	800ca04 <_dtoa_r+0x354>
 800c9d6:	4b97      	ldr	r3, [pc, #604]	@ (800cc34 <_dtoa_r+0x584>)
 800c9d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c9e0:	f7f3 ff54 	bl	800088c <__aeabi_ddiv>
 800c9e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9e8:	f004 040f 	and.w	r4, r4, #15
 800c9ec:	2603      	movs	r6, #3
 800c9ee:	4d91      	ldr	r5, [pc, #580]	@ (800cc34 <_dtoa_r+0x584>)
 800c9f0:	b954      	cbnz	r4, 800ca08 <_dtoa_r+0x358>
 800c9f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c9f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9fa:	f7f3 ff47 	bl	800088c <__aeabi_ddiv>
 800c9fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca02:	e028      	b.n	800ca56 <_dtoa_r+0x3a6>
 800ca04:	2602      	movs	r6, #2
 800ca06:	e7f2      	b.n	800c9ee <_dtoa_r+0x33e>
 800ca08:	07e1      	lsls	r1, r4, #31
 800ca0a:	d508      	bpl.n	800ca1e <_dtoa_r+0x36e>
 800ca0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca14:	f7f3 fe10 	bl	8000638 <__aeabi_dmul>
 800ca18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca1c:	3601      	adds	r6, #1
 800ca1e:	1064      	asrs	r4, r4, #1
 800ca20:	3508      	adds	r5, #8
 800ca22:	e7e5      	b.n	800c9f0 <_dtoa_r+0x340>
 800ca24:	f000 80af 	beq.w	800cb86 <_dtoa_r+0x4d6>
 800ca28:	427c      	negs	r4, r7
 800ca2a:	4b81      	ldr	r3, [pc, #516]	@ (800cc30 <_dtoa_r+0x580>)
 800ca2c:	4d81      	ldr	r5, [pc, #516]	@ (800cc34 <_dtoa_r+0x584>)
 800ca2e:	f004 020f 	and.w	r2, r4, #15
 800ca32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca3e:	f7f3 fdfb 	bl	8000638 <__aeabi_dmul>
 800ca42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca46:	1124      	asrs	r4, r4, #4
 800ca48:	2300      	movs	r3, #0
 800ca4a:	2602      	movs	r6, #2
 800ca4c:	2c00      	cmp	r4, #0
 800ca4e:	f040 808f 	bne.w	800cb70 <_dtoa_r+0x4c0>
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d1d3      	bne.n	800c9fe <_dtoa_r+0x34e>
 800ca56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	f000 8094 	beq.w	800cb8a <_dtoa_r+0x4da>
 800ca62:	4b75      	ldr	r3, [pc, #468]	@ (800cc38 <_dtoa_r+0x588>)
 800ca64:	2200      	movs	r2, #0
 800ca66:	4620      	mov	r0, r4
 800ca68:	4629      	mov	r1, r5
 800ca6a:	f7f4 f857 	bl	8000b1c <__aeabi_dcmplt>
 800ca6e:	2800      	cmp	r0, #0
 800ca70:	f000 808b 	beq.w	800cb8a <_dtoa_r+0x4da>
 800ca74:	9b03      	ldr	r3, [sp, #12]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f000 8087 	beq.w	800cb8a <_dtoa_r+0x4da>
 800ca7c:	f1bb 0f00 	cmp.w	fp, #0
 800ca80:	dd34      	ble.n	800caec <_dtoa_r+0x43c>
 800ca82:	4620      	mov	r0, r4
 800ca84:	4b6d      	ldr	r3, [pc, #436]	@ (800cc3c <_dtoa_r+0x58c>)
 800ca86:	2200      	movs	r2, #0
 800ca88:	4629      	mov	r1, r5
 800ca8a:	f7f3 fdd5 	bl	8000638 <__aeabi_dmul>
 800ca8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca92:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ca96:	3601      	adds	r6, #1
 800ca98:	465c      	mov	r4, fp
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	f7f3 fd62 	bl	8000564 <__aeabi_i2d>
 800caa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caa4:	f7f3 fdc8 	bl	8000638 <__aeabi_dmul>
 800caa8:	4b65      	ldr	r3, [pc, #404]	@ (800cc40 <_dtoa_r+0x590>)
 800caaa:	2200      	movs	r2, #0
 800caac:	f7f3 fc0e 	bl	80002cc <__adddf3>
 800cab0:	4605      	mov	r5, r0
 800cab2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cab6:	2c00      	cmp	r4, #0
 800cab8:	d16a      	bne.n	800cb90 <_dtoa_r+0x4e0>
 800caba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cabe:	4b61      	ldr	r3, [pc, #388]	@ (800cc44 <_dtoa_r+0x594>)
 800cac0:	2200      	movs	r2, #0
 800cac2:	f7f3 fc01 	bl	80002c8 <__aeabi_dsub>
 800cac6:	4602      	mov	r2, r0
 800cac8:	460b      	mov	r3, r1
 800caca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cace:	462a      	mov	r2, r5
 800cad0:	4633      	mov	r3, r6
 800cad2:	f7f4 f841 	bl	8000b58 <__aeabi_dcmpgt>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	f040 8298 	bne.w	800d00c <_dtoa_r+0x95c>
 800cadc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cae0:	462a      	mov	r2, r5
 800cae2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cae6:	f7f4 f819 	bl	8000b1c <__aeabi_dcmplt>
 800caea:	bb38      	cbnz	r0, 800cb3c <_dtoa_r+0x48c>
 800caec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800caf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800caf4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	f2c0 8157 	blt.w	800cdaa <_dtoa_r+0x6fa>
 800cafc:	2f0e      	cmp	r7, #14
 800cafe:	f300 8154 	bgt.w	800cdaa <_dtoa_r+0x6fa>
 800cb02:	4b4b      	ldr	r3, [pc, #300]	@ (800cc30 <_dtoa_r+0x580>)
 800cb04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb08:	ed93 7b00 	vldr	d7, [r3]
 800cb0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	ed8d 7b00 	vstr	d7, [sp]
 800cb14:	f280 80e5 	bge.w	800cce2 <_dtoa_r+0x632>
 800cb18:	9b03      	ldr	r3, [sp, #12]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f300 80e1 	bgt.w	800cce2 <_dtoa_r+0x632>
 800cb20:	d10c      	bne.n	800cb3c <_dtoa_r+0x48c>
 800cb22:	4b48      	ldr	r3, [pc, #288]	@ (800cc44 <_dtoa_r+0x594>)
 800cb24:	2200      	movs	r2, #0
 800cb26:	ec51 0b17 	vmov	r0, r1, d7
 800cb2a:	f7f3 fd85 	bl	8000638 <__aeabi_dmul>
 800cb2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb32:	f7f4 f807 	bl	8000b44 <__aeabi_dcmpge>
 800cb36:	2800      	cmp	r0, #0
 800cb38:	f000 8266 	beq.w	800d008 <_dtoa_r+0x958>
 800cb3c:	2400      	movs	r4, #0
 800cb3e:	4625      	mov	r5, r4
 800cb40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb42:	4656      	mov	r6, sl
 800cb44:	ea6f 0803 	mvn.w	r8, r3
 800cb48:	2700      	movs	r7, #0
 800cb4a:	4621      	mov	r1, r4
 800cb4c:	4648      	mov	r0, r9
 800cb4e:	f000 ff4f 	bl	800d9f0 <_Bfree>
 800cb52:	2d00      	cmp	r5, #0
 800cb54:	f000 80bd 	beq.w	800ccd2 <_dtoa_r+0x622>
 800cb58:	b12f      	cbz	r7, 800cb66 <_dtoa_r+0x4b6>
 800cb5a:	42af      	cmp	r7, r5
 800cb5c:	d003      	beq.n	800cb66 <_dtoa_r+0x4b6>
 800cb5e:	4639      	mov	r1, r7
 800cb60:	4648      	mov	r0, r9
 800cb62:	f000 ff45 	bl	800d9f0 <_Bfree>
 800cb66:	4629      	mov	r1, r5
 800cb68:	4648      	mov	r0, r9
 800cb6a:	f000 ff41 	bl	800d9f0 <_Bfree>
 800cb6e:	e0b0      	b.n	800ccd2 <_dtoa_r+0x622>
 800cb70:	07e2      	lsls	r2, r4, #31
 800cb72:	d505      	bpl.n	800cb80 <_dtoa_r+0x4d0>
 800cb74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb78:	f7f3 fd5e 	bl	8000638 <__aeabi_dmul>
 800cb7c:	3601      	adds	r6, #1
 800cb7e:	2301      	movs	r3, #1
 800cb80:	1064      	asrs	r4, r4, #1
 800cb82:	3508      	adds	r5, #8
 800cb84:	e762      	b.n	800ca4c <_dtoa_r+0x39c>
 800cb86:	2602      	movs	r6, #2
 800cb88:	e765      	b.n	800ca56 <_dtoa_r+0x3a6>
 800cb8a:	9c03      	ldr	r4, [sp, #12]
 800cb8c:	46b8      	mov	r8, r7
 800cb8e:	e784      	b.n	800ca9a <_dtoa_r+0x3ea>
 800cb90:	4b27      	ldr	r3, [pc, #156]	@ (800cc30 <_dtoa_r+0x580>)
 800cb92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb9c:	4454      	add	r4, sl
 800cb9e:	2900      	cmp	r1, #0
 800cba0:	d054      	beq.n	800cc4c <_dtoa_r+0x59c>
 800cba2:	4929      	ldr	r1, [pc, #164]	@ (800cc48 <_dtoa_r+0x598>)
 800cba4:	2000      	movs	r0, #0
 800cba6:	f7f3 fe71 	bl	800088c <__aeabi_ddiv>
 800cbaa:	4633      	mov	r3, r6
 800cbac:	462a      	mov	r2, r5
 800cbae:	f7f3 fb8b 	bl	80002c8 <__aeabi_dsub>
 800cbb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cbb6:	4656      	mov	r6, sl
 800cbb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbbc:	f7f3 ffec 	bl	8000b98 <__aeabi_d2iz>
 800cbc0:	4605      	mov	r5, r0
 800cbc2:	f7f3 fccf 	bl	8000564 <__aeabi_i2d>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	460b      	mov	r3, r1
 800cbca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbce:	f7f3 fb7b 	bl	80002c8 <__aeabi_dsub>
 800cbd2:	3530      	adds	r5, #48	@ 0x30
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	460b      	mov	r3, r1
 800cbd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbdc:	f806 5b01 	strb.w	r5, [r6], #1
 800cbe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbe4:	f7f3 ff9a 	bl	8000b1c <__aeabi_dcmplt>
 800cbe8:	2800      	cmp	r0, #0
 800cbea:	d172      	bne.n	800ccd2 <_dtoa_r+0x622>
 800cbec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbf0:	4911      	ldr	r1, [pc, #68]	@ (800cc38 <_dtoa_r+0x588>)
 800cbf2:	2000      	movs	r0, #0
 800cbf4:	f7f3 fb68 	bl	80002c8 <__aeabi_dsub>
 800cbf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbfc:	f7f3 ff8e 	bl	8000b1c <__aeabi_dcmplt>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	f040 80b4 	bne.w	800cd6e <_dtoa_r+0x6be>
 800cc06:	42a6      	cmp	r6, r4
 800cc08:	f43f af70 	beq.w	800caec <_dtoa_r+0x43c>
 800cc0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc10:	4b0a      	ldr	r3, [pc, #40]	@ (800cc3c <_dtoa_r+0x58c>)
 800cc12:	2200      	movs	r2, #0
 800cc14:	f7f3 fd10 	bl	8000638 <__aeabi_dmul>
 800cc18:	4b08      	ldr	r3, [pc, #32]	@ (800cc3c <_dtoa_r+0x58c>)
 800cc1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc1e:	2200      	movs	r2, #0
 800cc20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc24:	f7f3 fd08 	bl	8000638 <__aeabi_dmul>
 800cc28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc2c:	e7c4      	b.n	800cbb8 <_dtoa_r+0x508>
 800cc2e:	bf00      	nop
 800cc30:	0800ef60 	.word	0x0800ef60
 800cc34:	0800ef38 	.word	0x0800ef38
 800cc38:	3ff00000 	.word	0x3ff00000
 800cc3c:	40240000 	.word	0x40240000
 800cc40:	401c0000 	.word	0x401c0000
 800cc44:	40140000 	.word	0x40140000
 800cc48:	3fe00000 	.word	0x3fe00000
 800cc4c:	4631      	mov	r1, r6
 800cc4e:	4628      	mov	r0, r5
 800cc50:	f7f3 fcf2 	bl	8000638 <__aeabi_dmul>
 800cc54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc58:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cc5a:	4656      	mov	r6, sl
 800cc5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc60:	f7f3 ff9a 	bl	8000b98 <__aeabi_d2iz>
 800cc64:	4605      	mov	r5, r0
 800cc66:	f7f3 fc7d 	bl	8000564 <__aeabi_i2d>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	460b      	mov	r3, r1
 800cc6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc72:	f7f3 fb29 	bl	80002c8 <__aeabi_dsub>
 800cc76:	3530      	adds	r5, #48	@ 0x30
 800cc78:	f806 5b01 	strb.w	r5, [r6], #1
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	460b      	mov	r3, r1
 800cc80:	42a6      	cmp	r6, r4
 800cc82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc86:	f04f 0200 	mov.w	r2, #0
 800cc8a:	d124      	bne.n	800ccd6 <_dtoa_r+0x626>
 800cc8c:	4baf      	ldr	r3, [pc, #700]	@ (800cf4c <_dtoa_r+0x89c>)
 800cc8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc92:	f7f3 fb1b 	bl	80002cc <__adddf3>
 800cc96:	4602      	mov	r2, r0
 800cc98:	460b      	mov	r3, r1
 800cc9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc9e:	f7f3 ff5b 	bl	8000b58 <__aeabi_dcmpgt>
 800cca2:	2800      	cmp	r0, #0
 800cca4:	d163      	bne.n	800cd6e <_dtoa_r+0x6be>
 800cca6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ccaa:	49a8      	ldr	r1, [pc, #672]	@ (800cf4c <_dtoa_r+0x89c>)
 800ccac:	2000      	movs	r0, #0
 800ccae:	f7f3 fb0b 	bl	80002c8 <__aeabi_dsub>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccba:	f7f3 ff2f 	bl	8000b1c <__aeabi_dcmplt>
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f43f af14 	beq.w	800caec <_dtoa_r+0x43c>
 800ccc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ccc6:	1e73      	subs	r3, r6, #1
 800ccc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ccce:	2b30      	cmp	r3, #48	@ 0x30
 800ccd0:	d0f8      	beq.n	800ccc4 <_dtoa_r+0x614>
 800ccd2:	4647      	mov	r7, r8
 800ccd4:	e03b      	b.n	800cd4e <_dtoa_r+0x69e>
 800ccd6:	4b9e      	ldr	r3, [pc, #632]	@ (800cf50 <_dtoa_r+0x8a0>)
 800ccd8:	f7f3 fcae 	bl	8000638 <__aeabi_dmul>
 800ccdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cce0:	e7bc      	b.n	800cc5c <_dtoa_r+0x5ac>
 800cce2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cce6:	4656      	mov	r6, sl
 800cce8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccec:	4620      	mov	r0, r4
 800ccee:	4629      	mov	r1, r5
 800ccf0:	f7f3 fdcc 	bl	800088c <__aeabi_ddiv>
 800ccf4:	f7f3 ff50 	bl	8000b98 <__aeabi_d2iz>
 800ccf8:	4680      	mov	r8, r0
 800ccfa:	f7f3 fc33 	bl	8000564 <__aeabi_i2d>
 800ccfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd02:	f7f3 fc99 	bl	8000638 <__aeabi_dmul>
 800cd06:	4602      	mov	r2, r0
 800cd08:	460b      	mov	r3, r1
 800cd0a:	4620      	mov	r0, r4
 800cd0c:	4629      	mov	r1, r5
 800cd0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cd12:	f7f3 fad9 	bl	80002c8 <__aeabi_dsub>
 800cd16:	f806 4b01 	strb.w	r4, [r6], #1
 800cd1a:	9d03      	ldr	r5, [sp, #12]
 800cd1c:	eba6 040a 	sub.w	r4, r6, sl
 800cd20:	42a5      	cmp	r5, r4
 800cd22:	4602      	mov	r2, r0
 800cd24:	460b      	mov	r3, r1
 800cd26:	d133      	bne.n	800cd90 <_dtoa_r+0x6e0>
 800cd28:	f7f3 fad0 	bl	80002cc <__adddf3>
 800cd2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd30:	4604      	mov	r4, r0
 800cd32:	460d      	mov	r5, r1
 800cd34:	f7f3 ff10 	bl	8000b58 <__aeabi_dcmpgt>
 800cd38:	b9c0      	cbnz	r0, 800cd6c <_dtoa_r+0x6bc>
 800cd3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd3e:	4620      	mov	r0, r4
 800cd40:	4629      	mov	r1, r5
 800cd42:	f7f3 fee1 	bl	8000b08 <__aeabi_dcmpeq>
 800cd46:	b110      	cbz	r0, 800cd4e <_dtoa_r+0x69e>
 800cd48:	f018 0f01 	tst.w	r8, #1
 800cd4c:	d10e      	bne.n	800cd6c <_dtoa_r+0x6bc>
 800cd4e:	9902      	ldr	r1, [sp, #8]
 800cd50:	4648      	mov	r0, r9
 800cd52:	f000 fe4d 	bl	800d9f0 <_Bfree>
 800cd56:	2300      	movs	r3, #0
 800cd58:	7033      	strb	r3, [r6, #0]
 800cd5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd5c:	3701      	adds	r7, #1
 800cd5e:	601f      	str	r7, [r3, #0]
 800cd60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	f000 824b 	beq.w	800d1fe <_dtoa_r+0xb4e>
 800cd68:	601e      	str	r6, [r3, #0]
 800cd6a:	e248      	b.n	800d1fe <_dtoa_r+0xb4e>
 800cd6c:	46b8      	mov	r8, r7
 800cd6e:	4633      	mov	r3, r6
 800cd70:	461e      	mov	r6, r3
 800cd72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd76:	2a39      	cmp	r2, #57	@ 0x39
 800cd78:	d106      	bne.n	800cd88 <_dtoa_r+0x6d8>
 800cd7a:	459a      	cmp	sl, r3
 800cd7c:	d1f8      	bne.n	800cd70 <_dtoa_r+0x6c0>
 800cd7e:	2230      	movs	r2, #48	@ 0x30
 800cd80:	f108 0801 	add.w	r8, r8, #1
 800cd84:	f88a 2000 	strb.w	r2, [sl]
 800cd88:	781a      	ldrb	r2, [r3, #0]
 800cd8a:	3201      	adds	r2, #1
 800cd8c:	701a      	strb	r2, [r3, #0]
 800cd8e:	e7a0      	b.n	800ccd2 <_dtoa_r+0x622>
 800cd90:	4b6f      	ldr	r3, [pc, #444]	@ (800cf50 <_dtoa_r+0x8a0>)
 800cd92:	2200      	movs	r2, #0
 800cd94:	f7f3 fc50 	bl	8000638 <__aeabi_dmul>
 800cd98:	2200      	movs	r2, #0
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	4604      	mov	r4, r0
 800cd9e:	460d      	mov	r5, r1
 800cda0:	f7f3 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	d09f      	beq.n	800cce8 <_dtoa_r+0x638>
 800cda8:	e7d1      	b.n	800cd4e <_dtoa_r+0x69e>
 800cdaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdac:	2a00      	cmp	r2, #0
 800cdae:	f000 80ea 	beq.w	800cf86 <_dtoa_r+0x8d6>
 800cdb2:	9a07      	ldr	r2, [sp, #28]
 800cdb4:	2a01      	cmp	r2, #1
 800cdb6:	f300 80cd 	bgt.w	800cf54 <_dtoa_r+0x8a4>
 800cdba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cdbc:	2a00      	cmp	r2, #0
 800cdbe:	f000 80c1 	beq.w	800cf44 <_dtoa_r+0x894>
 800cdc2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cdc6:	9c08      	ldr	r4, [sp, #32]
 800cdc8:	9e00      	ldr	r6, [sp, #0]
 800cdca:	9a00      	ldr	r2, [sp, #0]
 800cdcc:	441a      	add	r2, r3
 800cdce:	9200      	str	r2, [sp, #0]
 800cdd0:	9a06      	ldr	r2, [sp, #24]
 800cdd2:	2101      	movs	r1, #1
 800cdd4:	441a      	add	r2, r3
 800cdd6:	4648      	mov	r0, r9
 800cdd8:	9206      	str	r2, [sp, #24]
 800cdda:	f000 febd 	bl	800db58 <__i2b>
 800cdde:	4605      	mov	r5, r0
 800cde0:	b166      	cbz	r6, 800cdfc <_dtoa_r+0x74c>
 800cde2:	9b06      	ldr	r3, [sp, #24]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	dd09      	ble.n	800cdfc <_dtoa_r+0x74c>
 800cde8:	42b3      	cmp	r3, r6
 800cdea:	9a00      	ldr	r2, [sp, #0]
 800cdec:	bfa8      	it	ge
 800cdee:	4633      	movge	r3, r6
 800cdf0:	1ad2      	subs	r2, r2, r3
 800cdf2:	9200      	str	r2, [sp, #0]
 800cdf4:	9a06      	ldr	r2, [sp, #24]
 800cdf6:	1af6      	subs	r6, r6, r3
 800cdf8:	1ad3      	subs	r3, r2, r3
 800cdfa:	9306      	str	r3, [sp, #24]
 800cdfc:	9b08      	ldr	r3, [sp, #32]
 800cdfe:	b30b      	cbz	r3, 800ce44 <_dtoa_r+0x794>
 800ce00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	f000 80c6 	beq.w	800cf94 <_dtoa_r+0x8e4>
 800ce08:	2c00      	cmp	r4, #0
 800ce0a:	f000 80c0 	beq.w	800cf8e <_dtoa_r+0x8de>
 800ce0e:	4629      	mov	r1, r5
 800ce10:	4622      	mov	r2, r4
 800ce12:	4648      	mov	r0, r9
 800ce14:	f000 ff58 	bl	800dcc8 <__pow5mult>
 800ce18:	9a02      	ldr	r2, [sp, #8]
 800ce1a:	4601      	mov	r1, r0
 800ce1c:	4605      	mov	r5, r0
 800ce1e:	4648      	mov	r0, r9
 800ce20:	f000 feb0 	bl	800db84 <__multiply>
 800ce24:	9902      	ldr	r1, [sp, #8]
 800ce26:	4680      	mov	r8, r0
 800ce28:	4648      	mov	r0, r9
 800ce2a:	f000 fde1 	bl	800d9f0 <_Bfree>
 800ce2e:	9b08      	ldr	r3, [sp, #32]
 800ce30:	1b1b      	subs	r3, r3, r4
 800ce32:	9308      	str	r3, [sp, #32]
 800ce34:	f000 80b1 	beq.w	800cf9a <_dtoa_r+0x8ea>
 800ce38:	9a08      	ldr	r2, [sp, #32]
 800ce3a:	4641      	mov	r1, r8
 800ce3c:	4648      	mov	r0, r9
 800ce3e:	f000 ff43 	bl	800dcc8 <__pow5mult>
 800ce42:	9002      	str	r0, [sp, #8]
 800ce44:	2101      	movs	r1, #1
 800ce46:	4648      	mov	r0, r9
 800ce48:	f000 fe86 	bl	800db58 <__i2b>
 800ce4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce4e:	4604      	mov	r4, r0
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	f000 81d8 	beq.w	800d206 <_dtoa_r+0xb56>
 800ce56:	461a      	mov	r2, r3
 800ce58:	4601      	mov	r1, r0
 800ce5a:	4648      	mov	r0, r9
 800ce5c:	f000 ff34 	bl	800dcc8 <__pow5mult>
 800ce60:	9b07      	ldr	r3, [sp, #28]
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	4604      	mov	r4, r0
 800ce66:	f300 809f 	bgt.w	800cfa8 <_dtoa_r+0x8f8>
 800ce6a:	9b04      	ldr	r3, [sp, #16]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	f040 8097 	bne.w	800cfa0 <_dtoa_r+0x8f0>
 800ce72:	9b05      	ldr	r3, [sp, #20]
 800ce74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	f040 8093 	bne.w	800cfa4 <_dtoa_r+0x8f4>
 800ce7e:	9b05      	ldr	r3, [sp, #20]
 800ce80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce84:	0d1b      	lsrs	r3, r3, #20
 800ce86:	051b      	lsls	r3, r3, #20
 800ce88:	b133      	cbz	r3, 800ce98 <_dtoa_r+0x7e8>
 800ce8a:	9b00      	ldr	r3, [sp, #0]
 800ce8c:	3301      	adds	r3, #1
 800ce8e:	9300      	str	r3, [sp, #0]
 800ce90:	9b06      	ldr	r3, [sp, #24]
 800ce92:	3301      	adds	r3, #1
 800ce94:	9306      	str	r3, [sp, #24]
 800ce96:	2301      	movs	r3, #1
 800ce98:	9308      	str	r3, [sp, #32]
 800ce9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	f000 81b8 	beq.w	800d212 <_dtoa_r+0xb62>
 800cea2:	6923      	ldr	r3, [r4, #16]
 800cea4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cea8:	6918      	ldr	r0, [r3, #16]
 800ceaa:	f000 fe09 	bl	800dac0 <__hi0bits>
 800ceae:	f1c0 0020 	rsb	r0, r0, #32
 800ceb2:	9b06      	ldr	r3, [sp, #24]
 800ceb4:	4418      	add	r0, r3
 800ceb6:	f010 001f 	ands.w	r0, r0, #31
 800ceba:	f000 8082 	beq.w	800cfc2 <_dtoa_r+0x912>
 800cebe:	f1c0 0320 	rsb	r3, r0, #32
 800cec2:	2b04      	cmp	r3, #4
 800cec4:	dd73      	ble.n	800cfae <_dtoa_r+0x8fe>
 800cec6:	9b00      	ldr	r3, [sp, #0]
 800cec8:	f1c0 001c 	rsb	r0, r0, #28
 800cecc:	4403      	add	r3, r0
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	9b06      	ldr	r3, [sp, #24]
 800ced2:	4403      	add	r3, r0
 800ced4:	4406      	add	r6, r0
 800ced6:	9306      	str	r3, [sp, #24]
 800ced8:	9b00      	ldr	r3, [sp, #0]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	dd05      	ble.n	800ceea <_dtoa_r+0x83a>
 800cede:	9902      	ldr	r1, [sp, #8]
 800cee0:	461a      	mov	r2, r3
 800cee2:	4648      	mov	r0, r9
 800cee4:	f000 ff4a 	bl	800dd7c <__lshift>
 800cee8:	9002      	str	r0, [sp, #8]
 800ceea:	9b06      	ldr	r3, [sp, #24]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	dd05      	ble.n	800cefc <_dtoa_r+0x84c>
 800cef0:	4621      	mov	r1, r4
 800cef2:	461a      	mov	r2, r3
 800cef4:	4648      	mov	r0, r9
 800cef6:	f000 ff41 	bl	800dd7c <__lshift>
 800cefa:	4604      	mov	r4, r0
 800cefc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d061      	beq.n	800cfc6 <_dtoa_r+0x916>
 800cf02:	9802      	ldr	r0, [sp, #8]
 800cf04:	4621      	mov	r1, r4
 800cf06:	f000 ffa5 	bl	800de54 <__mcmp>
 800cf0a:	2800      	cmp	r0, #0
 800cf0c:	da5b      	bge.n	800cfc6 <_dtoa_r+0x916>
 800cf0e:	2300      	movs	r3, #0
 800cf10:	9902      	ldr	r1, [sp, #8]
 800cf12:	220a      	movs	r2, #10
 800cf14:	4648      	mov	r0, r9
 800cf16:	f000 fd8d 	bl	800da34 <__multadd>
 800cf1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf1c:	9002      	str	r0, [sp, #8]
 800cf1e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	f000 8177 	beq.w	800d216 <_dtoa_r+0xb66>
 800cf28:	4629      	mov	r1, r5
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	220a      	movs	r2, #10
 800cf2e:	4648      	mov	r0, r9
 800cf30:	f000 fd80 	bl	800da34 <__multadd>
 800cf34:	f1bb 0f00 	cmp.w	fp, #0
 800cf38:	4605      	mov	r5, r0
 800cf3a:	dc6f      	bgt.n	800d01c <_dtoa_r+0x96c>
 800cf3c:	9b07      	ldr	r3, [sp, #28]
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	dc49      	bgt.n	800cfd6 <_dtoa_r+0x926>
 800cf42:	e06b      	b.n	800d01c <_dtoa_r+0x96c>
 800cf44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cf4a:	e73c      	b.n	800cdc6 <_dtoa_r+0x716>
 800cf4c:	3fe00000 	.word	0x3fe00000
 800cf50:	40240000 	.word	0x40240000
 800cf54:	9b03      	ldr	r3, [sp, #12]
 800cf56:	1e5c      	subs	r4, r3, #1
 800cf58:	9b08      	ldr	r3, [sp, #32]
 800cf5a:	42a3      	cmp	r3, r4
 800cf5c:	db09      	blt.n	800cf72 <_dtoa_r+0x8c2>
 800cf5e:	1b1c      	subs	r4, r3, r4
 800cf60:	9b03      	ldr	r3, [sp, #12]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	f6bf af30 	bge.w	800cdc8 <_dtoa_r+0x718>
 800cf68:	9b00      	ldr	r3, [sp, #0]
 800cf6a:	9a03      	ldr	r2, [sp, #12]
 800cf6c:	1a9e      	subs	r6, r3, r2
 800cf6e:	2300      	movs	r3, #0
 800cf70:	e72b      	b.n	800cdca <_dtoa_r+0x71a>
 800cf72:	9b08      	ldr	r3, [sp, #32]
 800cf74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf76:	9408      	str	r4, [sp, #32]
 800cf78:	1ae3      	subs	r3, r4, r3
 800cf7a:	441a      	add	r2, r3
 800cf7c:	9e00      	ldr	r6, [sp, #0]
 800cf7e:	9b03      	ldr	r3, [sp, #12]
 800cf80:	920d      	str	r2, [sp, #52]	@ 0x34
 800cf82:	2400      	movs	r4, #0
 800cf84:	e721      	b.n	800cdca <_dtoa_r+0x71a>
 800cf86:	9c08      	ldr	r4, [sp, #32]
 800cf88:	9e00      	ldr	r6, [sp, #0]
 800cf8a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cf8c:	e728      	b.n	800cde0 <_dtoa_r+0x730>
 800cf8e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cf92:	e751      	b.n	800ce38 <_dtoa_r+0x788>
 800cf94:	9a08      	ldr	r2, [sp, #32]
 800cf96:	9902      	ldr	r1, [sp, #8]
 800cf98:	e750      	b.n	800ce3c <_dtoa_r+0x78c>
 800cf9a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cf9e:	e751      	b.n	800ce44 <_dtoa_r+0x794>
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	e779      	b.n	800ce98 <_dtoa_r+0x7e8>
 800cfa4:	9b04      	ldr	r3, [sp, #16]
 800cfa6:	e777      	b.n	800ce98 <_dtoa_r+0x7e8>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	9308      	str	r3, [sp, #32]
 800cfac:	e779      	b.n	800cea2 <_dtoa_r+0x7f2>
 800cfae:	d093      	beq.n	800ced8 <_dtoa_r+0x828>
 800cfb0:	9a00      	ldr	r2, [sp, #0]
 800cfb2:	331c      	adds	r3, #28
 800cfb4:	441a      	add	r2, r3
 800cfb6:	9200      	str	r2, [sp, #0]
 800cfb8:	9a06      	ldr	r2, [sp, #24]
 800cfba:	441a      	add	r2, r3
 800cfbc:	441e      	add	r6, r3
 800cfbe:	9206      	str	r2, [sp, #24]
 800cfc0:	e78a      	b.n	800ced8 <_dtoa_r+0x828>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	e7f4      	b.n	800cfb0 <_dtoa_r+0x900>
 800cfc6:	9b03      	ldr	r3, [sp, #12]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	46b8      	mov	r8, r7
 800cfcc:	dc20      	bgt.n	800d010 <_dtoa_r+0x960>
 800cfce:	469b      	mov	fp, r3
 800cfd0:	9b07      	ldr	r3, [sp, #28]
 800cfd2:	2b02      	cmp	r3, #2
 800cfd4:	dd1e      	ble.n	800d014 <_dtoa_r+0x964>
 800cfd6:	f1bb 0f00 	cmp.w	fp, #0
 800cfda:	f47f adb1 	bne.w	800cb40 <_dtoa_r+0x490>
 800cfde:	4621      	mov	r1, r4
 800cfe0:	465b      	mov	r3, fp
 800cfe2:	2205      	movs	r2, #5
 800cfe4:	4648      	mov	r0, r9
 800cfe6:	f000 fd25 	bl	800da34 <__multadd>
 800cfea:	4601      	mov	r1, r0
 800cfec:	4604      	mov	r4, r0
 800cfee:	9802      	ldr	r0, [sp, #8]
 800cff0:	f000 ff30 	bl	800de54 <__mcmp>
 800cff4:	2800      	cmp	r0, #0
 800cff6:	f77f ada3 	ble.w	800cb40 <_dtoa_r+0x490>
 800cffa:	4656      	mov	r6, sl
 800cffc:	2331      	movs	r3, #49	@ 0x31
 800cffe:	f806 3b01 	strb.w	r3, [r6], #1
 800d002:	f108 0801 	add.w	r8, r8, #1
 800d006:	e59f      	b.n	800cb48 <_dtoa_r+0x498>
 800d008:	9c03      	ldr	r4, [sp, #12]
 800d00a:	46b8      	mov	r8, r7
 800d00c:	4625      	mov	r5, r4
 800d00e:	e7f4      	b.n	800cffa <_dtoa_r+0x94a>
 800d010:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d016:	2b00      	cmp	r3, #0
 800d018:	f000 8101 	beq.w	800d21e <_dtoa_r+0xb6e>
 800d01c:	2e00      	cmp	r6, #0
 800d01e:	dd05      	ble.n	800d02c <_dtoa_r+0x97c>
 800d020:	4629      	mov	r1, r5
 800d022:	4632      	mov	r2, r6
 800d024:	4648      	mov	r0, r9
 800d026:	f000 fea9 	bl	800dd7c <__lshift>
 800d02a:	4605      	mov	r5, r0
 800d02c:	9b08      	ldr	r3, [sp, #32]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d05c      	beq.n	800d0ec <_dtoa_r+0xa3c>
 800d032:	6869      	ldr	r1, [r5, #4]
 800d034:	4648      	mov	r0, r9
 800d036:	f000 fc9b 	bl	800d970 <_Balloc>
 800d03a:	4606      	mov	r6, r0
 800d03c:	b928      	cbnz	r0, 800d04a <_dtoa_r+0x99a>
 800d03e:	4b82      	ldr	r3, [pc, #520]	@ (800d248 <_dtoa_r+0xb98>)
 800d040:	4602      	mov	r2, r0
 800d042:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d046:	f7ff bb4a 	b.w	800c6de <_dtoa_r+0x2e>
 800d04a:	692a      	ldr	r2, [r5, #16]
 800d04c:	3202      	adds	r2, #2
 800d04e:	0092      	lsls	r2, r2, #2
 800d050:	f105 010c 	add.w	r1, r5, #12
 800d054:	300c      	adds	r0, #12
 800d056:	f7ff fa93 	bl	800c580 <memcpy>
 800d05a:	2201      	movs	r2, #1
 800d05c:	4631      	mov	r1, r6
 800d05e:	4648      	mov	r0, r9
 800d060:	f000 fe8c 	bl	800dd7c <__lshift>
 800d064:	f10a 0301 	add.w	r3, sl, #1
 800d068:	9300      	str	r3, [sp, #0]
 800d06a:	eb0a 030b 	add.w	r3, sl, fp
 800d06e:	9308      	str	r3, [sp, #32]
 800d070:	9b04      	ldr	r3, [sp, #16]
 800d072:	f003 0301 	and.w	r3, r3, #1
 800d076:	462f      	mov	r7, r5
 800d078:	9306      	str	r3, [sp, #24]
 800d07a:	4605      	mov	r5, r0
 800d07c:	9b00      	ldr	r3, [sp, #0]
 800d07e:	9802      	ldr	r0, [sp, #8]
 800d080:	4621      	mov	r1, r4
 800d082:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d086:	f7ff fa89 	bl	800c59c <quorem>
 800d08a:	4603      	mov	r3, r0
 800d08c:	3330      	adds	r3, #48	@ 0x30
 800d08e:	9003      	str	r0, [sp, #12]
 800d090:	4639      	mov	r1, r7
 800d092:	9802      	ldr	r0, [sp, #8]
 800d094:	9309      	str	r3, [sp, #36]	@ 0x24
 800d096:	f000 fedd 	bl	800de54 <__mcmp>
 800d09a:	462a      	mov	r2, r5
 800d09c:	9004      	str	r0, [sp, #16]
 800d09e:	4621      	mov	r1, r4
 800d0a0:	4648      	mov	r0, r9
 800d0a2:	f000 fef3 	bl	800de8c <__mdiff>
 800d0a6:	68c2      	ldr	r2, [r0, #12]
 800d0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0aa:	4606      	mov	r6, r0
 800d0ac:	bb02      	cbnz	r2, 800d0f0 <_dtoa_r+0xa40>
 800d0ae:	4601      	mov	r1, r0
 800d0b0:	9802      	ldr	r0, [sp, #8]
 800d0b2:	f000 fecf 	bl	800de54 <__mcmp>
 800d0b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	4648      	mov	r0, r9
 800d0be:	920c      	str	r2, [sp, #48]	@ 0x30
 800d0c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0c2:	f000 fc95 	bl	800d9f0 <_Bfree>
 800d0c6:	9b07      	ldr	r3, [sp, #28]
 800d0c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d0ca:	9e00      	ldr	r6, [sp, #0]
 800d0cc:	ea42 0103 	orr.w	r1, r2, r3
 800d0d0:	9b06      	ldr	r3, [sp, #24]
 800d0d2:	4319      	orrs	r1, r3
 800d0d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0d6:	d10d      	bne.n	800d0f4 <_dtoa_r+0xa44>
 800d0d8:	2b39      	cmp	r3, #57	@ 0x39
 800d0da:	d027      	beq.n	800d12c <_dtoa_r+0xa7c>
 800d0dc:	9a04      	ldr	r2, [sp, #16]
 800d0de:	2a00      	cmp	r2, #0
 800d0e0:	dd01      	ble.n	800d0e6 <_dtoa_r+0xa36>
 800d0e2:	9b03      	ldr	r3, [sp, #12]
 800d0e4:	3331      	adds	r3, #49	@ 0x31
 800d0e6:	f88b 3000 	strb.w	r3, [fp]
 800d0ea:	e52e      	b.n	800cb4a <_dtoa_r+0x49a>
 800d0ec:	4628      	mov	r0, r5
 800d0ee:	e7b9      	b.n	800d064 <_dtoa_r+0x9b4>
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	e7e2      	b.n	800d0ba <_dtoa_r+0xa0a>
 800d0f4:	9904      	ldr	r1, [sp, #16]
 800d0f6:	2900      	cmp	r1, #0
 800d0f8:	db04      	blt.n	800d104 <_dtoa_r+0xa54>
 800d0fa:	9807      	ldr	r0, [sp, #28]
 800d0fc:	4301      	orrs	r1, r0
 800d0fe:	9806      	ldr	r0, [sp, #24]
 800d100:	4301      	orrs	r1, r0
 800d102:	d120      	bne.n	800d146 <_dtoa_r+0xa96>
 800d104:	2a00      	cmp	r2, #0
 800d106:	ddee      	ble.n	800d0e6 <_dtoa_r+0xa36>
 800d108:	9902      	ldr	r1, [sp, #8]
 800d10a:	9300      	str	r3, [sp, #0]
 800d10c:	2201      	movs	r2, #1
 800d10e:	4648      	mov	r0, r9
 800d110:	f000 fe34 	bl	800dd7c <__lshift>
 800d114:	4621      	mov	r1, r4
 800d116:	9002      	str	r0, [sp, #8]
 800d118:	f000 fe9c 	bl	800de54 <__mcmp>
 800d11c:	2800      	cmp	r0, #0
 800d11e:	9b00      	ldr	r3, [sp, #0]
 800d120:	dc02      	bgt.n	800d128 <_dtoa_r+0xa78>
 800d122:	d1e0      	bne.n	800d0e6 <_dtoa_r+0xa36>
 800d124:	07da      	lsls	r2, r3, #31
 800d126:	d5de      	bpl.n	800d0e6 <_dtoa_r+0xa36>
 800d128:	2b39      	cmp	r3, #57	@ 0x39
 800d12a:	d1da      	bne.n	800d0e2 <_dtoa_r+0xa32>
 800d12c:	2339      	movs	r3, #57	@ 0x39
 800d12e:	f88b 3000 	strb.w	r3, [fp]
 800d132:	4633      	mov	r3, r6
 800d134:	461e      	mov	r6, r3
 800d136:	3b01      	subs	r3, #1
 800d138:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d13c:	2a39      	cmp	r2, #57	@ 0x39
 800d13e:	d04e      	beq.n	800d1de <_dtoa_r+0xb2e>
 800d140:	3201      	adds	r2, #1
 800d142:	701a      	strb	r2, [r3, #0]
 800d144:	e501      	b.n	800cb4a <_dtoa_r+0x49a>
 800d146:	2a00      	cmp	r2, #0
 800d148:	dd03      	ble.n	800d152 <_dtoa_r+0xaa2>
 800d14a:	2b39      	cmp	r3, #57	@ 0x39
 800d14c:	d0ee      	beq.n	800d12c <_dtoa_r+0xa7c>
 800d14e:	3301      	adds	r3, #1
 800d150:	e7c9      	b.n	800d0e6 <_dtoa_r+0xa36>
 800d152:	9a00      	ldr	r2, [sp, #0]
 800d154:	9908      	ldr	r1, [sp, #32]
 800d156:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d15a:	428a      	cmp	r2, r1
 800d15c:	d028      	beq.n	800d1b0 <_dtoa_r+0xb00>
 800d15e:	9902      	ldr	r1, [sp, #8]
 800d160:	2300      	movs	r3, #0
 800d162:	220a      	movs	r2, #10
 800d164:	4648      	mov	r0, r9
 800d166:	f000 fc65 	bl	800da34 <__multadd>
 800d16a:	42af      	cmp	r7, r5
 800d16c:	9002      	str	r0, [sp, #8]
 800d16e:	f04f 0300 	mov.w	r3, #0
 800d172:	f04f 020a 	mov.w	r2, #10
 800d176:	4639      	mov	r1, r7
 800d178:	4648      	mov	r0, r9
 800d17a:	d107      	bne.n	800d18c <_dtoa_r+0xadc>
 800d17c:	f000 fc5a 	bl	800da34 <__multadd>
 800d180:	4607      	mov	r7, r0
 800d182:	4605      	mov	r5, r0
 800d184:	9b00      	ldr	r3, [sp, #0]
 800d186:	3301      	adds	r3, #1
 800d188:	9300      	str	r3, [sp, #0]
 800d18a:	e777      	b.n	800d07c <_dtoa_r+0x9cc>
 800d18c:	f000 fc52 	bl	800da34 <__multadd>
 800d190:	4629      	mov	r1, r5
 800d192:	4607      	mov	r7, r0
 800d194:	2300      	movs	r3, #0
 800d196:	220a      	movs	r2, #10
 800d198:	4648      	mov	r0, r9
 800d19a:	f000 fc4b 	bl	800da34 <__multadd>
 800d19e:	4605      	mov	r5, r0
 800d1a0:	e7f0      	b.n	800d184 <_dtoa_r+0xad4>
 800d1a2:	f1bb 0f00 	cmp.w	fp, #0
 800d1a6:	bfcc      	ite	gt
 800d1a8:	465e      	movgt	r6, fp
 800d1aa:	2601      	movle	r6, #1
 800d1ac:	4456      	add	r6, sl
 800d1ae:	2700      	movs	r7, #0
 800d1b0:	9902      	ldr	r1, [sp, #8]
 800d1b2:	9300      	str	r3, [sp, #0]
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	4648      	mov	r0, r9
 800d1b8:	f000 fde0 	bl	800dd7c <__lshift>
 800d1bc:	4621      	mov	r1, r4
 800d1be:	9002      	str	r0, [sp, #8]
 800d1c0:	f000 fe48 	bl	800de54 <__mcmp>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	dcb4      	bgt.n	800d132 <_dtoa_r+0xa82>
 800d1c8:	d102      	bne.n	800d1d0 <_dtoa_r+0xb20>
 800d1ca:	9b00      	ldr	r3, [sp, #0]
 800d1cc:	07db      	lsls	r3, r3, #31
 800d1ce:	d4b0      	bmi.n	800d132 <_dtoa_r+0xa82>
 800d1d0:	4633      	mov	r3, r6
 800d1d2:	461e      	mov	r6, r3
 800d1d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1d8:	2a30      	cmp	r2, #48	@ 0x30
 800d1da:	d0fa      	beq.n	800d1d2 <_dtoa_r+0xb22>
 800d1dc:	e4b5      	b.n	800cb4a <_dtoa_r+0x49a>
 800d1de:	459a      	cmp	sl, r3
 800d1e0:	d1a8      	bne.n	800d134 <_dtoa_r+0xa84>
 800d1e2:	2331      	movs	r3, #49	@ 0x31
 800d1e4:	f108 0801 	add.w	r8, r8, #1
 800d1e8:	f88a 3000 	strb.w	r3, [sl]
 800d1ec:	e4ad      	b.n	800cb4a <_dtoa_r+0x49a>
 800d1ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d1f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d24c <_dtoa_r+0xb9c>
 800d1f4:	b11b      	cbz	r3, 800d1fe <_dtoa_r+0xb4e>
 800d1f6:	f10a 0308 	add.w	r3, sl, #8
 800d1fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d1fc:	6013      	str	r3, [r2, #0]
 800d1fe:	4650      	mov	r0, sl
 800d200:	b017      	add	sp, #92	@ 0x5c
 800d202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d206:	9b07      	ldr	r3, [sp, #28]
 800d208:	2b01      	cmp	r3, #1
 800d20a:	f77f ae2e 	ble.w	800ce6a <_dtoa_r+0x7ba>
 800d20e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d210:	9308      	str	r3, [sp, #32]
 800d212:	2001      	movs	r0, #1
 800d214:	e64d      	b.n	800ceb2 <_dtoa_r+0x802>
 800d216:	f1bb 0f00 	cmp.w	fp, #0
 800d21a:	f77f aed9 	ble.w	800cfd0 <_dtoa_r+0x920>
 800d21e:	4656      	mov	r6, sl
 800d220:	9802      	ldr	r0, [sp, #8]
 800d222:	4621      	mov	r1, r4
 800d224:	f7ff f9ba 	bl	800c59c <quorem>
 800d228:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d22c:	f806 3b01 	strb.w	r3, [r6], #1
 800d230:	eba6 020a 	sub.w	r2, r6, sl
 800d234:	4593      	cmp	fp, r2
 800d236:	ddb4      	ble.n	800d1a2 <_dtoa_r+0xaf2>
 800d238:	9902      	ldr	r1, [sp, #8]
 800d23a:	2300      	movs	r3, #0
 800d23c:	220a      	movs	r2, #10
 800d23e:	4648      	mov	r0, r9
 800d240:	f000 fbf8 	bl	800da34 <__multadd>
 800d244:	9002      	str	r0, [sp, #8]
 800d246:	e7eb      	b.n	800d220 <_dtoa_r+0xb70>
 800d248:	0800ee68 	.word	0x0800ee68
 800d24c:	0800edec 	.word	0x0800edec

0800d250 <_free_r>:
 800d250:	b538      	push	{r3, r4, r5, lr}
 800d252:	4605      	mov	r5, r0
 800d254:	2900      	cmp	r1, #0
 800d256:	d041      	beq.n	800d2dc <_free_r+0x8c>
 800d258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d25c:	1f0c      	subs	r4, r1, #4
 800d25e:	2b00      	cmp	r3, #0
 800d260:	bfb8      	it	lt
 800d262:	18e4      	addlt	r4, r4, r3
 800d264:	f7fe ffda 	bl	800c21c <__malloc_lock>
 800d268:	4a1d      	ldr	r2, [pc, #116]	@ (800d2e0 <_free_r+0x90>)
 800d26a:	6813      	ldr	r3, [r2, #0]
 800d26c:	b933      	cbnz	r3, 800d27c <_free_r+0x2c>
 800d26e:	6063      	str	r3, [r4, #4]
 800d270:	6014      	str	r4, [r2, #0]
 800d272:	4628      	mov	r0, r5
 800d274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d278:	f7fe bfd6 	b.w	800c228 <__malloc_unlock>
 800d27c:	42a3      	cmp	r3, r4
 800d27e:	d908      	bls.n	800d292 <_free_r+0x42>
 800d280:	6820      	ldr	r0, [r4, #0]
 800d282:	1821      	adds	r1, r4, r0
 800d284:	428b      	cmp	r3, r1
 800d286:	bf01      	itttt	eq
 800d288:	6819      	ldreq	r1, [r3, #0]
 800d28a:	685b      	ldreq	r3, [r3, #4]
 800d28c:	1809      	addeq	r1, r1, r0
 800d28e:	6021      	streq	r1, [r4, #0]
 800d290:	e7ed      	b.n	800d26e <_free_r+0x1e>
 800d292:	461a      	mov	r2, r3
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	b10b      	cbz	r3, 800d29c <_free_r+0x4c>
 800d298:	42a3      	cmp	r3, r4
 800d29a:	d9fa      	bls.n	800d292 <_free_r+0x42>
 800d29c:	6811      	ldr	r1, [r2, #0]
 800d29e:	1850      	adds	r0, r2, r1
 800d2a0:	42a0      	cmp	r0, r4
 800d2a2:	d10b      	bne.n	800d2bc <_free_r+0x6c>
 800d2a4:	6820      	ldr	r0, [r4, #0]
 800d2a6:	4401      	add	r1, r0
 800d2a8:	1850      	adds	r0, r2, r1
 800d2aa:	4283      	cmp	r3, r0
 800d2ac:	6011      	str	r1, [r2, #0]
 800d2ae:	d1e0      	bne.n	800d272 <_free_r+0x22>
 800d2b0:	6818      	ldr	r0, [r3, #0]
 800d2b2:	685b      	ldr	r3, [r3, #4]
 800d2b4:	6053      	str	r3, [r2, #4]
 800d2b6:	4408      	add	r0, r1
 800d2b8:	6010      	str	r0, [r2, #0]
 800d2ba:	e7da      	b.n	800d272 <_free_r+0x22>
 800d2bc:	d902      	bls.n	800d2c4 <_free_r+0x74>
 800d2be:	230c      	movs	r3, #12
 800d2c0:	602b      	str	r3, [r5, #0]
 800d2c2:	e7d6      	b.n	800d272 <_free_r+0x22>
 800d2c4:	6820      	ldr	r0, [r4, #0]
 800d2c6:	1821      	adds	r1, r4, r0
 800d2c8:	428b      	cmp	r3, r1
 800d2ca:	bf04      	itt	eq
 800d2cc:	6819      	ldreq	r1, [r3, #0]
 800d2ce:	685b      	ldreq	r3, [r3, #4]
 800d2d0:	6063      	str	r3, [r4, #4]
 800d2d2:	bf04      	itt	eq
 800d2d4:	1809      	addeq	r1, r1, r0
 800d2d6:	6021      	streq	r1, [r4, #0]
 800d2d8:	6054      	str	r4, [r2, #4]
 800d2da:	e7ca      	b.n	800d272 <_free_r+0x22>
 800d2dc:	bd38      	pop	{r3, r4, r5, pc}
 800d2de:	bf00      	nop
 800d2e0:	20001228 	.word	0x20001228

0800d2e4 <__ssputs_r>:
 800d2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e8:	688e      	ldr	r6, [r1, #8]
 800d2ea:	461f      	mov	r7, r3
 800d2ec:	42be      	cmp	r6, r7
 800d2ee:	680b      	ldr	r3, [r1, #0]
 800d2f0:	4682      	mov	sl, r0
 800d2f2:	460c      	mov	r4, r1
 800d2f4:	4690      	mov	r8, r2
 800d2f6:	d82d      	bhi.n	800d354 <__ssputs_r+0x70>
 800d2f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d300:	d026      	beq.n	800d350 <__ssputs_r+0x6c>
 800d302:	6965      	ldr	r5, [r4, #20]
 800d304:	6909      	ldr	r1, [r1, #16]
 800d306:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d30a:	eba3 0901 	sub.w	r9, r3, r1
 800d30e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d312:	1c7b      	adds	r3, r7, #1
 800d314:	444b      	add	r3, r9
 800d316:	106d      	asrs	r5, r5, #1
 800d318:	429d      	cmp	r5, r3
 800d31a:	bf38      	it	cc
 800d31c:	461d      	movcc	r5, r3
 800d31e:	0553      	lsls	r3, r2, #21
 800d320:	d527      	bpl.n	800d372 <__ssputs_r+0x8e>
 800d322:	4629      	mov	r1, r5
 800d324:	f7fe fd38 	bl	800bd98 <_malloc_r>
 800d328:	4606      	mov	r6, r0
 800d32a:	b360      	cbz	r0, 800d386 <__ssputs_r+0xa2>
 800d32c:	6921      	ldr	r1, [r4, #16]
 800d32e:	464a      	mov	r2, r9
 800d330:	f7ff f926 	bl	800c580 <memcpy>
 800d334:	89a3      	ldrh	r3, [r4, #12]
 800d336:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d33a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d33e:	81a3      	strh	r3, [r4, #12]
 800d340:	6126      	str	r6, [r4, #16]
 800d342:	6165      	str	r5, [r4, #20]
 800d344:	444e      	add	r6, r9
 800d346:	eba5 0509 	sub.w	r5, r5, r9
 800d34a:	6026      	str	r6, [r4, #0]
 800d34c:	60a5      	str	r5, [r4, #8]
 800d34e:	463e      	mov	r6, r7
 800d350:	42be      	cmp	r6, r7
 800d352:	d900      	bls.n	800d356 <__ssputs_r+0x72>
 800d354:	463e      	mov	r6, r7
 800d356:	6820      	ldr	r0, [r4, #0]
 800d358:	4632      	mov	r2, r6
 800d35a:	4641      	mov	r1, r8
 800d35c:	f000 ffea 	bl	800e334 <memmove>
 800d360:	68a3      	ldr	r3, [r4, #8]
 800d362:	1b9b      	subs	r3, r3, r6
 800d364:	60a3      	str	r3, [r4, #8]
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	4433      	add	r3, r6
 800d36a:	6023      	str	r3, [r4, #0]
 800d36c:	2000      	movs	r0, #0
 800d36e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d372:	462a      	mov	r2, r5
 800d374:	f000 feb9 	bl	800e0ea <_realloc_r>
 800d378:	4606      	mov	r6, r0
 800d37a:	2800      	cmp	r0, #0
 800d37c:	d1e0      	bne.n	800d340 <__ssputs_r+0x5c>
 800d37e:	6921      	ldr	r1, [r4, #16]
 800d380:	4650      	mov	r0, sl
 800d382:	f7ff ff65 	bl	800d250 <_free_r>
 800d386:	230c      	movs	r3, #12
 800d388:	f8ca 3000 	str.w	r3, [sl]
 800d38c:	89a3      	ldrh	r3, [r4, #12]
 800d38e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d392:	81a3      	strh	r3, [r4, #12]
 800d394:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d398:	e7e9      	b.n	800d36e <__ssputs_r+0x8a>
	...

0800d39c <_svfiprintf_r>:
 800d39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a0:	4698      	mov	r8, r3
 800d3a2:	898b      	ldrh	r3, [r1, #12]
 800d3a4:	061b      	lsls	r3, r3, #24
 800d3a6:	b09d      	sub	sp, #116	@ 0x74
 800d3a8:	4607      	mov	r7, r0
 800d3aa:	460d      	mov	r5, r1
 800d3ac:	4614      	mov	r4, r2
 800d3ae:	d510      	bpl.n	800d3d2 <_svfiprintf_r+0x36>
 800d3b0:	690b      	ldr	r3, [r1, #16]
 800d3b2:	b973      	cbnz	r3, 800d3d2 <_svfiprintf_r+0x36>
 800d3b4:	2140      	movs	r1, #64	@ 0x40
 800d3b6:	f7fe fcef 	bl	800bd98 <_malloc_r>
 800d3ba:	6028      	str	r0, [r5, #0]
 800d3bc:	6128      	str	r0, [r5, #16]
 800d3be:	b930      	cbnz	r0, 800d3ce <_svfiprintf_r+0x32>
 800d3c0:	230c      	movs	r3, #12
 800d3c2:	603b      	str	r3, [r7, #0]
 800d3c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d3c8:	b01d      	add	sp, #116	@ 0x74
 800d3ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ce:	2340      	movs	r3, #64	@ 0x40
 800d3d0:	616b      	str	r3, [r5, #20]
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3d6:	2320      	movs	r3, #32
 800d3d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3e0:	2330      	movs	r3, #48	@ 0x30
 800d3e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d580 <_svfiprintf_r+0x1e4>
 800d3e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3ea:	f04f 0901 	mov.w	r9, #1
 800d3ee:	4623      	mov	r3, r4
 800d3f0:	469a      	mov	sl, r3
 800d3f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3f6:	b10a      	cbz	r2, 800d3fc <_svfiprintf_r+0x60>
 800d3f8:	2a25      	cmp	r2, #37	@ 0x25
 800d3fa:	d1f9      	bne.n	800d3f0 <_svfiprintf_r+0x54>
 800d3fc:	ebba 0b04 	subs.w	fp, sl, r4
 800d400:	d00b      	beq.n	800d41a <_svfiprintf_r+0x7e>
 800d402:	465b      	mov	r3, fp
 800d404:	4622      	mov	r2, r4
 800d406:	4629      	mov	r1, r5
 800d408:	4638      	mov	r0, r7
 800d40a:	f7ff ff6b 	bl	800d2e4 <__ssputs_r>
 800d40e:	3001      	adds	r0, #1
 800d410:	f000 80a7 	beq.w	800d562 <_svfiprintf_r+0x1c6>
 800d414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d416:	445a      	add	r2, fp
 800d418:	9209      	str	r2, [sp, #36]	@ 0x24
 800d41a:	f89a 3000 	ldrb.w	r3, [sl]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	f000 809f 	beq.w	800d562 <_svfiprintf_r+0x1c6>
 800d424:	2300      	movs	r3, #0
 800d426:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d42a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d42e:	f10a 0a01 	add.w	sl, sl, #1
 800d432:	9304      	str	r3, [sp, #16]
 800d434:	9307      	str	r3, [sp, #28]
 800d436:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d43a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d43c:	4654      	mov	r4, sl
 800d43e:	2205      	movs	r2, #5
 800d440:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d444:	484e      	ldr	r0, [pc, #312]	@ (800d580 <_svfiprintf_r+0x1e4>)
 800d446:	f7f2 fee3 	bl	8000210 <memchr>
 800d44a:	9a04      	ldr	r2, [sp, #16]
 800d44c:	b9d8      	cbnz	r0, 800d486 <_svfiprintf_r+0xea>
 800d44e:	06d0      	lsls	r0, r2, #27
 800d450:	bf44      	itt	mi
 800d452:	2320      	movmi	r3, #32
 800d454:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d458:	0711      	lsls	r1, r2, #28
 800d45a:	bf44      	itt	mi
 800d45c:	232b      	movmi	r3, #43	@ 0x2b
 800d45e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d462:	f89a 3000 	ldrb.w	r3, [sl]
 800d466:	2b2a      	cmp	r3, #42	@ 0x2a
 800d468:	d015      	beq.n	800d496 <_svfiprintf_r+0xfa>
 800d46a:	9a07      	ldr	r2, [sp, #28]
 800d46c:	4654      	mov	r4, sl
 800d46e:	2000      	movs	r0, #0
 800d470:	f04f 0c0a 	mov.w	ip, #10
 800d474:	4621      	mov	r1, r4
 800d476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d47a:	3b30      	subs	r3, #48	@ 0x30
 800d47c:	2b09      	cmp	r3, #9
 800d47e:	d94b      	bls.n	800d518 <_svfiprintf_r+0x17c>
 800d480:	b1b0      	cbz	r0, 800d4b0 <_svfiprintf_r+0x114>
 800d482:	9207      	str	r2, [sp, #28]
 800d484:	e014      	b.n	800d4b0 <_svfiprintf_r+0x114>
 800d486:	eba0 0308 	sub.w	r3, r0, r8
 800d48a:	fa09 f303 	lsl.w	r3, r9, r3
 800d48e:	4313      	orrs	r3, r2
 800d490:	9304      	str	r3, [sp, #16]
 800d492:	46a2      	mov	sl, r4
 800d494:	e7d2      	b.n	800d43c <_svfiprintf_r+0xa0>
 800d496:	9b03      	ldr	r3, [sp, #12]
 800d498:	1d19      	adds	r1, r3, #4
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	9103      	str	r1, [sp, #12]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	bfbb      	ittet	lt
 800d4a2:	425b      	neglt	r3, r3
 800d4a4:	f042 0202 	orrlt.w	r2, r2, #2
 800d4a8:	9307      	strge	r3, [sp, #28]
 800d4aa:	9307      	strlt	r3, [sp, #28]
 800d4ac:	bfb8      	it	lt
 800d4ae:	9204      	strlt	r2, [sp, #16]
 800d4b0:	7823      	ldrb	r3, [r4, #0]
 800d4b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4b4:	d10a      	bne.n	800d4cc <_svfiprintf_r+0x130>
 800d4b6:	7863      	ldrb	r3, [r4, #1]
 800d4b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4ba:	d132      	bne.n	800d522 <_svfiprintf_r+0x186>
 800d4bc:	9b03      	ldr	r3, [sp, #12]
 800d4be:	1d1a      	adds	r2, r3, #4
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	9203      	str	r2, [sp, #12]
 800d4c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4c8:	3402      	adds	r4, #2
 800d4ca:	9305      	str	r3, [sp, #20]
 800d4cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d590 <_svfiprintf_r+0x1f4>
 800d4d0:	7821      	ldrb	r1, [r4, #0]
 800d4d2:	2203      	movs	r2, #3
 800d4d4:	4650      	mov	r0, sl
 800d4d6:	f7f2 fe9b 	bl	8000210 <memchr>
 800d4da:	b138      	cbz	r0, 800d4ec <_svfiprintf_r+0x150>
 800d4dc:	9b04      	ldr	r3, [sp, #16]
 800d4de:	eba0 000a 	sub.w	r0, r0, sl
 800d4e2:	2240      	movs	r2, #64	@ 0x40
 800d4e4:	4082      	lsls	r2, r0
 800d4e6:	4313      	orrs	r3, r2
 800d4e8:	3401      	adds	r4, #1
 800d4ea:	9304      	str	r3, [sp, #16]
 800d4ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4f0:	4824      	ldr	r0, [pc, #144]	@ (800d584 <_svfiprintf_r+0x1e8>)
 800d4f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4f6:	2206      	movs	r2, #6
 800d4f8:	f7f2 fe8a 	bl	8000210 <memchr>
 800d4fc:	2800      	cmp	r0, #0
 800d4fe:	d036      	beq.n	800d56e <_svfiprintf_r+0x1d2>
 800d500:	4b21      	ldr	r3, [pc, #132]	@ (800d588 <_svfiprintf_r+0x1ec>)
 800d502:	bb1b      	cbnz	r3, 800d54c <_svfiprintf_r+0x1b0>
 800d504:	9b03      	ldr	r3, [sp, #12]
 800d506:	3307      	adds	r3, #7
 800d508:	f023 0307 	bic.w	r3, r3, #7
 800d50c:	3308      	adds	r3, #8
 800d50e:	9303      	str	r3, [sp, #12]
 800d510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d512:	4433      	add	r3, r6
 800d514:	9309      	str	r3, [sp, #36]	@ 0x24
 800d516:	e76a      	b.n	800d3ee <_svfiprintf_r+0x52>
 800d518:	fb0c 3202 	mla	r2, ip, r2, r3
 800d51c:	460c      	mov	r4, r1
 800d51e:	2001      	movs	r0, #1
 800d520:	e7a8      	b.n	800d474 <_svfiprintf_r+0xd8>
 800d522:	2300      	movs	r3, #0
 800d524:	3401      	adds	r4, #1
 800d526:	9305      	str	r3, [sp, #20]
 800d528:	4619      	mov	r1, r3
 800d52a:	f04f 0c0a 	mov.w	ip, #10
 800d52e:	4620      	mov	r0, r4
 800d530:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d534:	3a30      	subs	r2, #48	@ 0x30
 800d536:	2a09      	cmp	r2, #9
 800d538:	d903      	bls.n	800d542 <_svfiprintf_r+0x1a6>
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d0c6      	beq.n	800d4cc <_svfiprintf_r+0x130>
 800d53e:	9105      	str	r1, [sp, #20]
 800d540:	e7c4      	b.n	800d4cc <_svfiprintf_r+0x130>
 800d542:	fb0c 2101 	mla	r1, ip, r1, r2
 800d546:	4604      	mov	r4, r0
 800d548:	2301      	movs	r3, #1
 800d54a:	e7f0      	b.n	800d52e <_svfiprintf_r+0x192>
 800d54c:	ab03      	add	r3, sp, #12
 800d54e:	9300      	str	r3, [sp, #0]
 800d550:	462a      	mov	r2, r5
 800d552:	4b0e      	ldr	r3, [pc, #56]	@ (800d58c <_svfiprintf_r+0x1f0>)
 800d554:	a904      	add	r1, sp, #16
 800d556:	4638      	mov	r0, r7
 800d558:	f7fe f9c2 	bl	800b8e0 <_printf_float>
 800d55c:	1c42      	adds	r2, r0, #1
 800d55e:	4606      	mov	r6, r0
 800d560:	d1d6      	bne.n	800d510 <_svfiprintf_r+0x174>
 800d562:	89ab      	ldrh	r3, [r5, #12]
 800d564:	065b      	lsls	r3, r3, #25
 800d566:	f53f af2d 	bmi.w	800d3c4 <_svfiprintf_r+0x28>
 800d56a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d56c:	e72c      	b.n	800d3c8 <_svfiprintf_r+0x2c>
 800d56e:	ab03      	add	r3, sp, #12
 800d570:	9300      	str	r3, [sp, #0]
 800d572:	462a      	mov	r2, r5
 800d574:	4b05      	ldr	r3, [pc, #20]	@ (800d58c <_svfiprintf_r+0x1f0>)
 800d576:	a904      	add	r1, sp, #16
 800d578:	4638      	mov	r0, r7
 800d57a:	f7fe fcfb 	bl	800bf74 <_printf_i>
 800d57e:	e7ed      	b.n	800d55c <_svfiprintf_r+0x1c0>
 800d580:	0800ee79 	.word	0x0800ee79
 800d584:	0800ee83 	.word	0x0800ee83
 800d588:	0800b8e1 	.word	0x0800b8e1
 800d58c:	0800d2e5 	.word	0x0800d2e5
 800d590:	0800ee7f 	.word	0x0800ee7f

0800d594 <__sfputc_r>:
 800d594:	6893      	ldr	r3, [r2, #8]
 800d596:	3b01      	subs	r3, #1
 800d598:	2b00      	cmp	r3, #0
 800d59a:	b410      	push	{r4}
 800d59c:	6093      	str	r3, [r2, #8]
 800d59e:	da08      	bge.n	800d5b2 <__sfputc_r+0x1e>
 800d5a0:	6994      	ldr	r4, [r2, #24]
 800d5a2:	42a3      	cmp	r3, r4
 800d5a4:	db01      	blt.n	800d5aa <__sfputc_r+0x16>
 800d5a6:	290a      	cmp	r1, #10
 800d5a8:	d103      	bne.n	800d5b2 <__sfputc_r+0x1e>
 800d5aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5ae:	f000 bdca 	b.w	800e146 <__swbuf_r>
 800d5b2:	6813      	ldr	r3, [r2, #0]
 800d5b4:	1c58      	adds	r0, r3, #1
 800d5b6:	6010      	str	r0, [r2, #0]
 800d5b8:	7019      	strb	r1, [r3, #0]
 800d5ba:	4608      	mov	r0, r1
 800d5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5c0:	4770      	bx	lr

0800d5c2 <__sfputs_r>:
 800d5c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5c4:	4606      	mov	r6, r0
 800d5c6:	460f      	mov	r7, r1
 800d5c8:	4614      	mov	r4, r2
 800d5ca:	18d5      	adds	r5, r2, r3
 800d5cc:	42ac      	cmp	r4, r5
 800d5ce:	d101      	bne.n	800d5d4 <__sfputs_r+0x12>
 800d5d0:	2000      	movs	r0, #0
 800d5d2:	e007      	b.n	800d5e4 <__sfputs_r+0x22>
 800d5d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5d8:	463a      	mov	r2, r7
 800d5da:	4630      	mov	r0, r6
 800d5dc:	f7ff ffda 	bl	800d594 <__sfputc_r>
 800d5e0:	1c43      	adds	r3, r0, #1
 800d5e2:	d1f3      	bne.n	800d5cc <__sfputs_r+0xa>
 800d5e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d5e8 <_vfiprintf_r>:
 800d5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	460d      	mov	r5, r1
 800d5ee:	b09d      	sub	sp, #116	@ 0x74
 800d5f0:	4614      	mov	r4, r2
 800d5f2:	4698      	mov	r8, r3
 800d5f4:	4606      	mov	r6, r0
 800d5f6:	b118      	cbz	r0, 800d600 <_vfiprintf_r+0x18>
 800d5f8:	6a03      	ldr	r3, [r0, #32]
 800d5fa:	b90b      	cbnz	r3, 800d600 <_vfiprintf_r+0x18>
 800d5fc:	f7fe fec8 	bl	800c390 <__sinit>
 800d600:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d602:	07d9      	lsls	r1, r3, #31
 800d604:	d405      	bmi.n	800d612 <_vfiprintf_r+0x2a>
 800d606:	89ab      	ldrh	r3, [r5, #12]
 800d608:	059a      	lsls	r2, r3, #22
 800d60a:	d402      	bmi.n	800d612 <_vfiprintf_r+0x2a>
 800d60c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d60e:	f7fe ffa8 	bl	800c562 <__retarget_lock_acquire_recursive>
 800d612:	89ab      	ldrh	r3, [r5, #12]
 800d614:	071b      	lsls	r3, r3, #28
 800d616:	d501      	bpl.n	800d61c <_vfiprintf_r+0x34>
 800d618:	692b      	ldr	r3, [r5, #16]
 800d61a:	b99b      	cbnz	r3, 800d644 <_vfiprintf_r+0x5c>
 800d61c:	4629      	mov	r1, r5
 800d61e:	4630      	mov	r0, r6
 800d620:	f000 fdd0 	bl	800e1c4 <__swsetup_r>
 800d624:	b170      	cbz	r0, 800d644 <_vfiprintf_r+0x5c>
 800d626:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d628:	07dc      	lsls	r4, r3, #31
 800d62a:	d504      	bpl.n	800d636 <_vfiprintf_r+0x4e>
 800d62c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d630:	b01d      	add	sp, #116	@ 0x74
 800d632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d636:	89ab      	ldrh	r3, [r5, #12]
 800d638:	0598      	lsls	r0, r3, #22
 800d63a:	d4f7      	bmi.n	800d62c <_vfiprintf_r+0x44>
 800d63c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d63e:	f7fe ff91 	bl	800c564 <__retarget_lock_release_recursive>
 800d642:	e7f3      	b.n	800d62c <_vfiprintf_r+0x44>
 800d644:	2300      	movs	r3, #0
 800d646:	9309      	str	r3, [sp, #36]	@ 0x24
 800d648:	2320      	movs	r3, #32
 800d64a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d64e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d652:	2330      	movs	r3, #48	@ 0x30
 800d654:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d804 <_vfiprintf_r+0x21c>
 800d658:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d65c:	f04f 0901 	mov.w	r9, #1
 800d660:	4623      	mov	r3, r4
 800d662:	469a      	mov	sl, r3
 800d664:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d668:	b10a      	cbz	r2, 800d66e <_vfiprintf_r+0x86>
 800d66a:	2a25      	cmp	r2, #37	@ 0x25
 800d66c:	d1f9      	bne.n	800d662 <_vfiprintf_r+0x7a>
 800d66e:	ebba 0b04 	subs.w	fp, sl, r4
 800d672:	d00b      	beq.n	800d68c <_vfiprintf_r+0xa4>
 800d674:	465b      	mov	r3, fp
 800d676:	4622      	mov	r2, r4
 800d678:	4629      	mov	r1, r5
 800d67a:	4630      	mov	r0, r6
 800d67c:	f7ff ffa1 	bl	800d5c2 <__sfputs_r>
 800d680:	3001      	adds	r0, #1
 800d682:	f000 80a7 	beq.w	800d7d4 <_vfiprintf_r+0x1ec>
 800d686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d688:	445a      	add	r2, fp
 800d68a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d68c:	f89a 3000 	ldrb.w	r3, [sl]
 800d690:	2b00      	cmp	r3, #0
 800d692:	f000 809f 	beq.w	800d7d4 <_vfiprintf_r+0x1ec>
 800d696:	2300      	movs	r3, #0
 800d698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d69c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6a0:	f10a 0a01 	add.w	sl, sl, #1
 800d6a4:	9304      	str	r3, [sp, #16]
 800d6a6:	9307      	str	r3, [sp, #28]
 800d6a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6ae:	4654      	mov	r4, sl
 800d6b0:	2205      	movs	r2, #5
 800d6b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6b6:	4853      	ldr	r0, [pc, #332]	@ (800d804 <_vfiprintf_r+0x21c>)
 800d6b8:	f7f2 fdaa 	bl	8000210 <memchr>
 800d6bc:	9a04      	ldr	r2, [sp, #16]
 800d6be:	b9d8      	cbnz	r0, 800d6f8 <_vfiprintf_r+0x110>
 800d6c0:	06d1      	lsls	r1, r2, #27
 800d6c2:	bf44      	itt	mi
 800d6c4:	2320      	movmi	r3, #32
 800d6c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6ca:	0713      	lsls	r3, r2, #28
 800d6cc:	bf44      	itt	mi
 800d6ce:	232b      	movmi	r3, #43	@ 0x2b
 800d6d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d6d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6da:	d015      	beq.n	800d708 <_vfiprintf_r+0x120>
 800d6dc:	9a07      	ldr	r2, [sp, #28]
 800d6de:	4654      	mov	r4, sl
 800d6e0:	2000      	movs	r0, #0
 800d6e2:	f04f 0c0a 	mov.w	ip, #10
 800d6e6:	4621      	mov	r1, r4
 800d6e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6ec:	3b30      	subs	r3, #48	@ 0x30
 800d6ee:	2b09      	cmp	r3, #9
 800d6f0:	d94b      	bls.n	800d78a <_vfiprintf_r+0x1a2>
 800d6f2:	b1b0      	cbz	r0, 800d722 <_vfiprintf_r+0x13a>
 800d6f4:	9207      	str	r2, [sp, #28]
 800d6f6:	e014      	b.n	800d722 <_vfiprintf_r+0x13a>
 800d6f8:	eba0 0308 	sub.w	r3, r0, r8
 800d6fc:	fa09 f303 	lsl.w	r3, r9, r3
 800d700:	4313      	orrs	r3, r2
 800d702:	9304      	str	r3, [sp, #16]
 800d704:	46a2      	mov	sl, r4
 800d706:	e7d2      	b.n	800d6ae <_vfiprintf_r+0xc6>
 800d708:	9b03      	ldr	r3, [sp, #12]
 800d70a:	1d19      	adds	r1, r3, #4
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	9103      	str	r1, [sp, #12]
 800d710:	2b00      	cmp	r3, #0
 800d712:	bfbb      	ittet	lt
 800d714:	425b      	neglt	r3, r3
 800d716:	f042 0202 	orrlt.w	r2, r2, #2
 800d71a:	9307      	strge	r3, [sp, #28]
 800d71c:	9307      	strlt	r3, [sp, #28]
 800d71e:	bfb8      	it	lt
 800d720:	9204      	strlt	r2, [sp, #16]
 800d722:	7823      	ldrb	r3, [r4, #0]
 800d724:	2b2e      	cmp	r3, #46	@ 0x2e
 800d726:	d10a      	bne.n	800d73e <_vfiprintf_r+0x156>
 800d728:	7863      	ldrb	r3, [r4, #1]
 800d72a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d72c:	d132      	bne.n	800d794 <_vfiprintf_r+0x1ac>
 800d72e:	9b03      	ldr	r3, [sp, #12]
 800d730:	1d1a      	adds	r2, r3, #4
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	9203      	str	r2, [sp, #12]
 800d736:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d73a:	3402      	adds	r4, #2
 800d73c:	9305      	str	r3, [sp, #20]
 800d73e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d814 <_vfiprintf_r+0x22c>
 800d742:	7821      	ldrb	r1, [r4, #0]
 800d744:	2203      	movs	r2, #3
 800d746:	4650      	mov	r0, sl
 800d748:	f7f2 fd62 	bl	8000210 <memchr>
 800d74c:	b138      	cbz	r0, 800d75e <_vfiprintf_r+0x176>
 800d74e:	9b04      	ldr	r3, [sp, #16]
 800d750:	eba0 000a 	sub.w	r0, r0, sl
 800d754:	2240      	movs	r2, #64	@ 0x40
 800d756:	4082      	lsls	r2, r0
 800d758:	4313      	orrs	r3, r2
 800d75a:	3401      	adds	r4, #1
 800d75c:	9304      	str	r3, [sp, #16]
 800d75e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d762:	4829      	ldr	r0, [pc, #164]	@ (800d808 <_vfiprintf_r+0x220>)
 800d764:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d768:	2206      	movs	r2, #6
 800d76a:	f7f2 fd51 	bl	8000210 <memchr>
 800d76e:	2800      	cmp	r0, #0
 800d770:	d03f      	beq.n	800d7f2 <_vfiprintf_r+0x20a>
 800d772:	4b26      	ldr	r3, [pc, #152]	@ (800d80c <_vfiprintf_r+0x224>)
 800d774:	bb1b      	cbnz	r3, 800d7be <_vfiprintf_r+0x1d6>
 800d776:	9b03      	ldr	r3, [sp, #12]
 800d778:	3307      	adds	r3, #7
 800d77a:	f023 0307 	bic.w	r3, r3, #7
 800d77e:	3308      	adds	r3, #8
 800d780:	9303      	str	r3, [sp, #12]
 800d782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d784:	443b      	add	r3, r7
 800d786:	9309      	str	r3, [sp, #36]	@ 0x24
 800d788:	e76a      	b.n	800d660 <_vfiprintf_r+0x78>
 800d78a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d78e:	460c      	mov	r4, r1
 800d790:	2001      	movs	r0, #1
 800d792:	e7a8      	b.n	800d6e6 <_vfiprintf_r+0xfe>
 800d794:	2300      	movs	r3, #0
 800d796:	3401      	adds	r4, #1
 800d798:	9305      	str	r3, [sp, #20]
 800d79a:	4619      	mov	r1, r3
 800d79c:	f04f 0c0a 	mov.w	ip, #10
 800d7a0:	4620      	mov	r0, r4
 800d7a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7a6:	3a30      	subs	r2, #48	@ 0x30
 800d7a8:	2a09      	cmp	r2, #9
 800d7aa:	d903      	bls.n	800d7b4 <_vfiprintf_r+0x1cc>
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d0c6      	beq.n	800d73e <_vfiprintf_r+0x156>
 800d7b0:	9105      	str	r1, [sp, #20]
 800d7b2:	e7c4      	b.n	800d73e <_vfiprintf_r+0x156>
 800d7b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7b8:	4604      	mov	r4, r0
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	e7f0      	b.n	800d7a0 <_vfiprintf_r+0x1b8>
 800d7be:	ab03      	add	r3, sp, #12
 800d7c0:	9300      	str	r3, [sp, #0]
 800d7c2:	462a      	mov	r2, r5
 800d7c4:	4b12      	ldr	r3, [pc, #72]	@ (800d810 <_vfiprintf_r+0x228>)
 800d7c6:	a904      	add	r1, sp, #16
 800d7c8:	4630      	mov	r0, r6
 800d7ca:	f7fe f889 	bl	800b8e0 <_printf_float>
 800d7ce:	4607      	mov	r7, r0
 800d7d0:	1c78      	adds	r0, r7, #1
 800d7d2:	d1d6      	bne.n	800d782 <_vfiprintf_r+0x19a>
 800d7d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7d6:	07d9      	lsls	r1, r3, #31
 800d7d8:	d405      	bmi.n	800d7e6 <_vfiprintf_r+0x1fe>
 800d7da:	89ab      	ldrh	r3, [r5, #12]
 800d7dc:	059a      	lsls	r2, r3, #22
 800d7de:	d402      	bmi.n	800d7e6 <_vfiprintf_r+0x1fe>
 800d7e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7e2:	f7fe febf 	bl	800c564 <__retarget_lock_release_recursive>
 800d7e6:	89ab      	ldrh	r3, [r5, #12]
 800d7e8:	065b      	lsls	r3, r3, #25
 800d7ea:	f53f af1f 	bmi.w	800d62c <_vfiprintf_r+0x44>
 800d7ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7f0:	e71e      	b.n	800d630 <_vfiprintf_r+0x48>
 800d7f2:	ab03      	add	r3, sp, #12
 800d7f4:	9300      	str	r3, [sp, #0]
 800d7f6:	462a      	mov	r2, r5
 800d7f8:	4b05      	ldr	r3, [pc, #20]	@ (800d810 <_vfiprintf_r+0x228>)
 800d7fa:	a904      	add	r1, sp, #16
 800d7fc:	4630      	mov	r0, r6
 800d7fe:	f7fe fbb9 	bl	800bf74 <_printf_i>
 800d802:	e7e4      	b.n	800d7ce <_vfiprintf_r+0x1e6>
 800d804:	0800ee79 	.word	0x0800ee79
 800d808:	0800ee83 	.word	0x0800ee83
 800d80c:	0800b8e1 	.word	0x0800b8e1
 800d810:	0800d5c3 	.word	0x0800d5c3
 800d814:	0800ee7f 	.word	0x0800ee7f

0800d818 <__sflush_r>:
 800d818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d820:	0716      	lsls	r6, r2, #28
 800d822:	4605      	mov	r5, r0
 800d824:	460c      	mov	r4, r1
 800d826:	d454      	bmi.n	800d8d2 <__sflush_r+0xba>
 800d828:	684b      	ldr	r3, [r1, #4]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	dc02      	bgt.n	800d834 <__sflush_r+0x1c>
 800d82e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d830:	2b00      	cmp	r3, #0
 800d832:	dd48      	ble.n	800d8c6 <__sflush_r+0xae>
 800d834:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d836:	2e00      	cmp	r6, #0
 800d838:	d045      	beq.n	800d8c6 <__sflush_r+0xae>
 800d83a:	2300      	movs	r3, #0
 800d83c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d840:	682f      	ldr	r7, [r5, #0]
 800d842:	6a21      	ldr	r1, [r4, #32]
 800d844:	602b      	str	r3, [r5, #0]
 800d846:	d030      	beq.n	800d8aa <__sflush_r+0x92>
 800d848:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d84a:	89a3      	ldrh	r3, [r4, #12]
 800d84c:	0759      	lsls	r1, r3, #29
 800d84e:	d505      	bpl.n	800d85c <__sflush_r+0x44>
 800d850:	6863      	ldr	r3, [r4, #4]
 800d852:	1ad2      	subs	r2, r2, r3
 800d854:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d856:	b10b      	cbz	r3, 800d85c <__sflush_r+0x44>
 800d858:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d85a:	1ad2      	subs	r2, r2, r3
 800d85c:	2300      	movs	r3, #0
 800d85e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d860:	6a21      	ldr	r1, [r4, #32]
 800d862:	4628      	mov	r0, r5
 800d864:	47b0      	blx	r6
 800d866:	1c43      	adds	r3, r0, #1
 800d868:	89a3      	ldrh	r3, [r4, #12]
 800d86a:	d106      	bne.n	800d87a <__sflush_r+0x62>
 800d86c:	6829      	ldr	r1, [r5, #0]
 800d86e:	291d      	cmp	r1, #29
 800d870:	d82b      	bhi.n	800d8ca <__sflush_r+0xb2>
 800d872:	4a2a      	ldr	r2, [pc, #168]	@ (800d91c <__sflush_r+0x104>)
 800d874:	40ca      	lsrs	r2, r1
 800d876:	07d6      	lsls	r6, r2, #31
 800d878:	d527      	bpl.n	800d8ca <__sflush_r+0xb2>
 800d87a:	2200      	movs	r2, #0
 800d87c:	6062      	str	r2, [r4, #4]
 800d87e:	04d9      	lsls	r1, r3, #19
 800d880:	6922      	ldr	r2, [r4, #16]
 800d882:	6022      	str	r2, [r4, #0]
 800d884:	d504      	bpl.n	800d890 <__sflush_r+0x78>
 800d886:	1c42      	adds	r2, r0, #1
 800d888:	d101      	bne.n	800d88e <__sflush_r+0x76>
 800d88a:	682b      	ldr	r3, [r5, #0]
 800d88c:	b903      	cbnz	r3, 800d890 <__sflush_r+0x78>
 800d88e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d890:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d892:	602f      	str	r7, [r5, #0]
 800d894:	b1b9      	cbz	r1, 800d8c6 <__sflush_r+0xae>
 800d896:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d89a:	4299      	cmp	r1, r3
 800d89c:	d002      	beq.n	800d8a4 <__sflush_r+0x8c>
 800d89e:	4628      	mov	r0, r5
 800d8a0:	f7ff fcd6 	bl	800d250 <_free_r>
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8a8:	e00d      	b.n	800d8c6 <__sflush_r+0xae>
 800d8aa:	2301      	movs	r3, #1
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	47b0      	blx	r6
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	1c50      	adds	r0, r2, #1
 800d8b4:	d1c9      	bne.n	800d84a <__sflush_r+0x32>
 800d8b6:	682b      	ldr	r3, [r5, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d0c6      	beq.n	800d84a <__sflush_r+0x32>
 800d8bc:	2b1d      	cmp	r3, #29
 800d8be:	d001      	beq.n	800d8c4 <__sflush_r+0xac>
 800d8c0:	2b16      	cmp	r3, #22
 800d8c2:	d11e      	bne.n	800d902 <__sflush_r+0xea>
 800d8c4:	602f      	str	r7, [r5, #0]
 800d8c6:	2000      	movs	r0, #0
 800d8c8:	e022      	b.n	800d910 <__sflush_r+0xf8>
 800d8ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ce:	b21b      	sxth	r3, r3
 800d8d0:	e01b      	b.n	800d90a <__sflush_r+0xf2>
 800d8d2:	690f      	ldr	r7, [r1, #16]
 800d8d4:	2f00      	cmp	r7, #0
 800d8d6:	d0f6      	beq.n	800d8c6 <__sflush_r+0xae>
 800d8d8:	0793      	lsls	r3, r2, #30
 800d8da:	680e      	ldr	r6, [r1, #0]
 800d8dc:	bf08      	it	eq
 800d8de:	694b      	ldreq	r3, [r1, #20]
 800d8e0:	600f      	str	r7, [r1, #0]
 800d8e2:	bf18      	it	ne
 800d8e4:	2300      	movne	r3, #0
 800d8e6:	eba6 0807 	sub.w	r8, r6, r7
 800d8ea:	608b      	str	r3, [r1, #8]
 800d8ec:	f1b8 0f00 	cmp.w	r8, #0
 800d8f0:	dde9      	ble.n	800d8c6 <__sflush_r+0xae>
 800d8f2:	6a21      	ldr	r1, [r4, #32]
 800d8f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8f6:	4643      	mov	r3, r8
 800d8f8:	463a      	mov	r2, r7
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	47b0      	blx	r6
 800d8fe:	2800      	cmp	r0, #0
 800d900:	dc08      	bgt.n	800d914 <__sflush_r+0xfc>
 800d902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d90a:	81a3      	strh	r3, [r4, #12]
 800d90c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d914:	4407      	add	r7, r0
 800d916:	eba8 0800 	sub.w	r8, r8, r0
 800d91a:	e7e7      	b.n	800d8ec <__sflush_r+0xd4>
 800d91c:	20400001 	.word	0x20400001

0800d920 <_fflush_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	690b      	ldr	r3, [r1, #16]
 800d924:	4605      	mov	r5, r0
 800d926:	460c      	mov	r4, r1
 800d928:	b913      	cbnz	r3, 800d930 <_fflush_r+0x10>
 800d92a:	2500      	movs	r5, #0
 800d92c:	4628      	mov	r0, r5
 800d92e:	bd38      	pop	{r3, r4, r5, pc}
 800d930:	b118      	cbz	r0, 800d93a <_fflush_r+0x1a>
 800d932:	6a03      	ldr	r3, [r0, #32]
 800d934:	b90b      	cbnz	r3, 800d93a <_fflush_r+0x1a>
 800d936:	f7fe fd2b 	bl	800c390 <__sinit>
 800d93a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d0f3      	beq.n	800d92a <_fflush_r+0xa>
 800d942:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d944:	07d0      	lsls	r0, r2, #31
 800d946:	d404      	bmi.n	800d952 <_fflush_r+0x32>
 800d948:	0599      	lsls	r1, r3, #22
 800d94a:	d402      	bmi.n	800d952 <_fflush_r+0x32>
 800d94c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d94e:	f7fe fe08 	bl	800c562 <__retarget_lock_acquire_recursive>
 800d952:	4628      	mov	r0, r5
 800d954:	4621      	mov	r1, r4
 800d956:	f7ff ff5f 	bl	800d818 <__sflush_r>
 800d95a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d95c:	07da      	lsls	r2, r3, #31
 800d95e:	4605      	mov	r5, r0
 800d960:	d4e4      	bmi.n	800d92c <_fflush_r+0xc>
 800d962:	89a3      	ldrh	r3, [r4, #12]
 800d964:	059b      	lsls	r3, r3, #22
 800d966:	d4e1      	bmi.n	800d92c <_fflush_r+0xc>
 800d968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d96a:	f7fe fdfb 	bl	800c564 <__retarget_lock_release_recursive>
 800d96e:	e7dd      	b.n	800d92c <_fflush_r+0xc>

0800d970 <_Balloc>:
 800d970:	b570      	push	{r4, r5, r6, lr}
 800d972:	69c6      	ldr	r6, [r0, #28]
 800d974:	4604      	mov	r4, r0
 800d976:	460d      	mov	r5, r1
 800d978:	b976      	cbnz	r6, 800d998 <_Balloc+0x28>
 800d97a:	2010      	movs	r0, #16
 800d97c:	f7fe f9da 	bl	800bd34 <malloc>
 800d980:	4602      	mov	r2, r0
 800d982:	61e0      	str	r0, [r4, #28]
 800d984:	b920      	cbnz	r0, 800d990 <_Balloc+0x20>
 800d986:	4b18      	ldr	r3, [pc, #96]	@ (800d9e8 <_Balloc+0x78>)
 800d988:	4818      	ldr	r0, [pc, #96]	@ (800d9ec <_Balloc+0x7c>)
 800d98a:	216b      	movs	r1, #107	@ 0x6b
 800d98c:	f000 fd54 	bl	800e438 <__assert_func>
 800d990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d994:	6006      	str	r6, [r0, #0]
 800d996:	60c6      	str	r6, [r0, #12]
 800d998:	69e6      	ldr	r6, [r4, #28]
 800d99a:	68f3      	ldr	r3, [r6, #12]
 800d99c:	b183      	cbz	r3, 800d9c0 <_Balloc+0x50>
 800d99e:	69e3      	ldr	r3, [r4, #28]
 800d9a0:	68db      	ldr	r3, [r3, #12]
 800d9a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d9a6:	b9b8      	cbnz	r0, 800d9d8 <_Balloc+0x68>
 800d9a8:	2101      	movs	r1, #1
 800d9aa:	fa01 f605 	lsl.w	r6, r1, r5
 800d9ae:	1d72      	adds	r2, r6, #5
 800d9b0:	0092      	lsls	r2, r2, #2
 800d9b2:	4620      	mov	r0, r4
 800d9b4:	f000 fd5e 	bl	800e474 <_calloc_r>
 800d9b8:	b160      	cbz	r0, 800d9d4 <_Balloc+0x64>
 800d9ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d9be:	e00e      	b.n	800d9de <_Balloc+0x6e>
 800d9c0:	2221      	movs	r2, #33	@ 0x21
 800d9c2:	2104      	movs	r1, #4
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	f000 fd55 	bl	800e474 <_calloc_r>
 800d9ca:	69e3      	ldr	r3, [r4, #28]
 800d9cc:	60f0      	str	r0, [r6, #12]
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d1e4      	bne.n	800d99e <_Balloc+0x2e>
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	bd70      	pop	{r4, r5, r6, pc}
 800d9d8:	6802      	ldr	r2, [r0, #0]
 800d9da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d9de:	2300      	movs	r3, #0
 800d9e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d9e4:	e7f7      	b.n	800d9d6 <_Balloc+0x66>
 800d9e6:	bf00      	nop
 800d9e8:	0800edf9 	.word	0x0800edf9
 800d9ec:	0800ee8a 	.word	0x0800ee8a

0800d9f0 <_Bfree>:
 800d9f0:	b570      	push	{r4, r5, r6, lr}
 800d9f2:	69c6      	ldr	r6, [r0, #28]
 800d9f4:	4605      	mov	r5, r0
 800d9f6:	460c      	mov	r4, r1
 800d9f8:	b976      	cbnz	r6, 800da18 <_Bfree+0x28>
 800d9fa:	2010      	movs	r0, #16
 800d9fc:	f7fe f99a 	bl	800bd34 <malloc>
 800da00:	4602      	mov	r2, r0
 800da02:	61e8      	str	r0, [r5, #28]
 800da04:	b920      	cbnz	r0, 800da10 <_Bfree+0x20>
 800da06:	4b09      	ldr	r3, [pc, #36]	@ (800da2c <_Bfree+0x3c>)
 800da08:	4809      	ldr	r0, [pc, #36]	@ (800da30 <_Bfree+0x40>)
 800da0a:	218f      	movs	r1, #143	@ 0x8f
 800da0c:	f000 fd14 	bl	800e438 <__assert_func>
 800da10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da14:	6006      	str	r6, [r0, #0]
 800da16:	60c6      	str	r6, [r0, #12]
 800da18:	b13c      	cbz	r4, 800da2a <_Bfree+0x3a>
 800da1a:	69eb      	ldr	r3, [r5, #28]
 800da1c:	6862      	ldr	r2, [r4, #4]
 800da1e:	68db      	ldr	r3, [r3, #12]
 800da20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da24:	6021      	str	r1, [r4, #0]
 800da26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800da2a:	bd70      	pop	{r4, r5, r6, pc}
 800da2c:	0800edf9 	.word	0x0800edf9
 800da30:	0800ee8a 	.word	0x0800ee8a

0800da34 <__multadd>:
 800da34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da38:	690d      	ldr	r5, [r1, #16]
 800da3a:	4607      	mov	r7, r0
 800da3c:	460c      	mov	r4, r1
 800da3e:	461e      	mov	r6, r3
 800da40:	f101 0c14 	add.w	ip, r1, #20
 800da44:	2000      	movs	r0, #0
 800da46:	f8dc 3000 	ldr.w	r3, [ip]
 800da4a:	b299      	uxth	r1, r3
 800da4c:	fb02 6101 	mla	r1, r2, r1, r6
 800da50:	0c1e      	lsrs	r6, r3, #16
 800da52:	0c0b      	lsrs	r3, r1, #16
 800da54:	fb02 3306 	mla	r3, r2, r6, r3
 800da58:	b289      	uxth	r1, r1
 800da5a:	3001      	adds	r0, #1
 800da5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da60:	4285      	cmp	r5, r0
 800da62:	f84c 1b04 	str.w	r1, [ip], #4
 800da66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da6a:	dcec      	bgt.n	800da46 <__multadd+0x12>
 800da6c:	b30e      	cbz	r6, 800dab2 <__multadd+0x7e>
 800da6e:	68a3      	ldr	r3, [r4, #8]
 800da70:	42ab      	cmp	r3, r5
 800da72:	dc19      	bgt.n	800daa8 <__multadd+0x74>
 800da74:	6861      	ldr	r1, [r4, #4]
 800da76:	4638      	mov	r0, r7
 800da78:	3101      	adds	r1, #1
 800da7a:	f7ff ff79 	bl	800d970 <_Balloc>
 800da7e:	4680      	mov	r8, r0
 800da80:	b928      	cbnz	r0, 800da8e <__multadd+0x5a>
 800da82:	4602      	mov	r2, r0
 800da84:	4b0c      	ldr	r3, [pc, #48]	@ (800dab8 <__multadd+0x84>)
 800da86:	480d      	ldr	r0, [pc, #52]	@ (800dabc <__multadd+0x88>)
 800da88:	21ba      	movs	r1, #186	@ 0xba
 800da8a:	f000 fcd5 	bl	800e438 <__assert_func>
 800da8e:	6922      	ldr	r2, [r4, #16]
 800da90:	3202      	adds	r2, #2
 800da92:	f104 010c 	add.w	r1, r4, #12
 800da96:	0092      	lsls	r2, r2, #2
 800da98:	300c      	adds	r0, #12
 800da9a:	f7fe fd71 	bl	800c580 <memcpy>
 800da9e:	4621      	mov	r1, r4
 800daa0:	4638      	mov	r0, r7
 800daa2:	f7ff ffa5 	bl	800d9f0 <_Bfree>
 800daa6:	4644      	mov	r4, r8
 800daa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800daac:	3501      	adds	r5, #1
 800daae:	615e      	str	r6, [r3, #20]
 800dab0:	6125      	str	r5, [r4, #16]
 800dab2:	4620      	mov	r0, r4
 800dab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dab8:	0800ee68 	.word	0x0800ee68
 800dabc:	0800ee8a 	.word	0x0800ee8a

0800dac0 <__hi0bits>:
 800dac0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dac4:	4603      	mov	r3, r0
 800dac6:	bf36      	itet	cc
 800dac8:	0403      	lslcc	r3, r0, #16
 800daca:	2000      	movcs	r0, #0
 800dacc:	2010      	movcc	r0, #16
 800dace:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dad2:	bf3c      	itt	cc
 800dad4:	021b      	lslcc	r3, r3, #8
 800dad6:	3008      	addcc	r0, #8
 800dad8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dadc:	bf3c      	itt	cc
 800dade:	011b      	lslcc	r3, r3, #4
 800dae0:	3004      	addcc	r0, #4
 800dae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dae6:	bf3c      	itt	cc
 800dae8:	009b      	lslcc	r3, r3, #2
 800daea:	3002      	addcc	r0, #2
 800daec:	2b00      	cmp	r3, #0
 800daee:	db05      	blt.n	800dafc <__hi0bits+0x3c>
 800daf0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800daf4:	f100 0001 	add.w	r0, r0, #1
 800daf8:	bf08      	it	eq
 800dafa:	2020      	moveq	r0, #32
 800dafc:	4770      	bx	lr

0800dafe <__lo0bits>:
 800dafe:	6803      	ldr	r3, [r0, #0]
 800db00:	4602      	mov	r2, r0
 800db02:	f013 0007 	ands.w	r0, r3, #7
 800db06:	d00b      	beq.n	800db20 <__lo0bits+0x22>
 800db08:	07d9      	lsls	r1, r3, #31
 800db0a:	d421      	bmi.n	800db50 <__lo0bits+0x52>
 800db0c:	0798      	lsls	r0, r3, #30
 800db0e:	bf49      	itett	mi
 800db10:	085b      	lsrmi	r3, r3, #1
 800db12:	089b      	lsrpl	r3, r3, #2
 800db14:	2001      	movmi	r0, #1
 800db16:	6013      	strmi	r3, [r2, #0]
 800db18:	bf5c      	itt	pl
 800db1a:	6013      	strpl	r3, [r2, #0]
 800db1c:	2002      	movpl	r0, #2
 800db1e:	4770      	bx	lr
 800db20:	b299      	uxth	r1, r3
 800db22:	b909      	cbnz	r1, 800db28 <__lo0bits+0x2a>
 800db24:	0c1b      	lsrs	r3, r3, #16
 800db26:	2010      	movs	r0, #16
 800db28:	b2d9      	uxtb	r1, r3
 800db2a:	b909      	cbnz	r1, 800db30 <__lo0bits+0x32>
 800db2c:	3008      	adds	r0, #8
 800db2e:	0a1b      	lsrs	r3, r3, #8
 800db30:	0719      	lsls	r1, r3, #28
 800db32:	bf04      	itt	eq
 800db34:	091b      	lsreq	r3, r3, #4
 800db36:	3004      	addeq	r0, #4
 800db38:	0799      	lsls	r1, r3, #30
 800db3a:	bf04      	itt	eq
 800db3c:	089b      	lsreq	r3, r3, #2
 800db3e:	3002      	addeq	r0, #2
 800db40:	07d9      	lsls	r1, r3, #31
 800db42:	d403      	bmi.n	800db4c <__lo0bits+0x4e>
 800db44:	085b      	lsrs	r3, r3, #1
 800db46:	f100 0001 	add.w	r0, r0, #1
 800db4a:	d003      	beq.n	800db54 <__lo0bits+0x56>
 800db4c:	6013      	str	r3, [r2, #0]
 800db4e:	4770      	bx	lr
 800db50:	2000      	movs	r0, #0
 800db52:	4770      	bx	lr
 800db54:	2020      	movs	r0, #32
 800db56:	4770      	bx	lr

0800db58 <__i2b>:
 800db58:	b510      	push	{r4, lr}
 800db5a:	460c      	mov	r4, r1
 800db5c:	2101      	movs	r1, #1
 800db5e:	f7ff ff07 	bl	800d970 <_Balloc>
 800db62:	4602      	mov	r2, r0
 800db64:	b928      	cbnz	r0, 800db72 <__i2b+0x1a>
 800db66:	4b05      	ldr	r3, [pc, #20]	@ (800db7c <__i2b+0x24>)
 800db68:	4805      	ldr	r0, [pc, #20]	@ (800db80 <__i2b+0x28>)
 800db6a:	f240 1145 	movw	r1, #325	@ 0x145
 800db6e:	f000 fc63 	bl	800e438 <__assert_func>
 800db72:	2301      	movs	r3, #1
 800db74:	6144      	str	r4, [r0, #20]
 800db76:	6103      	str	r3, [r0, #16]
 800db78:	bd10      	pop	{r4, pc}
 800db7a:	bf00      	nop
 800db7c:	0800ee68 	.word	0x0800ee68
 800db80:	0800ee8a 	.word	0x0800ee8a

0800db84 <__multiply>:
 800db84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db88:	4617      	mov	r7, r2
 800db8a:	690a      	ldr	r2, [r1, #16]
 800db8c:	693b      	ldr	r3, [r7, #16]
 800db8e:	429a      	cmp	r2, r3
 800db90:	bfa8      	it	ge
 800db92:	463b      	movge	r3, r7
 800db94:	4689      	mov	r9, r1
 800db96:	bfa4      	itt	ge
 800db98:	460f      	movge	r7, r1
 800db9a:	4699      	movge	r9, r3
 800db9c:	693d      	ldr	r5, [r7, #16]
 800db9e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	6879      	ldr	r1, [r7, #4]
 800dba6:	eb05 060a 	add.w	r6, r5, sl
 800dbaa:	42b3      	cmp	r3, r6
 800dbac:	b085      	sub	sp, #20
 800dbae:	bfb8      	it	lt
 800dbb0:	3101      	addlt	r1, #1
 800dbb2:	f7ff fedd 	bl	800d970 <_Balloc>
 800dbb6:	b930      	cbnz	r0, 800dbc6 <__multiply+0x42>
 800dbb8:	4602      	mov	r2, r0
 800dbba:	4b41      	ldr	r3, [pc, #260]	@ (800dcc0 <__multiply+0x13c>)
 800dbbc:	4841      	ldr	r0, [pc, #260]	@ (800dcc4 <__multiply+0x140>)
 800dbbe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dbc2:	f000 fc39 	bl	800e438 <__assert_func>
 800dbc6:	f100 0414 	add.w	r4, r0, #20
 800dbca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dbce:	4623      	mov	r3, r4
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	4573      	cmp	r3, lr
 800dbd4:	d320      	bcc.n	800dc18 <__multiply+0x94>
 800dbd6:	f107 0814 	add.w	r8, r7, #20
 800dbda:	f109 0114 	add.w	r1, r9, #20
 800dbde:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dbe2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dbe6:	9302      	str	r3, [sp, #8]
 800dbe8:	1beb      	subs	r3, r5, r7
 800dbea:	3b15      	subs	r3, #21
 800dbec:	f023 0303 	bic.w	r3, r3, #3
 800dbf0:	3304      	adds	r3, #4
 800dbf2:	3715      	adds	r7, #21
 800dbf4:	42bd      	cmp	r5, r7
 800dbf6:	bf38      	it	cc
 800dbf8:	2304      	movcc	r3, #4
 800dbfa:	9301      	str	r3, [sp, #4]
 800dbfc:	9b02      	ldr	r3, [sp, #8]
 800dbfe:	9103      	str	r1, [sp, #12]
 800dc00:	428b      	cmp	r3, r1
 800dc02:	d80c      	bhi.n	800dc1e <__multiply+0x9a>
 800dc04:	2e00      	cmp	r6, #0
 800dc06:	dd03      	ble.n	800dc10 <__multiply+0x8c>
 800dc08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d055      	beq.n	800dcbc <__multiply+0x138>
 800dc10:	6106      	str	r6, [r0, #16]
 800dc12:	b005      	add	sp, #20
 800dc14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc18:	f843 2b04 	str.w	r2, [r3], #4
 800dc1c:	e7d9      	b.n	800dbd2 <__multiply+0x4e>
 800dc1e:	f8b1 a000 	ldrh.w	sl, [r1]
 800dc22:	f1ba 0f00 	cmp.w	sl, #0
 800dc26:	d01f      	beq.n	800dc68 <__multiply+0xe4>
 800dc28:	46c4      	mov	ip, r8
 800dc2a:	46a1      	mov	r9, r4
 800dc2c:	2700      	movs	r7, #0
 800dc2e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dc32:	f8d9 3000 	ldr.w	r3, [r9]
 800dc36:	fa1f fb82 	uxth.w	fp, r2
 800dc3a:	b29b      	uxth	r3, r3
 800dc3c:	fb0a 330b 	mla	r3, sl, fp, r3
 800dc40:	443b      	add	r3, r7
 800dc42:	f8d9 7000 	ldr.w	r7, [r9]
 800dc46:	0c12      	lsrs	r2, r2, #16
 800dc48:	0c3f      	lsrs	r7, r7, #16
 800dc4a:	fb0a 7202 	mla	r2, sl, r2, r7
 800dc4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc58:	4565      	cmp	r5, ip
 800dc5a:	f849 3b04 	str.w	r3, [r9], #4
 800dc5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800dc62:	d8e4      	bhi.n	800dc2e <__multiply+0xaa>
 800dc64:	9b01      	ldr	r3, [sp, #4]
 800dc66:	50e7      	str	r7, [r4, r3]
 800dc68:	9b03      	ldr	r3, [sp, #12]
 800dc6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dc6e:	3104      	adds	r1, #4
 800dc70:	f1b9 0f00 	cmp.w	r9, #0
 800dc74:	d020      	beq.n	800dcb8 <__multiply+0x134>
 800dc76:	6823      	ldr	r3, [r4, #0]
 800dc78:	4647      	mov	r7, r8
 800dc7a:	46a4      	mov	ip, r4
 800dc7c:	f04f 0a00 	mov.w	sl, #0
 800dc80:	f8b7 b000 	ldrh.w	fp, [r7]
 800dc84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dc88:	fb09 220b 	mla	r2, r9, fp, r2
 800dc8c:	4452      	add	r2, sl
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc94:	f84c 3b04 	str.w	r3, [ip], #4
 800dc98:	f857 3b04 	ldr.w	r3, [r7], #4
 800dc9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dca0:	f8bc 3000 	ldrh.w	r3, [ip]
 800dca4:	fb09 330a 	mla	r3, r9, sl, r3
 800dca8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dcac:	42bd      	cmp	r5, r7
 800dcae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dcb2:	d8e5      	bhi.n	800dc80 <__multiply+0xfc>
 800dcb4:	9a01      	ldr	r2, [sp, #4]
 800dcb6:	50a3      	str	r3, [r4, r2]
 800dcb8:	3404      	adds	r4, #4
 800dcba:	e79f      	b.n	800dbfc <__multiply+0x78>
 800dcbc:	3e01      	subs	r6, #1
 800dcbe:	e7a1      	b.n	800dc04 <__multiply+0x80>
 800dcc0:	0800ee68 	.word	0x0800ee68
 800dcc4:	0800ee8a 	.word	0x0800ee8a

0800dcc8 <__pow5mult>:
 800dcc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dccc:	4615      	mov	r5, r2
 800dcce:	f012 0203 	ands.w	r2, r2, #3
 800dcd2:	4607      	mov	r7, r0
 800dcd4:	460e      	mov	r6, r1
 800dcd6:	d007      	beq.n	800dce8 <__pow5mult+0x20>
 800dcd8:	4c25      	ldr	r4, [pc, #148]	@ (800dd70 <__pow5mult+0xa8>)
 800dcda:	3a01      	subs	r2, #1
 800dcdc:	2300      	movs	r3, #0
 800dcde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dce2:	f7ff fea7 	bl	800da34 <__multadd>
 800dce6:	4606      	mov	r6, r0
 800dce8:	10ad      	asrs	r5, r5, #2
 800dcea:	d03d      	beq.n	800dd68 <__pow5mult+0xa0>
 800dcec:	69fc      	ldr	r4, [r7, #28]
 800dcee:	b97c      	cbnz	r4, 800dd10 <__pow5mult+0x48>
 800dcf0:	2010      	movs	r0, #16
 800dcf2:	f7fe f81f 	bl	800bd34 <malloc>
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	61f8      	str	r0, [r7, #28]
 800dcfa:	b928      	cbnz	r0, 800dd08 <__pow5mult+0x40>
 800dcfc:	4b1d      	ldr	r3, [pc, #116]	@ (800dd74 <__pow5mult+0xac>)
 800dcfe:	481e      	ldr	r0, [pc, #120]	@ (800dd78 <__pow5mult+0xb0>)
 800dd00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dd04:	f000 fb98 	bl	800e438 <__assert_func>
 800dd08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd0c:	6004      	str	r4, [r0, #0]
 800dd0e:	60c4      	str	r4, [r0, #12]
 800dd10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dd14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd18:	b94c      	cbnz	r4, 800dd2e <__pow5mult+0x66>
 800dd1a:	f240 2171 	movw	r1, #625	@ 0x271
 800dd1e:	4638      	mov	r0, r7
 800dd20:	f7ff ff1a 	bl	800db58 <__i2b>
 800dd24:	2300      	movs	r3, #0
 800dd26:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	6003      	str	r3, [r0, #0]
 800dd2e:	f04f 0900 	mov.w	r9, #0
 800dd32:	07eb      	lsls	r3, r5, #31
 800dd34:	d50a      	bpl.n	800dd4c <__pow5mult+0x84>
 800dd36:	4631      	mov	r1, r6
 800dd38:	4622      	mov	r2, r4
 800dd3a:	4638      	mov	r0, r7
 800dd3c:	f7ff ff22 	bl	800db84 <__multiply>
 800dd40:	4631      	mov	r1, r6
 800dd42:	4680      	mov	r8, r0
 800dd44:	4638      	mov	r0, r7
 800dd46:	f7ff fe53 	bl	800d9f0 <_Bfree>
 800dd4a:	4646      	mov	r6, r8
 800dd4c:	106d      	asrs	r5, r5, #1
 800dd4e:	d00b      	beq.n	800dd68 <__pow5mult+0xa0>
 800dd50:	6820      	ldr	r0, [r4, #0]
 800dd52:	b938      	cbnz	r0, 800dd64 <__pow5mult+0x9c>
 800dd54:	4622      	mov	r2, r4
 800dd56:	4621      	mov	r1, r4
 800dd58:	4638      	mov	r0, r7
 800dd5a:	f7ff ff13 	bl	800db84 <__multiply>
 800dd5e:	6020      	str	r0, [r4, #0]
 800dd60:	f8c0 9000 	str.w	r9, [r0]
 800dd64:	4604      	mov	r4, r0
 800dd66:	e7e4      	b.n	800dd32 <__pow5mult+0x6a>
 800dd68:	4630      	mov	r0, r6
 800dd6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd6e:	bf00      	nop
 800dd70:	0800ef2c 	.word	0x0800ef2c
 800dd74:	0800edf9 	.word	0x0800edf9
 800dd78:	0800ee8a 	.word	0x0800ee8a

0800dd7c <__lshift>:
 800dd7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd80:	460c      	mov	r4, r1
 800dd82:	6849      	ldr	r1, [r1, #4]
 800dd84:	6923      	ldr	r3, [r4, #16]
 800dd86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dd8a:	68a3      	ldr	r3, [r4, #8]
 800dd8c:	4607      	mov	r7, r0
 800dd8e:	4691      	mov	r9, r2
 800dd90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dd94:	f108 0601 	add.w	r6, r8, #1
 800dd98:	42b3      	cmp	r3, r6
 800dd9a:	db0b      	blt.n	800ddb4 <__lshift+0x38>
 800dd9c:	4638      	mov	r0, r7
 800dd9e:	f7ff fde7 	bl	800d970 <_Balloc>
 800dda2:	4605      	mov	r5, r0
 800dda4:	b948      	cbnz	r0, 800ddba <__lshift+0x3e>
 800dda6:	4602      	mov	r2, r0
 800dda8:	4b28      	ldr	r3, [pc, #160]	@ (800de4c <__lshift+0xd0>)
 800ddaa:	4829      	ldr	r0, [pc, #164]	@ (800de50 <__lshift+0xd4>)
 800ddac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ddb0:	f000 fb42 	bl	800e438 <__assert_func>
 800ddb4:	3101      	adds	r1, #1
 800ddb6:	005b      	lsls	r3, r3, #1
 800ddb8:	e7ee      	b.n	800dd98 <__lshift+0x1c>
 800ddba:	2300      	movs	r3, #0
 800ddbc:	f100 0114 	add.w	r1, r0, #20
 800ddc0:	f100 0210 	add.w	r2, r0, #16
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	4553      	cmp	r3, sl
 800ddc8:	db33      	blt.n	800de32 <__lshift+0xb6>
 800ddca:	6920      	ldr	r0, [r4, #16]
 800ddcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ddd0:	f104 0314 	add.w	r3, r4, #20
 800ddd4:	f019 091f 	ands.w	r9, r9, #31
 800ddd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dddc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dde0:	d02b      	beq.n	800de3a <__lshift+0xbe>
 800dde2:	f1c9 0e20 	rsb	lr, r9, #32
 800dde6:	468a      	mov	sl, r1
 800dde8:	2200      	movs	r2, #0
 800ddea:	6818      	ldr	r0, [r3, #0]
 800ddec:	fa00 f009 	lsl.w	r0, r0, r9
 800ddf0:	4310      	orrs	r0, r2
 800ddf2:	f84a 0b04 	str.w	r0, [sl], #4
 800ddf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddfa:	459c      	cmp	ip, r3
 800ddfc:	fa22 f20e 	lsr.w	r2, r2, lr
 800de00:	d8f3      	bhi.n	800ddea <__lshift+0x6e>
 800de02:	ebac 0304 	sub.w	r3, ip, r4
 800de06:	3b15      	subs	r3, #21
 800de08:	f023 0303 	bic.w	r3, r3, #3
 800de0c:	3304      	adds	r3, #4
 800de0e:	f104 0015 	add.w	r0, r4, #21
 800de12:	4560      	cmp	r0, ip
 800de14:	bf88      	it	hi
 800de16:	2304      	movhi	r3, #4
 800de18:	50ca      	str	r2, [r1, r3]
 800de1a:	b10a      	cbz	r2, 800de20 <__lshift+0xa4>
 800de1c:	f108 0602 	add.w	r6, r8, #2
 800de20:	3e01      	subs	r6, #1
 800de22:	4638      	mov	r0, r7
 800de24:	612e      	str	r6, [r5, #16]
 800de26:	4621      	mov	r1, r4
 800de28:	f7ff fde2 	bl	800d9f0 <_Bfree>
 800de2c:	4628      	mov	r0, r5
 800de2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de32:	f842 0f04 	str.w	r0, [r2, #4]!
 800de36:	3301      	adds	r3, #1
 800de38:	e7c5      	b.n	800ddc6 <__lshift+0x4a>
 800de3a:	3904      	subs	r1, #4
 800de3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800de40:	f841 2f04 	str.w	r2, [r1, #4]!
 800de44:	459c      	cmp	ip, r3
 800de46:	d8f9      	bhi.n	800de3c <__lshift+0xc0>
 800de48:	e7ea      	b.n	800de20 <__lshift+0xa4>
 800de4a:	bf00      	nop
 800de4c:	0800ee68 	.word	0x0800ee68
 800de50:	0800ee8a 	.word	0x0800ee8a

0800de54 <__mcmp>:
 800de54:	690a      	ldr	r2, [r1, #16]
 800de56:	4603      	mov	r3, r0
 800de58:	6900      	ldr	r0, [r0, #16]
 800de5a:	1a80      	subs	r0, r0, r2
 800de5c:	b530      	push	{r4, r5, lr}
 800de5e:	d10e      	bne.n	800de7e <__mcmp+0x2a>
 800de60:	3314      	adds	r3, #20
 800de62:	3114      	adds	r1, #20
 800de64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800de68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800de6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800de70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800de74:	4295      	cmp	r5, r2
 800de76:	d003      	beq.n	800de80 <__mcmp+0x2c>
 800de78:	d205      	bcs.n	800de86 <__mcmp+0x32>
 800de7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de7e:	bd30      	pop	{r4, r5, pc}
 800de80:	42a3      	cmp	r3, r4
 800de82:	d3f3      	bcc.n	800de6c <__mcmp+0x18>
 800de84:	e7fb      	b.n	800de7e <__mcmp+0x2a>
 800de86:	2001      	movs	r0, #1
 800de88:	e7f9      	b.n	800de7e <__mcmp+0x2a>
	...

0800de8c <__mdiff>:
 800de8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de90:	4689      	mov	r9, r1
 800de92:	4606      	mov	r6, r0
 800de94:	4611      	mov	r1, r2
 800de96:	4648      	mov	r0, r9
 800de98:	4614      	mov	r4, r2
 800de9a:	f7ff ffdb 	bl	800de54 <__mcmp>
 800de9e:	1e05      	subs	r5, r0, #0
 800dea0:	d112      	bne.n	800dec8 <__mdiff+0x3c>
 800dea2:	4629      	mov	r1, r5
 800dea4:	4630      	mov	r0, r6
 800dea6:	f7ff fd63 	bl	800d970 <_Balloc>
 800deaa:	4602      	mov	r2, r0
 800deac:	b928      	cbnz	r0, 800deba <__mdiff+0x2e>
 800deae:	4b3f      	ldr	r3, [pc, #252]	@ (800dfac <__mdiff+0x120>)
 800deb0:	f240 2137 	movw	r1, #567	@ 0x237
 800deb4:	483e      	ldr	r0, [pc, #248]	@ (800dfb0 <__mdiff+0x124>)
 800deb6:	f000 fabf 	bl	800e438 <__assert_func>
 800deba:	2301      	movs	r3, #1
 800debc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dec0:	4610      	mov	r0, r2
 800dec2:	b003      	add	sp, #12
 800dec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec8:	bfbc      	itt	lt
 800deca:	464b      	movlt	r3, r9
 800decc:	46a1      	movlt	r9, r4
 800dece:	4630      	mov	r0, r6
 800ded0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ded4:	bfba      	itte	lt
 800ded6:	461c      	movlt	r4, r3
 800ded8:	2501      	movlt	r5, #1
 800deda:	2500      	movge	r5, #0
 800dedc:	f7ff fd48 	bl	800d970 <_Balloc>
 800dee0:	4602      	mov	r2, r0
 800dee2:	b918      	cbnz	r0, 800deec <__mdiff+0x60>
 800dee4:	4b31      	ldr	r3, [pc, #196]	@ (800dfac <__mdiff+0x120>)
 800dee6:	f240 2145 	movw	r1, #581	@ 0x245
 800deea:	e7e3      	b.n	800deb4 <__mdiff+0x28>
 800deec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800def0:	6926      	ldr	r6, [r4, #16]
 800def2:	60c5      	str	r5, [r0, #12]
 800def4:	f109 0310 	add.w	r3, r9, #16
 800def8:	f109 0514 	add.w	r5, r9, #20
 800defc:	f104 0e14 	add.w	lr, r4, #20
 800df00:	f100 0b14 	add.w	fp, r0, #20
 800df04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800df08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800df0c:	9301      	str	r3, [sp, #4]
 800df0e:	46d9      	mov	r9, fp
 800df10:	f04f 0c00 	mov.w	ip, #0
 800df14:	9b01      	ldr	r3, [sp, #4]
 800df16:	f85e 0b04 	ldr.w	r0, [lr], #4
 800df1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800df1e:	9301      	str	r3, [sp, #4]
 800df20:	fa1f f38a 	uxth.w	r3, sl
 800df24:	4619      	mov	r1, r3
 800df26:	b283      	uxth	r3, r0
 800df28:	1acb      	subs	r3, r1, r3
 800df2a:	0c00      	lsrs	r0, r0, #16
 800df2c:	4463      	add	r3, ip
 800df2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800df32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800df36:	b29b      	uxth	r3, r3
 800df38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800df3c:	4576      	cmp	r6, lr
 800df3e:	f849 3b04 	str.w	r3, [r9], #4
 800df42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800df46:	d8e5      	bhi.n	800df14 <__mdiff+0x88>
 800df48:	1b33      	subs	r3, r6, r4
 800df4a:	3b15      	subs	r3, #21
 800df4c:	f023 0303 	bic.w	r3, r3, #3
 800df50:	3415      	adds	r4, #21
 800df52:	3304      	adds	r3, #4
 800df54:	42a6      	cmp	r6, r4
 800df56:	bf38      	it	cc
 800df58:	2304      	movcc	r3, #4
 800df5a:	441d      	add	r5, r3
 800df5c:	445b      	add	r3, fp
 800df5e:	461e      	mov	r6, r3
 800df60:	462c      	mov	r4, r5
 800df62:	4544      	cmp	r4, r8
 800df64:	d30e      	bcc.n	800df84 <__mdiff+0xf8>
 800df66:	f108 0103 	add.w	r1, r8, #3
 800df6a:	1b49      	subs	r1, r1, r5
 800df6c:	f021 0103 	bic.w	r1, r1, #3
 800df70:	3d03      	subs	r5, #3
 800df72:	45a8      	cmp	r8, r5
 800df74:	bf38      	it	cc
 800df76:	2100      	movcc	r1, #0
 800df78:	440b      	add	r3, r1
 800df7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df7e:	b191      	cbz	r1, 800dfa6 <__mdiff+0x11a>
 800df80:	6117      	str	r7, [r2, #16]
 800df82:	e79d      	b.n	800dec0 <__mdiff+0x34>
 800df84:	f854 1b04 	ldr.w	r1, [r4], #4
 800df88:	46e6      	mov	lr, ip
 800df8a:	0c08      	lsrs	r0, r1, #16
 800df8c:	fa1c fc81 	uxtah	ip, ip, r1
 800df90:	4471      	add	r1, lr
 800df92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800df96:	b289      	uxth	r1, r1
 800df98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800df9c:	f846 1b04 	str.w	r1, [r6], #4
 800dfa0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dfa4:	e7dd      	b.n	800df62 <__mdiff+0xd6>
 800dfa6:	3f01      	subs	r7, #1
 800dfa8:	e7e7      	b.n	800df7a <__mdiff+0xee>
 800dfaa:	bf00      	nop
 800dfac:	0800ee68 	.word	0x0800ee68
 800dfb0:	0800ee8a 	.word	0x0800ee8a

0800dfb4 <__d2b>:
 800dfb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dfb8:	460f      	mov	r7, r1
 800dfba:	2101      	movs	r1, #1
 800dfbc:	ec59 8b10 	vmov	r8, r9, d0
 800dfc0:	4616      	mov	r6, r2
 800dfc2:	f7ff fcd5 	bl	800d970 <_Balloc>
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	b930      	cbnz	r0, 800dfd8 <__d2b+0x24>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	4b23      	ldr	r3, [pc, #140]	@ (800e05c <__d2b+0xa8>)
 800dfce:	4824      	ldr	r0, [pc, #144]	@ (800e060 <__d2b+0xac>)
 800dfd0:	f240 310f 	movw	r1, #783	@ 0x30f
 800dfd4:	f000 fa30 	bl	800e438 <__assert_func>
 800dfd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dfdc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dfe0:	b10d      	cbz	r5, 800dfe6 <__d2b+0x32>
 800dfe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dfe6:	9301      	str	r3, [sp, #4]
 800dfe8:	f1b8 0300 	subs.w	r3, r8, #0
 800dfec:	d023      	beq.n	800e036 <__d2b+0x82>
 800dfee:	4668      	mov	r0, sp
 800dff0:	9300      	str	r3, [sp, #0]
 800dff2:	f7ff fd84 	bl	800dafe <__lo0bits>
 800dff6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dffa:	b1d0      	cbz	r0, 800e032 <__d2b+0x7e>
 800dffc:	f1c0 0320 	rsb	r3, r0, #32
 800e000:	fa02 f303 	lsl.w	r3, r2, r3
 800e004:	430b      	orrs	r3, r1
 800e006:	40c2      	lsrs	r2, r0
 800e008:	6163      	str	r3, [r4, #20]
 800e00a:	9201      	str	r2, [sp, #4]
 800e00c:	9b01      	ldr	r3, [sp, #4]
 800e00e:	61a3      	str	r3, [r4, #24]
 800e010:	2b00      	cmp	r3, #0
 800e012:	bf0c      	ite	eq
 800e014:	2201      	moveq	r2, #1
 800e016:	2202      	movne	r2, #2
 800e018:	6122      	str	r2, [r4, #16]
 800e01a:	b1a5      	cbz	r5, 800e046 <__d2b+0x92>
 800e01c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e020:	4405      	add	r5, r0
 800e022:	603d      	str	r5, [r7, #0]
 800e024:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e028:	6030      	str	r0, [r6, #0]
 800e02a:	4620      	mov	r0, r4
 800e02c:	b003      	add	sp, #12
 800e02e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e032:	6161      	str	r1, [r4, #20]
 800e034:	e7ea      	b.n	800e00c <__d2b+0x58>
 800e036:	a801      	add	r0, sp, #4
 800e038:	f7ff fd61 	bl	800dafe <__lo0bits>
 800e03c:	9b01      	ldr	r3, [sp, #4]
 800e03e:	6163      	str	r3, [r4, #20]
 800e040:	3020      	adds	r0, #32
 800e042:	2201      	movs	r2, #1
 800e044:	e7e8      	b.n	800e018 <__d2b+0x64>
 800e046:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e04a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e04e:	6038      	str	r0, [r7, #0]
 800e050:	6918      	ldr	r0, [r3, #16]
 800e052:	f7ff fd35 	bl	800dac0 <__hi0bits>
 800e056:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e05a:	e7e5      	b.n	800e028 <__d2b+0x74>
 800e05c:	0800ee68 	.word	0x0800ee68
 800e060:	0800ee8a 	.word	0x0800ee8a

0800e064 <__sread>:
 800e064:	b510      	push	{r4, lr}
 800e066:	460c      	mov	r4, r1
 800e068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e06c:	f000 f99e 	bl	800e3ac <_read_r>
 800e070:	2800      	cmp	r0, #0
 800e072:	bfab      	itete	ge
 800e074:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e076:	89a3      	ldrhlt	r3, [r4, #12]
 800e078:	181b      	addge	r3, r3, r0
 800e07a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e07e:	bfac      	ite	ge
 800e080:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e082:	81a3      	strhlt	r3, [r4, #12]
 800e084:	bd10      	pop	{r4, pc}

0800e086 <__swrite>:
 800e086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e08a:	461f      	mov	r7, r3
 800e08c:	898b      	ldrh	r3, [r1, #12]
 800e08e:	05db      	lsls	r3, r3, #23
 800e090:	4605      	mov	r5, r0
 800e092:	460c      	mov	r4, r1
 800e094:	4616      	mov	r6, r2
 800e096:	d505      	bpl.n	800e0a4 <__swrite+0x1e>
 800e098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e09c:	2302      	movs	r3, #2
 800e09e:	2200      	movs	r2, #0
 800e0a0:	f000 f972 	bl	800e388 <_lseek_r>
 800e0a4:	89a3      	ldrh	r3, [r4, #12]
 800e0a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e0ae:	81a3      	strh	r3, [r4, #12]
 800e0b0:	4632      	mov	r2, r6
 800e0b2:	463b      	mov	r3, r7
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ba:	f000 b989 	b.w	800e3d0 <_write_r>

0800e0be <__sseek>:
 800e0be:	b510      	push	{r4, lr}
 800e0c0:	460c      	mov	r4, r1
 800e0c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0c6:	f000 f95f 	bl	800e388 <_lseek_r>
 800e0ca:	1c43      	adds	r3, r0, #1
 800e0cc:	89a3      	ldrh	r3, [r4, #12]
 800e0ce:	bf15      	itete	ne
 800e0d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e0d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e0d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e0da:	81a3      	strheq	r3, [r4, #12]
 800e0dc:	bf18      	it	ne
 800e0de:	81a3      	strhne	r3, [r4, #12]
 800e0e0:	bd10      	pop	{r4, pc}

0800e0e2 <__sclose>:
 800e0e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0e6:	f000 b985 	b.w	800e3f4 <_close_r>

0800e0ea <_realloc_r>:
 800e0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ee:	4607      	mov	r7, r0
 800e0f0:	4614      	mov	r4, r2
 800e0f2:	460d      	mov	r5, r1
 800e0f4:	b921      	cbnz	r1, 800e100 <_realloc_r+0x16>
 800e0f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0fa:	4611      	mov	r1, r2
 800e0fc:	f7fd be4c 	b.w	800bd98 <_malloc_r>
 800e100:	b92a      	cbnz	r2, 800e10e <_realloc_r+0x24>
 800e102:	f7ff f8a5 	bl	800d250 <_free_r>
 800e106:	4625      	mov	r5, r4
 800e108:	4628      	mov	r0, r5
 800e10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e10e:	f000 f9d7 	bl	800e4c0 <_malloc_usable_size_r>
 800e112:	4284      	cmp	r4, r0
 800e114:	4606      	mov	r6, r0
 800e116:	d802      	bhi.n	800e11e <_realloc_r+0x34>
 800e118:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e11c:	d8f4      	bhi.n	800e108 <_realloc_r+0x1e>
 800e11e:	4621      	mov	r1, r4
 800e120:	4638      	mov	r0, r7
 800e122:	f7fd fe39 	bl	800bd98 <_malloc_r>
 800e126:	4680      	mov	r8, r0
 800e128:	b908      	cbnz	r0, 800e12e <_realloc_r+0x44>
 800e12a:	4645      	mov	r5, r8
 800e12c:	e7ec      	b.n	800e108 <_realloc_r+0x1e>
 800e12e:	42b4      	cmp	r4, r6
 800e130:	4622      	mov	r2, r4
 800e132:	4629      	mov	r1, r5
 800e134:	bf28      	it	cs
 800e136:	4632      	movcs	r2, r6
 800e138:	f7fe fa22 	bl	800c580 <memcpy>
 800e13c:	4629      	mov	r1, r5
 800e13e:	4638      	mov	r0, r7
 800e140:	f7ff f886 	bl	800d250 <_free_r>
 800e144:	e7f1      	b.n	800e12a <_realloc_r+0x40>

0800e146 <__swbuf_r>:
 800e146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e148:	460e      	mov	r6, r1
 800e14a:	4614      	mov	r4, r2
 800e14c:	4605      	mov	r5, r0
 800e14e:	b118      	cbz	r0, 800e158 <__swbuf_r+0x12>
 800e150:	6a03      	ldr	r3, [r0, #32]
 800e152:	b90b      	cbnz	r3, 800e158 <__swbuf_r+0x12>
 800e154:	f7fe f91c 	bl	800c390 <__sinit>
 800e158:	69a3      	ldr	r3, [r4, #24]
 800e15a:	60a3      	str	r3, [r4, #8]
 800e15c:	89a3      	ldrh	r3, [r4, #12]
 800e15e:	071a      	lsls	r2, r3, #28
 800e160:	d501      	bpl.n	800e166 <__swbuf_r+0x20>
 800e162:	6923      	ldr	r3, [r4, #16]
 800e164:	b943      	cbnz	r3, 800e178 <__swbuf_r+0x32>
 800e166:	4621      	mov	r1, r4
 800e168:	4628      	mov	r0, r5
 800e16a:	f000 f82b 	bl	800e1c4 <__swsetup_r>
 800e16e:	b118      	cbz	r0, 800e178 <__swbuf_r+0x32>
 800e170:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e174:	4638      	mov	r0, r7
 800e176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e178:	6823      	ldr	r3, [r4, #0]
 800e17a:	6922      	ldr	r2, [r4, #16]
 800e17c:	1a98      	subs	r0, r3, r2
 800e17e:	6963      	ldr	r3, [r4, #20]
 800e180:	b2f6      	uxtb	r6, r6
 800e182:	4283      	cmp	r3, r0
 800e184:	4637      	mov	r7, r6
 800e186:	dc05      	bgt.n	800e194 <__swbuf_r+0x4e>
 800e188:	4621      	mov	r1, r4
 800e18a:	4628      	mov	r0, r5
 800e18c:	f7ff fbc8 	bl	800d920 <_fflush_r>
 800e190:	2800      	cmp	r0, #0
 800e192:	d1ed      	bne.n	800e170 <__swbuf_r+0x2a>
 800e194:	68a3      	ldr	r3, [r4, #8]
 800e196:	3b01      	subs	r3, #1
 800e198:	60a3      	str	r3, [r4, #8]
 800e19a:	6823      	ldr	r3, [r4, #0]
 800e19c:	1c5a      	adds	r2, r3, #1
 800e19e:	6022      	str	r2, [r4, #0]
 800e1a0:	701e      	strb	r6, [r3, #0]
 800e1a2:	6962      	ldr	r2, [r4, #20]
 800e1a4:	1c43      	adds	r3, r0, #1
 800e1a6:	429a      	cmp	r2, r3
 800e1a8:	d004      	beq.n	800e1b4 <__swbuf_r+0x6e>
 800e1aa:	89a3      	ldrh	r3, [r4, #12]
 800e1ac:	07db      	lsls	r3, r3, #31
 800e1ae:	d5e1      	bpl.n	800e174 <__swbuf_r+0x2e>
 800e1b0:	2e0a      	cmp	r6, #10
 800e1b2:	d1df      	bne.n	800e174 <__swbuf_r+0x2e>
 800e1b4:	4621      	mov	r1, r4
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	f7ff fbb2 	bl	800d920 <_fflush_r>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	d0d9      	beq.n	800e174 <__swbuf_r+0x2e>
 800e1c0:	e7d6      	b.n	800e170 <__swbuf_r+0x2a>
	...

0800e1c4 <__swsetup_r>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4b29      	ldr	r3, [pc, #164]	@ (800e26c <__swsetup_r+0xa8>)
 800e1c8:	4605      	mov	r5, r0
 800e1ca:	6818      	ldr	r0, [r3, #0]
 800e1cc:	460c      	mov	r4, r1
 800e1ce:	b118      	cbz	r0, 800e1d8 <__swsetup_r+0x14>
 800e1d0:	6a03      	ldr	r3, [r0, #32]
 800e1d2:	b90b      	cbnz	r3, 800e1d8 <__swsetup_r+0x14>
 800e1d4:	f7fe f8dc 	bl	800c390 <__sinit>
 800e1d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1dc:	0719      	lsls	r1, r3, #28
 800e1de:	d422      	bmi.n	800e226 <__swsetup_r+0x62>
 800e1e0:	06da      	lsls	r2, r3, #27
 800e1e2:	d407      	bmi.n	800e1f4 <__swsetup_r+0x30>
 800e1e4:	2209      	movs	r2, #9
 800e1e6:	602a      	str	r2, [r5, #0]
 800e1e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1ec:	81a3      	strh	r3, [r4, #12]
 800e1ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e1f2:	e033      	b.n	800e25c <__swsetup_r+0x98>
 800e1f4:	0758      	lsls	r0, r3, #29
 800e1f6:	d512      	bpl.n	800e21e <__swsetup_r+0x5a>
 800e1f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1fa:	b141      	cbz	r1, 800e20e <__swsetup_r+0x4a>
 800e1fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e200:	4299      	cmp	r1, r3
 800e202:	d002      	beq.n	800e20a <__swsetup_r+0x46>
 800e204:	4628      	mov	r0, r5
 800e206:	f7ff f823 	bl	800d250 <_free_r>
 800e20a:	2300      	movs	r3, #0
 800e20c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e20e:	89a3      	ldrh	r3, [r4, #12]
 800e210:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e214:	81a3      	strh	r3, [r4, #12]
 800e216:	2300      	movs	r3, #0
 800e218:	6063      	str	r3, [r4, #4]
 800e21a:	6923      	ldr	r3, [r4, #16]
 800e21c:	6023      	str	r3, [r4, #0]
 800e21e:	89a3      	ldrh	r3, [r4, #12]
 800e220:	f043 0308 	orr.w	r3, r3, #8
 800e224:	81a3      	strh	r3, [r4, #12]
 800e226:	6923      	ldr	r3, [r4, #16]
 800e228:	b94b      	cbnz	r3, 800e23e <__swsetup_r+0x7a>
 800e22a:	89a3      	ldrh	r3, [r4, #12]
 800e22c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e234:	d003      	beq.n	800e23e <__swsetup_r+0x7a>
 800e236:	4621      	mov	r1, r4
 800e238:	4628      	mov	r0, r5
 800e23a:	f000 f83f 	bl	800e2bc <__smakebuf_r>
 800e23e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e242:	f013 0201 	ands.w	r2, r3, #1
 800e246:	d00a      	beq.n	800e25e <__swsetup_r+0x9a>
 800e248:	2200      	movs	r2, #0
 800e24a:	60a2      	str	r2, [r4, #8]
 800e24c:	6962      	ldr	r2, [r4, #20]
 800e24e:	4252      	negs	r2, r2
 800e250:	61a2      	str	r2, [r4, #24]
 800e252:	6922      	ldr	r2, [r4, #16]
 800e254:	b942      	cbnz	r2, 800e268 <__swsetup_r+0xa4>
 800e256:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e25a:	d1c5      	bne.n	800e1e8 <__swsetup_r+0x24>
 800e25c:	bd38      	pop	{r3, r4, r5, pc}
 800e25e:	0799      	lsls	r1, r3, #30
 800e260:	bf58      	it	pl
 800e262:	6962      	ldrpl	r2, [r4, #20]
 800e264:	60a2      	str	r2, [r4, #8]
 800e266:	e7f4      	b.n	800e252 <__swsetup_r+0x8e>
 800e268:	2000      	movs	r0, #0
 800e26a:	e7f7      	b.n	800e25c <__swsetup_r+0x98>
 800e26c:	200002d8 	.word	0x200002d8

0800e270 <__swhatbuf_r>:
 800e270:	b570      	push	{r4, r5, r6, lr}
 800e272:	460c      	mov	r4, r1
 800e274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e278:	2900      	cmp	r1, #0
 800e27a:	b096      	sub	sp, #88	@ 0x58
 800e27c:	4615      	mov	r5, r2
 800e27e:	461e      	mov	r6, r3
 800e280:	da0d      	bge.n	800e29e <__swhatbuf_r+0x2e>
 800e282:	89a3      	ldrh	r3, [r4, #12]
 800e284:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e288:	f04f 0100 	mov.w	r1, #0
 800e28c:	bf14      	ite	ne
 800e28e:	2340      	movne	r3, #64	@ 0x40
 800e290:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e294:	2000      	movs	r0, #0
 800e296:	6031      	str	r1, [r6, #0]
 800e298:	602b      	str	r3, [r5, #0]
 800e29a:	b016      	add	sp, #88	@ 0x58
 800e29c:	bd70      	pop	{r4, r5, r6, pc}
 800e29e:	466a      	mov	r2, sp
 800e2a0:	f000 f8b8 	bl	800e414 <_fstat_r>
 800e2a4:	2800      	cmp	r0, #0
 800e2a6:	dbec      	blt.n	800e282 <__swhatbuf_r+0x12>
 800e2a8:	9901      	ldr	r1, [sp, #4]
 800e2aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e2ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e2b2:	4259      	negs	r1, r3
 800e2b4:	4159      	adcs	r1, r3
 800e2b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2ba:	e7eb      	b.n	800e294 <__swhatbuf_r+0x24>

0800e2bc <__smakebuf_r>:
 800e2bc:	898b      	ldrh	r3, [r1, #12]
 800e2be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2c0:	079d      	lsls	r5, r3, #30
 800e2c2:	4606      	mov	r6, r0
 800e2c4:	460c      	mov	r4, r1
 800e2c6:	d507      	bpl.n	800e2d8 <__smakebuf_r+0x1c>
 800e2c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e2cc:	6023      	str	r3, [r4, #0]
 800e2ce:	6123      	str	r3, [r4, #16]
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	6163      	str	r3, [r4, #20]
 800e2d4:	b003      	add	sp, #12
 800e2d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2d8:	ab01      	add	r3, sp, #4
 800e2da:	466a      	mov	r2, sp
 800e2dc:	f7ff ffc8 	bl	800e270 <__swhatbuf_r>
 800e2e0:	9f00      	ldr	r7, [sp, #0]
 800e2e2:	4605      	mov	r5, r0
 800e2e4:	4639      	mov	r1, r7
 800e2e6:	4630      	mov	r0, r6
 800e2e8:	f7fd fd56 	bl	800bd98 <_malloc_r>
 800e2ec:	b948      	cbnz	r0, 800e302 <__smakebuf_r+0x46>
 800e2ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2f2:	059a      	lsls	r2, r3, #22
 800e2f4:	d4ee      	bmi.n	800e2d4 <__smakebuf_r+0x18>
 800e2f6:	f023 0303 	bic.w	r3, r3, #3
 800e2fa:	f043 0302 	orr.w	r3, r3, #2
 800e2fe:	81a3      	strh	r3, [r4, #12]
 800e300:	e7e2      	b.n	800e2c8 <__smakebuf_r+0xc>
 800e302:	89a3      	ldrh	r3, [r4, #12]
 800e304:	6020      	str	r0, [r4, #0]
 800e306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e30a:	81a3      	strh	r3, [r4, #12]
 800e30c:	9b01      	ldr	r3, [sp, #4]
 800e30e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e312:	b15b      	cbz	r3, 800e32c <__smakebuf_r+0x70>
 800e314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e318:	4630      	mov	r0, r6
 800e31a:	f000 f825 	bl	800e368 <_isatty_r>
 800e31e:	b128      	cbz	r0, 800e32c <__smakebuf_r+0x70>
 800e320:	89a3      	ldrh	r3, [r4, #12]
 800e322:	f023 0303 	bic.w	r3, r3, #3
 800e326:	f043 0301 	orr.w	r3, r3, #1
 800e32a:	81a3      	strh	r3, [r4, #12]
 800e32c:	89a3      	ldrh	r3, [r4, #12]
 800e32e:	431d      	orrs	r5, r3
 800e330:	81a5      	strh	r5, [r4, #12]
 800e332:	e7cf      	b.n	800e2d4 <__smakebuf_r+0x18>

0800e334 <memmove>:
 800e334:	4288      	cmp	r0, r1
 800e336:	b510      	push	{r4, lr}
 800e338:	eb01 0402 	add.w	r4, r1, r2
 800e33c:	d902      	bls.n	800e344 <memmove+0x10>
 800e33e:	4284      	cmp	r4, r0
 800e340:	4623      	mov	r3, r4
 800e342:	d807      	bhi.n	800e354 <memmove+0x20>
 800e344:	1e43      	subs	r3, r0, #1
 800e346:	42a1      	cmp	r1, r4
 800e348:	d008      	beq.n	800e35c <memmove+0x28>
 800e34a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e34e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e352:	e7f8      	b.n	800e346 <memmove+0x12>
 800e354:	4402      	add	r2, r0
 800e356:	4601      	mov	r1, r0
 800e358:	428a      	cmp	r2, r1
 800e35a:	d100      	bne.n	800e35e <memmove+0x2a>
 800e35c:	bd10      	pop	{r4, pc}
 800e35e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e366:	e7f7      	b.n	800e358 <memmove+0x24>

0800e368 <_isatty_r>:
 800e368:	b538      	push	{r3, r4, r5, lr}
 800e36a:	4d06      	ldr	r5, [pc, #24]	@ (800e384 <_isatty_r+0x1c>)
 800e36c:	2300      	movs	r3, #0
 800e36e:	4604      	mov	r4, r0
 800e370:	4608      	mov	r0, r1
 800e372:	602b      	str	r3, [r5, #0]
 800e374:	f7f4 f946 	bl	8002604 <_isatty>
 800e378:	1c43      	adds	r3, r0, #1
 800e37a:	d102      	bne.n	800e382 <_isatty_r+0x1a>
 800e37c:	682b      	ldr	r3, [r5, #0]
 800e37e:	b103      	cbz	r3, 800e382 <_isatty_r+0x1a>
 800e380:	6023      	str	r3, [r4, #0]
 800e382:	bd38      	pop	{r3, r4, r5, pc}
 800e384:	2000136c 	.word	0x2000136c

0800e388 <_lseek_r>:
 800e388:	b538      	push	{r3, r4, r5, lr}
 800e38a:	4d07      	ldr	r5, [pc, #28]	@ (800e3a8 <_lseek_r+0x20>)
 800e38c:	4604      	mov	r4, r0
 800e38e:	4608      	mov	r0, r1
 800e390:	4611      	mov	r1, r2
 800e392:	2200      	movs	r2, #0
 800e394:	602a      	str	r2, [r5, #0]
 800e396:	461a      	mov	r2, r3
 800e398:	f7f4 f93f 	bl	800261a <_lseek>
 800e39c:	1c43      	adds	r3, r0, #1
 800e39e:	d102      	bne.n	800e3a6 <_lseek_r+0x1e>
 800e3a0:	682b      	ldr	r3, [r5, #0]
 800e3a2:	b103      	cbz	r3, 800e3a6 <_lseek_r+0x1e>
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	bd38      	pop	{r3, r4, r5, pc}
 800e3a8:	2000136c 	.word	0x2000136c

0800e3ac <_read_r>:
 800e3ac:	b538      	push	{r3, r4, r5, lr}
 800e3ae:	4d07      	ldr	r5, [pc, #28]	@ (800e3cc <_read_r+0x20>)
 800e3b0:	4604      	mov	r4, r0
 800e3b2:	4608      	mov	r0, r1
 800e3b4:	4611      	mov	r1, r2
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	602a      	str	r2, [r5, #0]
 800e3ba:	461a      	mov	r2, r3
 800e3bc:	f7f4 f8e9 	bl	8002592 <_read>
 800e3c0:	1c43      	adds	r3, r0, #1
 800e3c2:	d102      	bne.n	800e3ca <_read_r+0x1e>
 800e3c4:	682b      	ldr	r3, [r5, #0]
 800e3c6:	b103      	cbz	r3, 800e3ca <_read_r+0x1e>
 800e3c8:	6023      	str	r3, [r4, #0]
 800e3ca:	bd38      	pop	{r3, r4, r5, pc}
 800e3cc:	2000136c 	.word	0x2000136c

0800e3d0 <_write_r>:
 800e3d0:	b538      	push	{r3, r4, r5, lr}
 800e3d2:	4d07      	ldr	r5, [pc, #28]	@ (800e3f0 <_write_r+0x20>)
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	4608      	mov	r0, r1
 800e3d8:	4611      	mov	r1, r2
 800e3da:	2200      	movs	r2, #0
 800e3dc:	602a      	str	r2, [r5, #0]
 800e3de:	461a      	mov	r2, r3
 800e3e0:	f7f3 f98c 	bl	80016fc <_write>
 800e3e4:	1c43      	adds	r3, r0, #1
 800e3e6:	d102      	bne.n	800e3ee <_write_r+0x1e>
 800e3e8:	682b      	ldr	r3, [r5, #0]
 800e3ea:	b103      	cbz	r3, 800e3ee <_write_r+0x1e>
 800e3ec:	6023      	str	r3, [r4, #0]
 800e3ee:	bd38      	pop	{r3, r4, r5, pc}
 800e3f0:	2000136c 	.word	0x2000136c

0800e3f4 <_close_r>:
 800e3f4:	b538      	push	{r3, r4, r5, lr}
 800e3f6:	4d06      	ldr	r5, [pc, #24]	@ (800e410 <_close_r+0x1c>)
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	4608      	mov	r0, r1
 800e3fe:	602b      	str	r3, [r5, #0]
 800e400:	f7f4 f8e4 	bl	80025cc <_close>
 800e404:	1c43      	adds	r3, r0, #1
 800e406:	d102      	bne.n	800e40e <_close_r+0x1a>
 800e408:	682b      	ldr	r3, [r5, #0]
 800e40a:	b103      	cbz	r3, 800e40e <_close_r+0x1a>
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	bd38      	pop	{r3, r4, r5, pc}
 800e410:	2000136c 	.word	0x2000136c

0800e414 <_fstat_r>:
 800e414:	b538      	push	{r3, r4, r5, lr}
 800e416:	4d07      	ldr	r5, [pc, #28]	@ (800e434 <_fstat_r+0x20>)
 800e418:	2300      	movs	r3, #0
 800e41a:	4604      	mov	r4, r0
 800e41c:	4608      	mov	r0, r1
 800e41e:	4611      	mov	r1, r2
 800e420:	602b      	str	r3, [r5, #0]
 800e422:	f7f4 f8df 	bl	80025e4 <_fstat>
 800e426:	1c43      	adds	r3, r0, #1
 800e428:	d102      	bne.n	800e430 <_fstat_r+0x1c>
 800e42a:	682b      	ldr	r3, [r5, #0]
 800e42c:	b103      	cbz	r3, 800e430 <_fstat_r+0x1c>
 800e42e:	6023      	str	r3, [r4, #0]
 800e430:	bd38      	pop	{r3, r4, r5, pc}
 800e432:	bf00      	nop
 800e434:	2000136c 	.word	0x2000136c

0800e438 <__assert_func>:
 800e438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e43a:	4614      	mov	r4, r2
 800e43c:	461a      	mov	r2, r3
 800e43e:	4b09      	ldr	r3, [pc, #36]	@ (800e464 <__assert_func+0x2c>)
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	4605      	mov	r5, r0
 800e444:	68d8      	ldr	r0, [r3, #12]
 800e446:	b14c      	cbz	r4, 800e45c <__assert_func+0x24>
 800e448:	4b07      	ldr	r3, [pc, #28]	@ (800e468 <__assert_func+0x30>)
 800e44a:	9100      	str	r1, [sp, #0]
 800e44c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e450:	4906      	ldr	r1, [pc, #24]	@ (800e46c <__assert_func+0x34>)
 800e452:	462b      	mov	r3, r5
 800e454:	f000 f83c 	bl	800e4d0 <fiprintf>
 800e458:	f000 f859 	bl	800e50e <abort>
 800e45c:	4b04      	ldr	r3, [pc, #16]	@ (800e470 <__assert_func+0x38>)
 800e45e:	461c      	mov	r4, r3
 800e460:	e7f3      	b.n	800e44a <__assert_func+0x12>
 800e462:	bf00      	nop
 800e464:	200002d8 	.word	0x200002d8
 800e468:	0800eeed 	.word	0x0800eeed
 800e46c:	0800eefa 	.word	0x0800eefa
 800e470:	0800ef28 	.word	0x0800ef28

0800e474 <_calloc_r>:
 800e474:	b570      	push	{r4, r5, r6, lr}
 800e476:	fba1 5402 	umull	r5, r4, r1, r2
 800e47a:	b934      	cbnz	r4, 800e48a <_calloc_r+0x16>
 800e47c:	4629      	mov	r1, r5
 800e47e:	f7fd fc8b 	bl	800bd98 <_malloc_r>
 800e482:	4606      	mov	r6, r0
 800e484:	b928      	cbnz	r0, 800e492 <_calloc_r+0x1e>
 800e486:	4630      	mov	r0, r6
 800e488:	bd70      	pop	{r4, r5, r6, pc}
 800e48a:	220c      	movs	r2, #12
 800e48c:	6002      	str	r2, [r0, #0]
 800e48e:	2600      	movs	r6, #0
 800e490:	e7f9      	b.n	800e486 <_calloc_r+0x12>
 800e492:	462a      	mov	r2, r5
 800e494:	4621      	mov	r1, r4
 800e496:	f7fe f821 	bl	800c4dc <memset>
 800e49a:	e7f4      	b.n	800e486 <_calloc_r+0x12>

0800e49c <__ascii_mbtowc>:
 800e49c:	b082      	sub	sp, #8
 800e49e:	b901      	cbnz	r1, 800e4a2 <__ascii_mbtowc+0x6>
 800e4a0:	a901      	add	r1, sp, #4
 800e4a2:	b142      	cbz	r2, 800e4b6 <__ascii_mbtowc+0x1a>
 800e4a4:	b14b      	cbz	r3, 800e4ba <__ascii_mbtowc+0x1e>
 800e4a6:	7813      	ldrb	r3, [r2, #0]
 800e4a8:	600b      	str	r3, [r1, #0]
 800e4aa:	7812      	ldrb	r2, [r2, #0]
 800e4ac:	1e10      	subs	r0, r2, #0
 800e4ae:	bf18      	it	ne
 800e4b0:	2001      	movne	r0, #1
 800e4b2:	b002      	add	sp, #8
 800e4b4:	4770      	bx	lr
 800e4b6:	4610      	mov	r0, r2
 800e4b8:	e7fb      	b.n	800e4b2 <__ascii_mbtowc+0x16>
 800e4ba:	f06f 0001 	mvn.w	r0, #1
 800e4be:	e7f8      	b.n	800e4b2 <__ascii_mbtowc+0x16>

0800e4c0 <_malloc_usable_size_r>:
 800e4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4c4:	1f18      	subs	r0, r3, #4
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	bfbc      	itt	lt
 800e4ca:	580b      	ldrlt	r3, [r1, r0]
 800e4cc:	18c0      	addlt	r0, r0, r3
 800e4ce:	4770      	bx	lr

0800e4d0 <fiprintf>:
 800e4d0:	b40e      	push	{r1, r2, r3}
 800e4d2:	b503      	push	{r0, r1, lr}
 800e4d4:	4601      	mov	r1, r0
 800e4d6:	ab03      	add	r3, sp, #12
 800e4d8:	4805      	ldr	r0, [pc, #20]	@ (800e4f0 <fiprintf+0x20>)
 800e4da:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4de:	6800      	ldr	r0, [r0, #0]
 800e4e0:	9301      	str	r3, [sp, #4]
 800e4e2:	f7ff f881 	bl	800d5e8 <_vfiprintf_r>
 800e4e6:	b002      	add	sp, #8
 800e4e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4ec:	b003      	add	sp, #12
 800e4ee:	4770      	bx	lr
 800e4f0:	200002d8 	.word	0x200002d8

0800e4f4 <__ascii_wctomb>:
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	4608      	mov	r0, r1
 800e4f8:	b141      	cbz	r1, 800e50c <__ascii_wctomb+0x18>
 800e4fa:	2aff      	cmp	r2, #255	@ 0xff
 800e4fc:	d904      	bls.n	800e508 <__ascii_wctomb+0x14>
 800e4fe:	228a      	movs	r2, #138	@ 0x8a
 800e500:	601a      	str	r2, [r3, #0]
 800e502:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e506:	4770      	bx	lr
 800e508:	700a      	strb	r2, [r1, #0]
 800e50a:	2001      	movs	r0, #1
 800e50c:	4770      	bx	lr

0800e50e <abort>:
 800e50e:	b508      	push	{r3, lr}
 800e510:	2006      	movs	r0, #6
 800e512:	f000 f82b 	bl	800e56c <raise>
 800e516:	2001      	movs	r0, #1
 800e518:	f7f4 f830 	bl	800257c <_exit>

0800e51c <_raise_r>:
 800e51c:	291f      	cmp	r1, #31
 800e51e:	b538      	push	{r3, r4, r5, lr}
 800e520:	4605      	mov	r5, r0
 800e522:	460c      	mov	r4, r1
 800e524:	d904      	bls.n	800e530 <_raise_r+0x14>
 800e526:	2316      	movs	r3, #22
 800e528:	6003      	str	r3, [r0, #0]
 800e52a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e52e:	bd38      	pop	{r3, r4, r5, pc}
 800e530:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e532:	b112      	cbz	r2, 800e53a <_raise_r+0x1e>
 800e534:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e538:	b94b      	cbnz	r3, 800e54e <_raise_r+0x32>
 800e53a:	4628      	mov	r0, r5
 800e53c:	f000 f830 	bl	800e5a0 <_getpid_r>
 800e540:	4622      	mov	r2, r4
 800e542:	4601      	mov	r1, r0
 800e544:	4628      	mov	r0, r5
 800e546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e54a:	f000 b817 	b.w	800e57c <_kill_r>
 800e54e:	2b01      	cmp	r3, #1
 800e550:	d00a      	beq.n	800e568 <_raise_r+0x4c>
 800e552:	1c59      	adds	r1, r3, #1
 800e554:	d103      	bne.n	800e55e <_raise_r+0x42>
 800e556:	2316      	movs	r3, #22
 800e558:	6003      	str	r3, [r0, #0]
 800e55a:	2001      	movs	r0, #1
 800e55c:	e7e7      	b.n	800e52e <_raise_r+0x12>
 800e55e:	2100      	movs	r1, #0
 800e560:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e564:	4620      	mov	r0, r4
 800e566:	4798      	blx	r3
 800e568:	2000      	movs	r0, #0
 800e56a:	e7e0      	b.n	800e52e <_raise_r+0x12>

0800e56c <raise>:
 800e56c:	4b02      	ldr	r3, [pc, #8]	@ (800e578 <raise+0xc>)
 800e56e:	4601      	mov	r1, r0
 800e570:	6818      	ldr	r0, [r3, #0]
 800e572:	f7ff bfd3 	b.w	800e51c <_raise_r>
 800e576:	bf00      	nop
 800e578:	200002d8 	.word	0x200002d8

0800e57c <_kill_r>:
 800e57c:	b538      	push	{r3, r4, r5, lr}
 800e57e:	4d07      	ldr	r5, [pc, #28]	@ (800e59c <_kill_r+0x20>)
 800e580:	2300      	movs	r3, #0
 800e582:	4604      	mov	r4, r0
 800e584:	4608      	mov	r0, r1
 800e586:	4611      	mov	r1, r2
 800e588:	602b      	str	r3, [r5, #0]
 800e58a:	f7f3 ffe7 	bl	800255c <_kill>
 800e58e:	1c43      	adds	r3, r0, #1
 800e590:	d102      	bne.n	800e598 <_kill_r+0x1c>
 800e592:	682b      	ldr	r3, [r5, #0]
 800e594:	b103      	cbz	r3, 800e598 <_kill_r+0x1c>
 800e596:	6023      	str	r3, [r4, #0]
 800e598:	bd38      	pop	{r3, r4, r5, pc}
 800e59a:	bf00      	nop
 800e59c:	2000136c 	.word	0x2000136c

0800e5a0 <_getpid_r>:
 800e5a0:	f7f3 bfd4 	b.w	800254c <_getpid>

0800e5a4 <_init>:
 800e5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5a6:	bf00      	nop
 800e5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5aa:	bc08      	pop	{r3}
 800e5ac:	469e      	mov	lr, r3
 800e5ae:	4770      	bx	lr

0800e5b0 <_fini>:
 800e5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5b2:	bf00      	nop
 800e5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5b6:	bc08      	pop	{r3}
 800e5b8:	469e      	mov	lr, r3
 800e5ba:	4770      	bx	lr
