{'out': {'CDeps': [[[]]],
         'CLines': [[None]],
         'Clocked': True,
         'DDeps': [['load',
                    'out_reg',
                    'data',
                    'out_reg',
                    'out',
                    'amount',
                    'out_reg',
                    'out',
                    'amount']],
         'DLines': ['11:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b60d8ee90>]}}
