{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port TX_HPD -pg 1 -y 220 -defaultsOSRD
preplace port TX_CLK_P_OUT -pg 1 -y 550 -defaultsOSRD
preplace port TX_CLK_N_OUT -pg 1 -y 570 -defaultsOSRD
preplace port TX_REFCLK_P_IN -pg 1 -y 540 -defaultsOSRD
preplace port TX_REFCLK_N_IN -pg 1 -y 550 -defaultsOSRD
preplace portBus SI5324_RST -pg 1 -y 840 -defaultsOSRD
preplace portBus TX_P_OUT -pg 1 -y 610 -defaultsOSRD
preplace portBus SI5324_LOL -pg 1 -y 560 -defaultsOSRD
preplace portBus TX_N_OUT -pg 1 -y 590 -defaultsOSRD
preplace inst ps8_0_axi_periph_1 -pg 1 -lvl 5 -y 420 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 2 -y 760 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 1 -y 700 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst v_tpg_0 -pg 1 -lvl 6 -y 310 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 7 -y 520 -defaultsOSRD
preplace inst v_hdmi_tx_ss_0 -pg 1 -lvl 7 -y 210 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -y 720 -defaultsOSRD
preplace inst vid_phy_controller_0 -pg 1 -lvl 8 -y 570 -defaultsOSRD
preplace netloc Op1_1 1 0 7 NJ 560 NJ 560 NJ 560 NJ 560 1670J 590 2000J 520 NJ
preplace netloc v_tpg_0_m_axis_video 1 6 1 2360
preplace netloc ps8_0_axi_periph_1_M00_AXI 1 5 1 2000
preplace netloc vid_phy_controller_0_phy_txn_out 1 8 1 NJ
preplace netloc vid_phy_controller_0_vid_phy_status_sb_tx 1 6 3 2400 420 2760J 390 3190
preplace netloc v_hdmi_tx_ss_0_LINK_DATA2_OUT 1 7 1 2770
preplace netloc vid_phy_controller_0_phy_txp_out 1 8 1 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 8 20 130 320 130 750 130 1040 130 1720 130 2020 130 2380 600 2760
preplace netloc ps8_0_axi_periph_1_M01_AXI 1 5 2 N 420 2350J
preplace netloc axi_vdma_0_M_AXI_MM2S 1 2 1 740
preplace netloc vid_phy_controller_0_tx_tmds_clk_n 1 8 1 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 0 5 40 240 NJ 240 NJ 240 NJ 240 1700
preplace netloc util_vector_logic_0_Res 1 7 1 NJ
preplace netloc vid_phy_controller_0_tx_tmds_clk_p 1 8 1 NJ
preplace netloc mgtrefclk1_pad_n_in_1 1 0 8 NJ 550 NJ 550 NJ 550 NJ 550 1680J 600 2030J 590 NJ 590 2790J
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 0 9 40 840 330 530 730J 840 NJ 840 1710 840 2020 840 2390 840 2790 840 NJ
preplace netloc ps8_0_axi_periph_M01_AXI 1 1 1 N
preplace netloc mgtrefclk1_pad_p_in_1 1 0 8 NJ 540 NJ 540 NJ 540 NJ 540 1720J 580 2010J 570 NJ 570 2770J
preplace netloc vid_phy_controller_0_txoutclk 1 6 3 2410 580 2780 750 3180
preplace netloc ps8_0_axi_periph_1_M02_AXI 1 5 3 NJ 440 NJ 440 N
preplace netloc v_hdmi_tx_ss_0_LINK_DATA1_OUT 1 7 1 2780
preplace netloc hpd_1 1 0 7 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 2370J
preplace netloc rst_ps8_0_100M_interconnect_aresetn 1 0 8 30 860 NJ 860 760 860 NJ 860 1700 860 NJ 860 NJ 860 2770
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1050
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 4 3 1690 670 NJ 670 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 4 1 N
preplace netloc v_hdmi_tx_ss_0_LINK_DATA0_OUT 1 7 1 2790
preplace netloc vid_phy_controller_0_tx_video_clk 1 6 3 2420 780 NJ 780 3190
levelinfo -pg 1 0 180 540 900 1360 1860 2190 2590 2990 3210 -top 0 -bot 870
",
}
{
   da_axi4_cnt: "9",
   da_board_cnt: "1",
   da_zynq_ultra_ps_e_cnt: "2",
}