; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_29(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 9, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 2, !dbg !12
  %10 = and i32 %9, 508, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %.frozen = freeze i32 %11, !dbg !14
  %12 = sdiv i32 %.frozen, 768, !dbg !14
  %13 = mul i32 %12, 768, !dbg !15
  %.decomposed = sub i32 %.frozen, %13, !dbg !15
  %14 = sdiv i32 %11, 3072, !dbg !16
  %15 = srem i32 %14, 4, !dbg !17
  %16 = srem i32 %12, 4, !dbg !18
  %17 = sdiv i32 %11, 12288, !dbg !19
  %18 = sext i32 %.decomposed to i64, !dbg !20
  %19 = icmp slt i32 %.decomposed, 256, !dbg !20
  %20 = sext i32 %15 to i64, !dbg !21
  %21 = getelementptr i64, ptr addrspace(1) %0, i64 %20, !dbg !21
  %22 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %21, i1 %19, i1 %19) #1, !dbg !22
  %23 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %21, i1 %19, i1 %19) #1, !dbg !22
  %24 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %21, i1 %19, i1 %19) #1, !dbg !22
  %25 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %21, i1 %19, i1 %19) #1, !dbg !22
  %26 = lshr i64 %22, 62, !dbg !23
  %27 = and i64 %26, 2, !dbg !23
  %28 = add i64 %27, %22, !dbg !23
  %29 = sext i32 %16 to i64, !dbg !24
  %30 = getelementptr i64, ptr addrspace(1) %0, i64 %29, !dbg !24
  %31 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %30, i1 %19, i1 %19) #1, !dbg !25
  %32 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %30, i1 %19, i1 %19) #1, !dbg !25
  %33 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %30, i1 %19, i1 %19) #1, !dbg !25
  %34 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %30, i1 %19, i1 %19) #1, !dbg !25
  %35 = lshr i64 %31, 62, !dbg !26
  %36 = and i64 %35, 2, !dbg !26
  %37 = add i64 %36, %31, !dbg !26
  %38 = shl nsw i32 %17, 10, !dbg !27
  %39 = sext i32 %38 to i64, !dbg !28
  %.idx = shl i64 %37, 10, !dbg !29
  %40 = getelementptr i8, ptr addrspace(1) %1, i64 %.idx, !dbg !29
  %.idx1 = shl i64 %28, 11, !dbg !29
  %41 = getelementptr i8, ptr addrspace(1) %40, i64 %.idx1, !dbg !29
  %42 = getelementptr float, ptr addrspace(1) %41, i64 %39, !dbg !29
  %43 = getelementptr float, ptr addrspace(1) %42, i64 %18, !dbg !29
  %44 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %43, i1 %19, i32 0, i1 %19, i32 0, i1 %19, i32 0, i1 %19, i32 0, i1 %19) #1, !dbg !30
  %45 = extractvalue { i32, i32, i32, i32 } %44, 0, !dbg !30
  %46 = extractvalue { i32, i32, i32, i32 } %44, 1, !dbg !30
  %47 = extractvalue { i32, i32, i32, i32 } %44, 2, !dbg !30
  %48 = extractvalue { i32, i32, i32, i32 } %44, 3, !dbg !30
  %49 = bitcast i32 %45 to float, !dbg !30
  %50 = bitcast i32 %46 to float, !dbg !30
  %51 = bitcast i32 %47 to float, !dbg !30
  %52 = bitcast i32 %48 to float, !dbg !30
  %53 = fcmp ogt float %49, 0.000000e+00, !dbg !31
  %54 = fcmp ogt float %50, 0.000000e+00, !dbg !31
  %55 = fcmp ogt float %51, 0.000000e+00, !dbg !31
  %56 = fcmp ogt float %52, 0.000000e+00, !dbg !31
  %57 = fmul float %49, 0x3FB99999A0000000, !dbg !32
  %58 = fmul float %50, 0x3FB99999A0000000, !dbg !32
  %59 = fmul float %51, 0x3FB99999A0000000, !dbg !32
  %60 = fmul float %52, 0x3FB99999A0000000, !dbg !32
  %61 = select i1 %53, float %49, float %57, !dbg !33
  %62 = select i1 %54, float %50, float %58, !dbg !33
  %63 = select i1 %55, float %51, float %59, !dbg !33
  %64 = select i1 %56, float %52, float %60, !dbg !33
  %65 = icmp sgt i32 %.decomposed, 255, !dbg !34
  %66 = shl nsw i32 %12, 9, !dbg !35
  %67 = add nsw i32 %.decomposed, -256, !dbg !36
  %68 = add nsw i32 %67, %66, !dbg !37
  %69 = sext i32 %68 to i64, !dbg !38
  %70 = getelementptr float, ptr addrspace(1) %2, i64 %69, !dbg !38
  %71 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %70, i1 %65, i32 0, i1 %65, i32 0, i1 %65, i32 0, i1 %65, i32 0, i1 %65) #1, !dbg !39
  %72 = extractvalue { i32, i32, i32, i32 } %71, 0, !dbg !39
  %73 = extractvalue { i32, i32, i32, i32 } %71, 1, !dbg !39
  %74 = extractvalue { i32, i32, i32, i32 } %71, 2, !dbg !39
  %75 = extractvalue { i32, i32, i32, i32 } %71, 3, !dbg !39
  %76 = sext i32 %11 to i64, !dbg !40
  %77 = getelementptr float, ptr addrspace(1) %3, i64 %76, !dbg !40
  %78 = bitcast float %61 to i32, !dbg !41
  %79 = select i1 %19, i32 %78, i32 %72, !dbg !42
  %80 = bitcast float %62 to i32, !dbg !41
  %81 = select i1 %19, i32 %80, i32 %73, !dbg !42
  %82 = bitcast float %63 to i32, !dbg !41
  %83 = select i1 %19, i32 %82, i32 %74, !dbg !42
  %84 = bitcast float %64 to i32, !dbg !41
  %85 = select i1 %19, i32 %84, i32 %75, !dbg !42
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %79, i32 %81, i32 %83, i32 %85, ptr addrspace(1) %77, i1 true) #1, !dbg !41
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdhvhiyf7tk6xpp72wl344hqjvpc7aatdbijsfvv2z3a7gaybcm6.py", directory: "inductor_cache/dh")
!4 = !{ptr @triton_poi_fused_cat_29, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_29, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_29", linkageName: "triton_poi_fused_cat_29", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 26, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 21, scope: !7)
!17 = !DILocation(line: 25, column: 29, scope: !7)
!18 = !DILocation(line: 26, column: 28, scope: !7)
!19 = !DILocation(line: 27, column: 19, scope: !7)
!20 = !DILocation(line: 34, column: 18, scope: !7)
!21 = !DILocation(line: 35, column: 30, scope: !7)
!22 = !DILocation(line: 35, column: 35, scope: !7)
!23 = !DILocation(line: 39, column: 32, scope: !7)
!24 = !DILocation(line: 40, column: 31, scope: !7)
!25 = !DILocation(line: 40, column: 36, scope: !7)
!26 = !DILocation(line: 43, column: 35, scope: !7)
!27 = !DILocation(line: 44, column: 59, scope: !7)
!28 = !DILocation(line: 44, column: 54, scope: !7)
!29 = !DILocation(line: 44, column: 31, scope: !7)
!30 = !DILocation(line: 44, column: 71, scope: !7)
!31 = !DILocation(line: 46, column: 20, scope: !7)
!32 = !DILocation(line: 48, column: 20, scope: !7)
!33 = !DILocation(line: 49, column: 35, scope: !7)
!34 = !DILocation(line: 52, column: 20, scope: !7)
!35 = !DILocation(line: 55, column: 35, scope: !7)
!36 = !DILocation(line: 55, column: 50, scope: !7)
!37 = !DILocation(line: 55, column: 41, scope: !7)
!38 = !DILocation(line: 55, column: 31, scope: !7)
!39 = !DILocation(line: 55, column: 56, scope: !7)
!40 = !DILocation(line: 57, column: 25, scope: !7)
!41 = !DILocation(line: 57, column: 37, scope: !7)
!42 = !DILocation(line: 0, scope: !7)
!43 = !DILocation(line: 57, column: 4, scope: !7)
