Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:32:11.196465] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set SOMADOR signal_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;} -files ../scripts/genus.tcl 
Date:    Mon Apr 07 16:32:11 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673628KB)
PID:     853717
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[16:32:11.253352] Periodic Lic check successful
[16:32:11.253363] Feature usage summary:
[16:32:11.253363] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> set SOMADOR signal_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;
#@ Processing -files option
@genus:root: 2> source ../scripts/genus.tcl
#@ Begin verbose source ../scripts/genus.tcl
@file(genus.tcl) 1: set DESIGNDIR /home/gme/guilherme.manske/TCC_inovame
@file(genus.tcl) 2: set TECHDIR   /home/gme/guilherme.manske/sky130_workspace
@file(genus.tcl) 3: set_db init_lib_search_path $TECHDIR/libs.ref/sky130_fd_sc_hd/lib
  Setting attribute of root '/': 'init_lib_search_path' = /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lib
@file(genus.tcl) 4: set_db init_hdl_search_path $DESIGNDIR/rtl
  Setting attribute of root '/': 'init_hdl_search_path' = /home/gme/guilherme.manske/TCC_inovame/rtl
@file(genus.tcl) 5: read_libs { sky130_fd_sc_hd__tt_025C_1v80.lib }

  Message Summary for Library sky130_fd_sc_hd__tt_025C_1v80.lib:
  **************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 11
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus.tcl) 7: read_physical -lef { \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef   \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef \
}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probe_p_8' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probec_p_8' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd2_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvpwrvgnd_1 cannot be found in library.
@file(genus.tcl) 14: read_hdl -sv {componentes/full_adder.sv \
 componentes/generate_i.sv \
 componentes/propagate_i.sv \
 componentes/generate_ij.sv \
 componentes/propagate_ij.sv \
 componentes/bolinha.sv \
 componentes/carry_output.sv \
 componentes/carry.sv \
 componentes/soutput.sv \
 componentes/cla4x3.sv \
 componentes/cla4x3_2.sv \
 componentes/skip4.sv \
 componentes/bypass8.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_8bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_16bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_32bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder.sv \
 somadores/normais/carry_select/carry_select_adder.sv \
 somadores/normais/carry_select/carry_select_adder_8888_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46688_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46814_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_56678_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_66668_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_68810_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_461012_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_661010_32bits.sv \
 somadores/normais/signal/signal_32bits.sv \
 somadores/normais/carry_bypass/carry_bypass8_32bits.sv \
 somadores/normais/carry_increment/carry_increment_32bits.sv \
 somadores/normais/carry_skip/carry_skip4_32bits.sv \
 somadores/ppas/kogge_stone_32bits.sv \
 somadores/ppas/brent_kung_32bits.sv \
 somadores/ppas/sklansky_32bits.sv \
 somadores/ppas/ladner_fischer_32bits.sv \
 somadores/ppas/han_carlson_32bits.sv \
 somadores/clas/cla_16bits.sv \
 somadores/clas/cla_32bits.sv}
@file(genus.tcl) 68: elaborate $SOMADOR
  Libraries have 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'signal_32bits' from file '/home/gme/guilherme.manske/TCC_inovame/rtl/somadores/normais/signal/signal_32bits.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'signal_32bits'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: signal_32bits, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: signal_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: signal_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: signal_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus.tcl) 70: check_design -unresolved > check.txt

@file(genus.tcl) 71: read_sdc ../constraints/constraints.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus.tcl) 82: set_db syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus.tcl) 84: set_db syn_map_effort $MAP_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus.tcl) 85: set_db syn_opt_effort $OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(genus.tcl) 86: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 92: syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in signal_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: signal_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist signal_32bits)...
Running DP early redundancy removal
Completed DP early redundancy removal on signal_32bits (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist signal_32bits).
qor: dump_pre_qor for signal_32bits (ptr: 0x7f203601e080,pid: 853717)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'signal_32bits' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: signal_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: signal_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside signal_32bits = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside signal_32bits = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.007s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: signal_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.01 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'signal_32bits'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'signal_32bits'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in signal_32bits: area: 4601191170 ,dp = 2 mux = 0  ctl_case = 0  decode = 0  sg = slow         worst_clk_period: -1.0000 
    wns: 10982  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  213350  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = fast         worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_slow    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in signal_32bits: area: 3338284170 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in signal_32bits: area: 3325655100 ,dp = 1 mux = 0  ctl_case = 0  decode = 0  sg = very_fast    worst_clk_period: -1.0000 
    wns: 2740  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43477  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3325655100.  Fastest config wns;  2740
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       4601191170         3325655100         3325655100         3325655100         3325655100         3325655100         3325655100         3338284170  
##>            WNS         -1098.20            -274.00            -274.00            -274.00            -274.00            -274.00            -274.00            -274.00  
##>            TNS           213350              43477              43477              43477              43477              43477              43477              43477  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             4601191170 (       )    107373084.20 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             4601191170 (  +0.00)    107373084.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             4601191170 (  +0.00)    214748364.70 (+107375280.50)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 ( -27.72)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3325655100 ( -27.72)    214748364.70 (+107375280.50)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             3325655100 (  +0.00)     -274.00 (-214748638.70)      43477 (   43477)                    0 (  +0.00)              
##>                                  END             3325655100 (  +0.00)     -274.00 (   +0.00)      43477 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'signal_32bits'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: signal_32bits, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: signal_32bits, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: signal_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: signal_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: signal_32bits, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: signal_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.01 | 
| hlo_timing_reorder |       0 |       0 |        0.00 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                                                                Message Text                                                                |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-372 |Info   |    1|Bitwidth mismatch in assignment.                                                                                                            |
|         |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL|
|         |       |     | as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly |
|         |       |     | assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.         |
|CWD-19   |Info   |   12|An implementation was inferred.                                                                                                             |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                                                                                                                  |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                                                                                                             |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.                                                                                                       |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.                                                                                                  |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                                                                                                               |
|ELAB-1   |Info   |    1|Elaborating Design.                                                                                                                         |
|ELAB-3   |Info   |    1|Done Elaborating Design.                                                                                                                    |
|LBR-9    |Warning|   24|Library cell has no output pins defined.                                                                                                    |
|         |       |     |Add the missing output pin(s)                                                                                                               |
|         |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not   |
|         |       |     | have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked  |
|         |       |     | to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you |
|         |       |     | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for|
|         |       |     | the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)       |
|         |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                         |
|LBR-40   |Info   |   11|An unsupported construct was detected in this library.                                                                                      |
|         |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                           |
|LBR-81   |Warning|   12|Non-monotonic wireload model found.                                                                                                         |
|         |       |     |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a     |
|         |       |     | monotonic shape.                                                                                                                           |
|LBR-155  |Info   |  134|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                    |
|         |       |     |The 'timing_sense' attribute will be respected.                                                                                             |
|LBR-161  |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                  |
|LBR-162  |Info   |   67|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                     |
|         |       |     |Setting the 'timing_sense' to non_unate.                                                                                                    |
|LBR-412  |Info   |    1|Created nominal operating condition.                                                                                                        |
|         |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                            |
|         |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                |
|PHYS-12  |Warning|    3|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for    |
|         |       |     | layers, etc.                                                                                                                               |
|         |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.   |
|PHYS-13  |Warning|    1|The value of the wire parameter is too big.                                                                                                 |
|         |       |     |Check the consistency of the specified wire parameter.                                                                                      |
|PHYS-129 |Info   |   25|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                            |
|         |       |     |If this is the expected behavior, this message can be ignored.                                                                              |
|PHYS-279 |Warning|    9|Physical cell not defined in library.                                                                                                       |
|         |       |     |Ensure that the proper library files are available and have been imported.                                                                  |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                |
|PHYS-2381|Warning|    2|Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file.                                             |
|         |       |     |This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property. |
|SYNTH-1  |Info   |    1|Synthesizing.                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:   -40 ps
Target path end-point (Port: signal_32bits/S[17])

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.0886449999999996
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'signal_32bits' to generic gates.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus.tcl) 93: write_hdl > outputs/rca_generic.v
@file(genus.tcl) 94: syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Mapping ChipWare ICG instances in signal_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'signal_32bits' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:   -23 ps
Target path end-point (Port: signal_32bits/S[18])

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 7420     -336  B[1] --> S[23]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default               -23     -336     -26%     1180 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -336 ps
Target path end-point (Port: signal_32bits/S[23])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------
|   Id   |Sev |Count|                 Message Text                 |
--------------------------------------------------------------------
|PA-7    |Info|    2|Resetting power analysis results.             |
|        |    |     |All computed switching activities are removed.|
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.  |
|SYNTH-2 |Info|    1|Done synthesizing.                            |
|SYNTH-4 |Info|    1|Mapping.                                      |
--------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                5682     -330  B[24] --> S[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default              -336     -330      +0%     1180 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.249434000000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  33.0( 42.9) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  67.0( 57.1) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/signal_32bits/fv_map.fv.json' for netlist 'fv/signal_32bits/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/signal_32bits/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9991139999999987
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  28.5( 37.5) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  57.9( 50.0) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  13.6( 12.5) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0009550000000011494
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  28.5( 37.5) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  57.9( 50.0) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  13.6( 12.5) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:signal_32bits ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  28.5( 37.5) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  57.9( 50.0) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  13.6( 12.5) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5682     -330     -7282         0        0
            Path: B[24] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 5682     -330     -7282         0        0
            Path: B[24] --> S[31]
 incr_delay                 5811     -266     -6784         0        0
            Path: A[15] --> S[31]
 incr_delay                 5795     -256     -6621         0        0
            Path: A[15] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       106  (       33 /       33 )  0.06
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        43  (        0 /        0 )  0.00
    plc_st_fence        43  (        0 /        0 )  0.00
        plc_star        43  (        0 /        0 )  0.00
      plc_laf_st        43  (        0 /        0 )  0.00
 plc_laf_st_fence        43  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        58  (       11 /       15 )  0.03
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
        mb_split        43  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   5795     -256     -6621         0        0
            Path: A[15] --> S[31]
 incr_tns                   5893     -247     -5342         0        0
            Path: A[15] --> S[21]
 incr_tns                   5893     -247     -5342         0        0
            Path: A[15] --> S[21]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       234  (       41 /       54 )  0.14
   plc_laf_lo_st       193  (        0 /        0 )  0.00
       plc_lo_st       193  (        0 /        0 )  0.00
            fopt       193  (        0 /        0 )  0.00
       crit_dnsz       230  (       16 /       26 )  0.12
             dup       177  (        1 /        2 )  0.01
        setup_dn       176  (        0 /        0 )  0.00
        mb_split       176  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.00171100000000024
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  28.5( 37.5) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  57.9( 50.0) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  13.6( 12.5) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:20 (Apr07) |  591.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  28.5( 37.5) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:23 (Apr07) |  591.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:04(00:00:04) |  57.9( 50.0) |   16:32:27 (Apr07) |  993.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  13.6( 12.5) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:28 (Apr07) |  993.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       409      3443       591
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       409      3443       591
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       557      2895       993
##>M:Const Prop                         0      -330      7282       557      2895       993
##>M:Cleanup                            0      -247      5342       558      3099       993
##>M:MBCI                               0         -         -       558      3099       993
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'signal_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus.tcl) 95: write_hdl > outputs/rca_map.v
@file(genus.tcl) 97: syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'signal_32bits' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  5893     -247     -5342         0        0
            Path: A[15] --> S[21]
-------------------------------------------------------------------------------
 const_prop                 5893     -247     -5342         0        0
            Path: A[15] --> S[21]
-------------------------------------------------------------------------------
 hi_fo_buf                  5893     -247     -5342         0        0
            Path: A[15] --> S[21]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 5893     -247     -5342         0        0
            Path: A[15] --> S[21]
 incr_delay                 5936     -242     -5433         0        0
            Path: B[11] --> S[20]
 incr_delay                 6036     -227     -5470         0        0
            Path: A[15] --> S[21]
 incr_delay                 6048     -221     -5380         0        0
            Path: A[15] --> S[21]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        93  (       17 /       21 )  0.09
       crit_upsz        63  (        3 /        3 )  0.03
       crit_slew        56  (        0 /        0 )  0.03
        setup_dn        56  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        56  (        0 /        0 )  0.00
    plc_st_fence        56  (        0 /        0 )  0.00
        plc_star        56  (        0 /        0 )  0.00
      plc_laf_st        56  (        0 /        0 )  0.00
 plc_laf_st_fence        56  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        56  (        0 /        0 )  0.00
       plc_lo_st        56  (        0 /        0 )  0.00
            fopt        56  (        0 /        0 )  0.00
       crit_swap        56  (        0 /        0 )  0.01
       mux2_swap        56  (        0 /        0 )  0.00
       crit_dnsz       129  (        1 /        1 )  0.06
       load_swap        57  (        0 /        0 )  0.04
            fopt        57  (        0 /        3 )  0.02
        setup_dn        57  (        0 /        0 )  0.00
       load_isol        60  (        3 /        3 )  0.12
       load_isol        57  (        0 /        0 )  0.04
        move_for        57  (        0 /        0 )  0.02
        move_for        57  (        0 /        0 )  0.00
          rem_bi        57  (        0 /        0 )  0.00
         offload        57  (        0 /        0 )  0.00
          rem_bi        57  (        0 /        0 )  0.00
         offload        57  (        0 /        0 )  0.00
           phase        57  (        0 /        0 )  0.00
        in_phase        57  (        0 /        0 )  0.00
       merge_bit        61  (        0 /        0 )  0.01
     merge_idrvr        57  (        0 /        0 )  0.00
     merge_iload        57  (        0 /        0 )  0.00
    merge_idload        57  (        0 /        4 )  0.03
      merge_drvr        71  (        1 /        8 )  0.03
      merge_load        56  (        0 /        7 )  0.02
          decomp        81  (        3 /        3 )  0.01
        p_decomp        56  (        0 /        0 )  0.00
        levelize        56  (        0 /       10 )  0.04
        mb_split        56  (        0 /        0 )  0.00
             dup        77  (        3 /        3 )  0.02
      mux_retime        67  (        0 /        0 )  0.00
         buf2inv        67  (        0 /        0 )  0.00
             exp        20  (        2 /       12 )  0.02
       gate_deco         2  (        0 /        0 )  0.02
       gcomp_tim       167  (        0 /        0 )  0.26
  inv_pair_2_buf        57  (        0 /        0 )  0.00

 incr_delay                 7128     -160     -3710         0        0
            Path: B[3] --> S[25]
 incr_delay                 7153     -151     -3519         0        0
            Path: A[6] --> S[30]
 incr_delay                 7233     -137     -3116         0        0
            Path: A[12] --> S[25]
 incr_delay                 7377     -124     -2694         0        0
            Path: B[5] --> S[30]
 incr_delay                 7445     -119     -2608         0        0
            Path: A[3] --> S[25]
 incr_delay                 7459     -113     -2487         0        0
            Path: A[3] --> S[25]
 incr_delay                 7532     -111     -2405         0        0
            Path: A[3] --> S[30]
 incr_delay                 7722      -98     -2010         0        0
            Path: A[10] --> S[27]
 incr_delay                 7741      -98     -2001         0        0
            Path: A[15] --> S[30]
 incr_delay                 7799      -97     -1994         0        0
            Path: A[15] --> S[30]
 incr_delay                 7834      -96     -1960         0        0
            Path: B[5] --> S[30]
 incr_delay                 7951      -84     -1696         0        0
            Path: B[27] --> S[29]
 incr_delay                 7941      -81     -1662         0        0
            Path: B[6] --> S[30]
 incr_delay                 8014      -72     -1574         0        0
            Path: A[5] --> S[28]
 incr_delay                 8062      -68     -1505         0        0
            Path: A[9] --> S[28]
 incr_delay                 8097      -66     -1491         0        0
            Path: A[9] --> S[26]
 incr_delay                 8089      -65     -1481         0        0
            Path: A[5] --> S[25]
 incr_delay                 8197      -60     -1261         0        0
            Path: A[12] --> S[25]
 incr_delay                 8215      -59     -1242         0        0
            Path: A[27] --> S[30]
 incr_delay                 8241      -57     -1200         0        0
            Path: A[1] --> S[25]
 incr_delay                 8249      -57     -1221         0        0
            Path: A[11] --> S[26]
 incr_delay                 8249      -57     -1209         0        0
            Path: A[11] --> S[26]
 incr_delay                 8248      -57     -1193         0        0
            Path: B[17] --> S[30]
 incr_delay                 8265      -56     -1162         0        0
            Path: A[13] --> S[25]
 incr_delay                 8268      -55     -1150         0        0
            Path: A[1] --> S[25]
 incr_delay                 8276      -55     -1143         0        0
            Path: B[11] --> S[25]
 incr_delay                 8302      -53     -1088         0        0
            Path: B[11] --> S[25]
 incr_delay                 8321      -52      -994         0        0
            Path: A[14] --> S[25]
 incr_delay                 8316      -52      -994         0        0
            Path: A[14] --> S[25]
 incr_delay                 8358      -51     -1015         0        0
            Path: A[14] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       128  (       45 /      117 )  5.15
        crr_glob       268  (       41 /       45 )  0.25
         crr_200       137  (       25 /      117 )  1.29
        crr_glob       275  (       24 /       25 )  0.10
         crr_300        94  (       10 /       79 )  1.06
        crr_glob       211  (       10 /       10 )  0.07
         crr_400        40  (        0 /       33 )  0.43
        crr_glob       119  (        0 /        0 )  0.03
         crr_111       154  (       18 /      154 )  3.13
        crr_glob       224  (       16 /       18 )  0.19
         crr_210       121  (       17 /      106 )  2.30
        crr_glob       226  (       16 /       17 )  0.13
         crr_110       179  (       28 /      160 )  2.32
        crr_glob       288  (       26 /       28 )  0.16
         crr_101       151  (       16 /      127 )  1.55
        crr_glob       226  (       15 /       16 )  0.11
         crr_201        75  (        1 /       75 )  1.12
        crr_glob       133  (        1 /        1 )  0.07
         crr_211        83  (        8 /       83 )  2.21
        crr_glob       152  (        7 /        8 )  0.11
        crit_msz       246  (       47 /       49 )  0.22
       crit_upsz       227  (       38 /       38 )  0.10
       crit_slew       172  (        7 /        9 )  0.07
        setup_dn       259  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       132  (        0 /        0 )  0.00
    plc_st_fence       132  (        0 /        0 )  0.00
        plc_star       132  (        0 /        0 )  0.00
      plc_laf_st       132  (        0 /        0 )  0.00
 plc_laf_st_fence       132  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       132  (        0 /        0 )  0.00
            fopt       261  (        2 /        8 )  0.05
       crit_swap       132  (        0 /        0 )  0.03
       mux2_swap       132  (        0 /        0 )  0.00
       crit_dnsz       207  (        0 /        0 )  0.09
       load_swap       132  (        0 /        0 )  0.04
            fopt       261  (        2 /        8 )  0.05
        setup_dn       259  (        0 /        0 )  0.00
       load_isol       294  (       10 /       10 )  0.26
       load_isol       294  (       10 /       10 )  0.26
        move_for       262  (        1 /        1 )  0.02
        move_for       262  (        1 /        1 )  0.02
          rem_bi       279  (        3 /        9 )  0.02
         offload       246  (        0 /        1 )  0.01
          rem_bi       279  (        3 /        9 )  0.02
         offload       246  (        0 /        1 )  0.01
       merge_bit       127  (        0 /        0 )  0.01
     merge_idrvr       118  (        0 /        0 )  0.00
     merge_iload       118  (        0 /        0 )  0.00
    merge_idload       118  (        0 /       11 )  0.06
      merge_drvr       118  (        0 /        0 )  0.00
      merge_load       118  (        0 /        0 )  0.00
           phase       118  (        0 /        0 )  0.00
          decomp       118  (        0 /        0 )  0.02
        p_decomp       118  (        0 /        0 )  0.00
        levelize       118  (        0 /        5 )  0.02
        mb_split       118  (        0 /        0 )  0.00
        in_phase       118  (        0 /        0 )  0.00
             dup       114  (        1 /        1 )  0.01
      mux_retime       111  (        0 /        0 )  0.00
         buf2inv       111  (        0 /        0 )  0.00
             exp        24  (        4 /       19 )  0.03
       gate_deco        34  (        0 /        0 )  0.19
       gcomp_tim       397  (        0 /        0 )  0.57
  inv_pair_2_buf       167  (        1 /        1 )  0.01
 init_drc                   8358      -51     -1015         0        0
            Path: A[14] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   8358      -51     -1015         0        0
            Path: A[14] --> S[25]
 incr_tns                   8492      -50      -668         0        0
            Path: A[14] --> S[25]
 incr_tns                   8492      -50      -668         0        0
            Path: A[14] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       241  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       241  (       35 /       79 )  0.25
       crit_upsz       206  (       11 /       29 )  0.12
   plc_laf_lo_st       195  (        0 /        0 )  0.00
       plc_lo_st       195  (        0 /        0 )  0.00
       crit_swap       195  (        1 /       11 )  0.06
       mux2_swap       194  (        0 /        0 )  0.00
       crit_dnsz       241  (        4 /       20 )  0.12
       load_swap       190  (        0 /        8 )  0.04
            fopt       190  (        3 /        7 )  0.06
        setup_dn       187  (        0 /        0 )  0.00
       load_isol       187  (        0 /        3 )  0.21
       load_isol       187  (        0 /        0 )  0.02
        move_for       187  (        0 /        0 )  0.01
        move_for       187  (        0 /        0 )  0.00
          rem_bi       187  (        0 /        0 )  0.00
         offload       187  (        0 /        0 )  0.00
          rem_bi       187  (        3 /        4 )  0.02
         offload       184  (        0 /        2 )  0.01
       merge_bit       188  (        0 /        2 )  0.00
     merge_idrvr       184  (        0 /        0 )  0.00
     merge_iload       184  (        0 /        0 )  0.00
    merge_idload       184  (        1 /        1 )  0.03
      merge_drvr       183  (        0 /        0 )  0.00
      merge_load       183  (        0 /        0 )  0.01
           phase       183  (        0 /        0 )  0.00
          decomp       183  (        1 /        1 )  0.04
        p_decomp       182  (        0 /        0 )  0.02
        levelize       182  (        0 /        0 )  0.00
        mb_split       182  (        0 /        0 )  0.00
             dup       182  (        0 /        1 )  0.01
      mux_retime       182  (        0 /        0 )  0.00
       crr_local       182  (       15 /       37 )  1.61
         buf2inv       167  (        0 /        0 )  0.00

 init_area                  8492      -50      -668         0        0
            Path: A[14] --> S[25]
 rem_buf                    8351      -50      -668         0        0
            Path: A[14] --> S[25]
 rem_inv                    8147      -50      -665         0        0
            Path: A[14] --> S[25]
 merge_bi                   8027      -50      -665         0        0
            Path: A[14] --> S[25]
 io_phase                   7942      -50      -663         0        0
            Path: A[14] --> S[25]
 gate_comp                  7896      -50      -663         0        0
            Path: A[14] --> S[25]
 glob_area                  7727      -50      -663         0        0
            Path: A[14] --> S[25]
 area_down                  7634      -50      -652         0        0
            Path: A[14] --> S[25]
 rem_buf                    7594      -50      -652         0        0
            Path: A[14] --> S[25]
 rem_inv                    7529      -50      -652         0        0
            Path: A[14] --> S[25]
 merge_bi                   7520      -50      -652         0        0
            Path: A[14] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.01
         rem_buf        58  (       17 /       20 )  0.05
         rem_inv        62  (       15 /       27 )  0.05
        merge_bi        47  (       15 /       21 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase       157  (       17 /       23 )  0.17
       gate_comp       407  (        5 /        8 )  0.53
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        27  (       22 /       27 )  0.06
       area_down        77  (       17 /       25 )  0.12
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        41  (        6 /        8 )  0.04
         rem_inv        33  (        4 /       13 )  0.03
        merge_bi        32  (        2 /        8 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 7520      -50      -652         0        0
            Path: A[14] --> S[25]
 incr_delay                 7576      -49      -635         0        0
            Path: B[14] --> S[25]
 incr_delay                 7664      -39      -513         0        0
            Path: A[11] --> S[25]
 incr_delay                 7623      -38      -500         0        0
            Path: A[11] --> S[25]
 incr_delay                 7677      -30      -396         0        0
            Path: B[13] --> S[23]
 incr_delay                 7677      -29      -391         0        0
            Path: B[13] --> S[25]
 incr_delay                 7701      -26      -370         0        0
            Path: A[14] --> S[26]
 incr_delay                 7701      -24      -335         0        0
            Path: A[11] --> S[22]
 incr_delay                 7711      -23      -319         0        0
            Path: B[7] --> S[22]
 incr_delay                 7701      -23      -311         0        0
            Path: B[7] --> S[22]
 incr_delay                 7848      -18      -260         0        0
            Path: A[11] --> S[22]
 incr_delay                 7856      -17      -296         0        0
            Path: A[29] --> S[31]
 incr_delay                 7866      -17      -293         0        0
            Path: B[13] --> S[26]
 incr_delay                 7901      -16      -260         0        0
            Path: A[19] --> S[26]
 incr_delay                 7896      -16      -257         0        0
            Path: A[11] --> S[17]
 incr_delay                 7963      -13      -174         0        0
            Path: A[11] --> S[17]
 incr_delay                 7963      -13      -174         0        0
            Path: A[11] --> S[17]
 incr_delay                 7985      -11      -145         0        0
            Path: B[13] --> S[17]
 incr_delay                 7979      -10      -141         0        0
            Path: B[13] --> S[19]
 incr_delay                 8030       -9      -110         0        0
            Path: B[9] --> S[17]
 incr_delay                 8030       -9       -96         0        0
            Path: A[11] --> S[17]
 incr_delay                 8060       -8       -84         0        0
            Path: B[9] --> S[17]
 incr_delay                 8074       -6       -55         0        0
            Path: B[13] --> S[17]
 incr_delay                 8132       -4       -40         0        0
            Path: B[13] --> S[23]
 incr_delay                 8136       -4       -40         0        0
            Path: B[13] --> S[19]
 incr_delay                 8136       -4       -40         0        0
            Path: B[13] --> S[19]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        80  (        1 /       72 )  3.35
        crr_glob       141  (        1 /        1 )  0.11
         crr_200       151  (       17 /      130 )  1.26
        crr_glob       273  (       15 /       17 )  0.11
         crr_300        77  (        2 /       66 )  0.75
        crr_glob       181  (        0 /        2 )  0.06
         crr_400        59  (        0 /       48 )  0.62
        crr_glob       181  (        0 /        0 )  0.04
         crr_111       200  (       23 /      200 )  3.60
        crr_glob       242  (       12 /       23 )  0.25
         crr_210       110  (        1 /       99 )  2.17
        crr_glob       191  (        1 /        1 )  0.10
         crr_110       191  (        9 /      178 )  2.35
        crr_glob       215  (        6 /        9 )  0.16
         crr_101       135  (       11 /      115 )  1.33
        crr_glob       150  (        2 /       11 )  0.10
         crr_201        80  (        8 /       80 )  1.12
        crr_glob       140  (        1 /        8 )  0.09
         crr_211        89  (        6 /       89 )  2.44
        crr_glob       159  (        4 /        6 )  0.13
        crit_msz       325  (       52 /       61 )  0.31
       crit_upsz       337  (       42 /       44 )  0.20
       crit_slew       179  (        2 /        3 )  0.08
        setup_dn       353  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       175  (        0 /        0 )  0.00
    plc_st_fence       175  (        0 /        0 )  0.00
        plc_star       175  (        0 /        0 )  0.00
      plc_laf_st       175  (        0 /        0 )  0.00
 plc_laf_st_fence       175  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       175  (        0 /        0 )  0.00
            fopt       369  (        3 /       19 )  0.09
       crit_swap       175  (        0 /        0 )  0.05
       mux2_swap       175  (        0 /        0 )  0.00
       crit_dnsz       245  (        0 /        0 )  0.12
       load_swap       175  (        0 /        0 )  0.06
            fopt       369  (        3 /       19 )  0.09
        setup_dn       353  (        0 /        0 )  0.00
       load_isol       395  (        5 /        6 )  0.37
       load_isol       395  (        5 /        6 )  0.37
        move_for       370  (        0 /        0 )  0.01
        move_for       370  (        0 /        0 )  0.01
          rem_bi       409  (        3 /        5 )  0.01
         offload       397  (        2 /        2 )  0.01
          rem_bi       409  (        3 /        5 )  0.01
         offload       397  (        2 /        2 )  0.01
       merge_bit       198  (        0 /        1 )  0.00
     merge_idrvr       195  (        0 /        0 )  0.00
     merge_iload       195  (        0 /        0 )  0.00
    merge_idload       222  (        2 /       21 )  0.11
      merge_drvr       201  (        0 /        1 )  0.01
      merge_load       201  (        0 /        1 )  0.00
           phase       201  (        0 /        0 )  0.00
          decomp       201  (        0 /        0 )  0.04
        p_decomp       201  (        0 /        0 )  0.01
        levelize       201  (        0 /       10 )  0.03
        mb_split       201  (        0 /        0 )  0.00
        in_phase       201  (        0 /        0 )  0.00
             dup       208  (        6 /        6 )  0.03
      mux_retime       185  (        0 /        0 )  0.00
         buf2inv       185  (        0 /        0 )  0.00
             exp        54  (        4 /       44 )  0.06
       gate_deco        63  (        1 /        1 )  0.33
       gcomp_tim       622  (        0 /        0 )  0.93
  inv_pair_2_buf       193  (        0 /        0 )  0.00
 init_drc                   8136       -4       -40         0        0
            Path: B[13] --> S[19]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   8136       -4       -40         0        0
            Path: B[13] --> S[19]
 incr_tns                   8108       -1        -2         0        0
            Path: B[19] --> S[26]
 incr_tns                   8108       -1        -2         0        0
            Path: B[19] --> S[26]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        65  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        65  (        9 /       12 )  0.07
       crit_upsz        56  (        0 /        2 )  0.03
   plc_laf_lo_st        56  (        0 /        0 )  0.00
       plc_lo_st        56  (        0 /        0 )  0.00
       crit_swap        56  (        1 /        3 )  0.02
       mux2_swap        55  (        0 /        0 )  0.00
       crit_dnsz        84  (        1 /        3 )  0.04
       load_swap        54  (        0 /        0 )  0.02
            fopt        54  (        0 /        1 )  0.02
        setup_dn        54  (        0 /        0 )  0.00
       load_isol        54  (        0 /        2 )  0.07
       load_isol        54  (        0 /        0 )  0.02
        move_for        54  (        0 /        0 )  0.01
        move_for        54  (        0 /        0 )  0.00
          rem_bi        54  (        0 /        0 )  0.00
         offload        54  (        0 /        0 )  0.00
          rem_bi        54  (        2 /        2 )  0.00
         offload        52  (        0 /        0 )  0.00
       merge_bit        54  (        1 /        2 )  0.00
     merge_idrvr        51  (        0 /        0 )  0.00
     merge_iload        51  (        0 /        0 )  0.00
    merge_idload        51  (        0 /        0 )  0.01
      merge_drvr        51  (        0 /        0 )  0.00
      merge_load        51  (        0 /        0 )  0.00
           phase        51  (        0 /        0 )  0.00
          decomp        51  (        0 /        0 )  0.02
        p_decomp        51  (        0 /        0 )  0.01
        levelize        51  (        0 /        0 )  0.00
        mb_split        51  (        0 /        0 )  0.00
             dup        51  (        0 /        0 )  0.01
      mux_retime        51  (        0 /        0 )  0.00
       crr_local        51  (        5 /        5 )  0.49
         buf2inv        46  (        0 /        0 )  0.00

 init_area                  8108       -1        -2         0        0
            Path: B[19] --> S[26]
 undup                      8090       -1        -2         0        0
            Path: B[19] --> S[26]
 rem_buf                    7971       -1        -2         0        0
            Path: B[19] --> S[26]
 rem_inv                    7858       -1        -2         0        0
            Path: B[17] --> S[26]
 merge_bi                   7798       -1        -2         0        0
            Path: B[17] --> S[26]
 io_phase                   7701       -1        -2         0        0
            Path: B[17] --> S[26]
 gate_comp                  7700       -1        -2         0        0
            Path: B[17] --> S[26]
 glob_area                  7592        0         0         0        0
            Path: B[13] --> S[19]
 area_down                  7442        0         0         0        0
            Path: B[13] --> S[19]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         6  (        1 /        1 )  0.01
         rem_buf        42  (       13 /       14 )  0.04
         rem_inv        19  (        7 /        7 )  0.01
        merge_bi        39  (        7 /        7 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       118  (       16 /       20 )  0.13
       gate_comp       380  (        2 /        5 )  0.51
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        26  (       20 /       26 )  0.05
       area_down        74  (       23 /       26 )  0.11
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 7442        0         0         0        0
            Path: B[13] --> S[19]
 incr_delay                 7443        0         0         0        0
            Path: B[13] --> S[17]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        37  (        1 /        1 )  0.04
       crit_upsz        34  (        0 /        0 )  0.02
       crit_slew        34  (        0 /        0 )  0.02
        setup_dn        34  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        34  (        0 /        0 )  0.00
    plc_st_fence        34  (        0 /        0 )  0.00
        plc_star        34  (        0 /        0 )  0.00
      plc_laf_st        34  (        0 /        0 )  0.00
 plc_laf_st_fence        34  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        34  (        0 /        0 )  0.00
       plc_lo_st        34  (        0 /        0 )  0.00
            fopt        34  (        0 /        0 )  0.00
       crit_swap        34  (        0 /        0 )  0.01
       mux2_swap        34  (        0 /        0 )  0.00
       crit_dnsz        54  (        0 /        0 )  0.03
       load_swap        34  (        0 /        0 )  0.01
            fopt        34  (        0 /        1 )  0.01
        setup_dn        34  (        0 /        0 )  0.00
       load_isol        34  (        0 /        0 )  0.05
       load_isol        34  (        0 /        0 )  0.01
        move_for        34  (        0 /        0 )  0.00
        move_for        34  (        0 /        0 )  0.00
          rem_bi        34  (        0 /        0 )  0.00
         offload        34  (        0 /        0 )  0.00
          rem_bi        34  (        0 /        0 )  0.00
         offload        34  (        0 /        0 )  0.00
           phase        34  (        0 /        0 )  0.00
        in_phase        34  (        0 /        0 )  0.00
       merge_bit        36  (        0 /        0 )  0.00
     merge_idrvr        34  (        0 /        0 )  0.00
     merge_iload        34  (        0 /        0 )  0.00
    merge_idload        34  (        0 /        6 )  0.03
      merge_drvr        34  (        0 /        0 )  0.00
      merge_load        34  (        0 /        0 )  0.00
          decomp        34  (        0 /        0 )  0.01
        p_decomp        34  (        0 /        0 )  0.00
        levelize        34  (        0 /        4 )  0.01
        mb_split        34  (        0 /        0 )  0.00
             dup        34  (        0 /        0 )  0.00
      mux_retime        34  (        0 /        0 )  0.00
         buf2inv        34  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.01
       gate_deco        16  (        0 /        0 )  0.09
       gcomp_tim       128  (        0 /        0 )  0.18
  inv_pair_2_buf        34  (        0 /        0 )  0.00

 init_drc                   7443        0         0         0        0
            Path: B[13] --> S[17]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'signal_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus.tcl) 98: write_hdl > outputs/rca_opt.v
@file(genus.tcl) 103: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
@file(genus.tcl) 105: report_timing > reports/report_timing.rpt
@file(genus.tcl) 106: report_power  > reports/report_power.rpt
Warning: Library 'sky130_fd_sc_hd__tt_025C_1v80' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sky130_fd_sc_hd__tt_025C_1v80' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : signal_32bits
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(genus.tcl) 107: report_area   > reports/report_area.rpt
@file(genus.tcl) 108: report_qor    > reports/report_qor.rpt
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
@file(genus.tcl) 117: write_sdc > outputs/adder_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus.tcl) 119: write_db -common -legacy -all_root_attributes ../genus/to_innovus/
%# Begin ::stylus_db::write (04/07 16:33:22, mem=1933.66M)
(stylus_db): Argument checking
Warning : Saving 'Common-DB' of a design using non-MMMC timing configuration. [DATABASE-140]
        : Timing will likely be upgraded to use MMMC on read.
(stylus_db): Directory creation under '../genus/to_innovus'
(stylus_db): Saving Verilog
(stylus_db): Saving DEF
(stylus_db): No floorplan exists, DEF will not be written.
(stylus_db): Saving SCANDEF
(stylus_db): No scan definition is present.
(stylus_db): Saving Latency
(stylus_db): Saving MMMC/SDC
Writing compressed SDC constraint file ../genus/to_innovus/cmn/signal_32bits.mmmc/views/default_emulate_view/latency.sdc.gz
**INFO: (stylus_db): Any loop-breaker instances will be included in SDC constraints.
File ../genus/to_innovus/cmn/signal_32bits.mmmc/signal_32bits.mmmc.tcl has been written.
Writing compressed SDC constraint file ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
Info: file ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
(stylus_db): Saving Derates
(stylus_db): Saving Path-Adjusts
(stylus_db): Saving Path Group Options
Writing compressed SDC constraint file ../genus/to_innovus/cmn/signal_32bits.mmmc/pathadjust.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
(stylus_db): Saving Path-Groups
(stylus_db): Saving User-Attribute Settings
(stylus_db): Saving Root Attribute Settings
(stylus_db): Saving Design and Library Attribute Settings
  Setting attribute of root '/': 'opt_spatial_power_driven' = false
**WARN: (enc): No scan present, forcing 'place_global_reorder_scan false'.
(stylus_db): Saving Innovus Compatible Modes and Global Settings

(stylus_db): Saving NanoRoute Layer Assignments

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

(stylus_db): Saving Flowkit Settings
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Genus nonMMMC information
Writing GENUS setup file... Library
(stylus_db): Saving Native DB
Finished exporting design database to file '/home/gme/guilherme.manske/TCC_inovame/genus/to_innovus/syn/signal_32bits.db' for 'signal_32bits' (command execution time mm:ss cpu = 00:00, real = 00:00).
(stylus_db): Waiting for all child processes to complete
(stylus_db): Completing mmmc file
(stylus_db): Saving Unified Metrics
%# End ::stylus_db::write (04/07 16:33:35, total cpu=05:00:13, real=05:00:13, peak res=1003.50M, current mem=1951.66M)
@file(genus.tcl) 125: exit

Lic Summary:
[16:33:35.336929] Cdslmd servers: pgmicro01
[16:33:35.861225] Feature usage summary:
[16:33:35.861225] Genus_Synthesis

Normal exit.