// Seed: 1008502604
module module_0 (
    input tri id_0
);
  string id_2 = "", id_3;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    input wire id_13,
    input tri0 id_14#(
        .id_21(1),
        .id_22(1)
    ),
    input supply1 id_15,
    input logic id_16,
    output tri id_17,
    output tri0 id_18,
    input wire id_19
);
  id_23 :
  assert property (@(posedge id_21) id_13)
    if (id_9) begin : LABEL_0
      id_6 <= id_16;
    end
  module_0 modCall_1 (id_21);
endmodule
