Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\DE1_SoC_Audio\audio_nios.qsys --block-symbol-file --output-directory=E:\DE1_SoC_Audio\audio_nios --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Audio/audio_nios.qsys
Progress: Reading input file
Progress: Adding altpll_audio [altera_pll 20.1]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding hex5_hex0 [SEG7_IF 1.0]
Progress: Parameterizing module hex5_hex0
Progress: Adding i2c_scl [altera_avalon_pio 20.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 20.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_sw
Progress: Adding pll [altera_pll 20.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: audio_nios.altpll_audio: Able to implement PLL with user settings
Info: audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audio_nios.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: audio_nios.pll: Able to implement PLL with user settings
Info: audio_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\DE1_SoC_Audio\audio_nios.qsys --synthesis=VERILOG --output-directory=E:\DE1_SoC_Audio\audio_nios\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Audio/audio_nios.qsys
Progress: Reading input file
Progress: Adding altpll_audio [altera_pll 20.1]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding hex5_hex0 [SEG7_IF 1.0]
Progress: Parameterizing module hex5_hex0
Progress: Adding i2c_scl [altera_avalon_pio 20.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 20.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_sw
Progress: Adding pll [altera_pll 20.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: audio_nios.altpll_audio: Able to implement PLL with user settings
Info: audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audio_nios.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: audio_nios.pll: Able to implement PLL with user settings
Info: audio_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: audio_nios: Generating audio_nios "audio_nios" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: altpll_audio: "audio_nios" instantiated altera_pll "altpll_audio"
Info: audio: "audio_nios" instantiated AUDIO_IF "audio"
Info: cpu_peripheral_bridge: "audio_nios" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_peripheral_bridge"
Info: hex5_hex0: "audio_nios" instantiated SEG7_IF "hex5_hex0"
Info: i2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0006_i2c_scl_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0006_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl: "audio_nios" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0007_i2c_sda_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0007_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda: "audio_nios" instantiated altera_avalon_pio "i2c_sda"
Info: jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0008_jtag_uart_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0008_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart: "audio_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2_0: "audio_nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0009_onchip_memory2_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0009_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2'
Info: onchip_memory2: "audio_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio_key: Starting RTL generation for module 'audio_nios_pio_key'
Info: pio_key:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_key --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0010_pio_key_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0010_pio_key_gen//audio_nios_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'audio_nios_pio_key'
Info: pio_key: "audio_nios" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'audio_nios_pio_led'
Info: pio_led:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0011_pio_led_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0011_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'audio_nios_pio_led'
Info: pio_led: "audio_nios" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'audio_nios_pio_sw'
Info: pio_sw:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_sw --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0012_pio_sw_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0012_pio_sw_gen//audio_nios_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'audio_nios_pio_sw'
Info: pio_sw: "audio_nios" instantiated altera_avalon_pio "pio_sw"
Info: pll: "audio_nios" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'audio_nios_sdram'
Info: sdram:   Generation command is [exec D:/intelfpga/20.1.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/20.1.1/quartus/bin64/perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=audio_nios_sdram --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0014_sdram_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0014_sdram_gen//audio_nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'audio_nios_sdram'
Info: sdram: "audio_nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys: "audio_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'audio_nios_timer'
Info: timer:   Generation command is [exec D:/intelFPGA/20.1.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/20.1.1/quartus/bin64//perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_nios_timer --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0016_timer_gen/ --quartus_dir=D:/intelfpga/20.1.1/quartus --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0016_timer_gen//audio_nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'audio_nios_timer'
Info: timer: "audio_nios" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audio_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "audio_nios" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "audio_nios" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "audio_nios" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "audio_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/20.1.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/20.1.1/quartus/bin64//perl/lib -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/20.1.1/quartus/sopc_builder/bin -I D:/intelfpga/20.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/20.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/20.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/20.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/20.1.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=audio_nios_nios2_gen2_0_cpu --dir=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0020_cpu_gen/ --quartus_bindir=D:/intelFPGA/20.1.1/quartus/bin64/ --verilog --config=C:/Users/Evelyn/AppData/Local/Temp/alt8838_543188269415002181.dir/0020_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.07.30 11:13:42 (*) Starting Nios II generation
Info: cpu: # 2021.07.30 11:13:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.07.30 11:13:42 (*)   Creating all objects for CPU
Info: cpu: # 2021.07.30 11:13:42 (*)     Testbench
Info: cpu: # 2021.07.30 11:13:42 (*)     Instruction decoding
Info: cpu: # 2021.07.30 11:13:42 (*)       Instruction fields
Info: cpu: # 2021.07.30 11:13:42 (*)       Instruction decodes
Info: cpu: # 2021.07.30 11:13:42 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.07.30 11:13:42 (*)       Instruction controls
Info: cpu: # 2021.07.30 11:13:42 (*)     Pipeline frontend
Info: cpu: # 2021.07.30 11:13:42 (*)     Pipeline backend
Info: cpu: # 2021.07.30 11:13:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.07.30 11:13:44 (*)   Creating plain-text RTL
Info: cpu: # 2021.07.30 11:13:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: audio_nios: Done "audio_nios" with 56 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
