#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 15:12:27 2022
# Process ID: 34348
# Current directory: D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1
# Command line: vivado.exe -log TOP_UART_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_UART_wrapper.tcl
# Log file: D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/TOP_UART_wrapper.vds
# Journal file: D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1\vivado.jou
# Running On: DESKTOP-8HM7LCH, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 68641 MB
#-----------------------------------------------------------
source TOP_UART_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/NewIPrepo/vivado-library-2019.1-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top TOP_UART_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_wrapper' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/hdl/TOP_UART_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:13]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_axi_uartlite_0_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_axi_uartlite_0_0' (1#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_clk_wiz_1_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_clk_wiz_1_0' (2#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_mdm_1_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_mdm_1_0' (3#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_microblaze_0_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_microblaze_0_0' (4#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_microblaze_0_axi_intc_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_microblaze_0_axi_intc_0' (5#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_microblaze_0_axi_periph_0' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:342]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H4YJA8' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:792]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H4YJA8' (6#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:792]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_MFA3SX' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:924]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_MFA3SX' (7#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:924]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_JMMD7M' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1290]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_JMMD7M' (8#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1290]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_xbar_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_xbar_0' (9#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'TOP_UART_xbar_0' is unconnected for instance 'xbar' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:751]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'TOP_UART_xbar_0' is unconnected for instance 'xbar' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:751]
WARNING: [Synth 8-7023] instance 'xbar' of module 'TOP_UART_xbar_0' has 40 connections declared, but only 38 given [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:751]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_microblaze_0_axi_periph_0' (10#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:342]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_TEFVJ8' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1056]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_dlmb_bram_if_cntlr_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_dlmb_bram_if_cntlr_0' (11#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_dlmb_v10_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_dlmb_v10_0' (12#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'TOP_UART_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1202]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'TOP_UART_dlmb_v10_0' has 25 connections declared, but only 24 given [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1202]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_ilmb_bram_if_cntlr_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_ilmb_bram_if_cntlr_0' (13#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_ilmb_v10_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_ilmb_v10_0' (14#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'TOP_UART_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1248]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'TOP_UART_ilmb_v10_0' has 25 connections declared, but only 24 given [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1248]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_lmb_bram_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_lmb_bram_0' (15#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'TOP_UART_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1273]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'TOP_UART_lmb_bram_0' is unconnected for instance 'lmb_bram' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1273]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'TOP_UART_lmb_bram_0' has 16 connections declared, but only 14 given [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1273]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_TEFVJ8' (16#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:1056]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_microblaze_0_xlconcat_0' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_xlconcat_0/synth/TOP_UART_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (17#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_microblaze_0_xlconcat_0' (18#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_xlconcat_0/synth/TOP_UART_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_rst_clk_wiz_1_100M_0' [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_rst_clk_wiz_1_100M_0' (19#1) [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/.Xil/Vivado-34348-DESKTOP-8HM7LCH/realtime/TOP_UART_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'TOP_UART_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:331]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'TOP_UART_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:331]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'TOP_UART_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:331]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (20#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/synth/TOP_UART.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_wrapper' (21#1) [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/hdl/TOP_UART_wrapper.v:12]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1445.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_0/TOP_UART_microblaze_0_0/TOP_UART_microblaze_0_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_0/TOP_UART_microblaze_0_0/TOP_UART_microblaze_0_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_dlmb_v10_0/TOP_UART_dlmb_v10_0/TOP_UART_dlmb_v10_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_dlmb_v10_0/TOP_UART_dlmb_v10_0/TOP_UART_dlmb_v10_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_ilmb_v10_0/TOP_UART_ilmb_v10_0/TOP_UART_dlmb_v10_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_ilmb_v10_0/TOP_UART_ilmb_v10_0/TOP_UART_dlmb_v10_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_dlmb_bram_if_cntlr_0/TOP_UART_dlmb_bram_if_cntlr_0/TOP_UART_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_dlmb_bram_if_cntlr_0/TOP_UART_dlmb_bram_if_cntlr_0/TOP_UART_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_ilmb_bram_if_cntlr_0/TOP_UART_ilmb_bram_if_cntlr_0/TOP_UART_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_ilmb_bram_if_cntlr_0/TOP_UART_ilmb_bram_if_cntlr_0/TOP_UART_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_lmb_bram_0/TOP_UART_lmb_bram_0/TOP_UART_lmb_bram_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_lmb_bram_0/TOP_UART_lmb_bram_0/TOP_UART_lmb_bram_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_xbar_0/TOP_UART_xbar_0/TOP_UART_xbar_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_xbar_0/TOP_UART_xbar_0/TOP_UART_xbar_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_axi_intc_0/TOP_UART_microblaze_0_axi_intc_0/TOP_UART_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_microblaze_0_axi_intc_0/TOP_UART_microblaze_0_axi_intc_0/TOP_UART_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TOP_UART_i/microblaze_0_axi_intc'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_mdm_1_0/TOP_UART_mdm_1_0/TOP_UART_mdm_1_0_in_context.xdc] for cell 'TOP_UART_i/mdm_1'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_mdm_1_0/TOP_UART_mdm_1_0/TOP_UART_mdm_1_0_in_context.xdc] for cell 'TOP_UART_i/mdm_1'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0_in_context.xdc] for cell 'TOP_UART_i/clk_wiz_1'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0_in_context.xdc] for cell 'TOP_UART_i/clk_wiz_1'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_rst_clk_wiz_1_100M_0/TOP_UART_rst_clk_wiz_1_100M_0/TOP_UART_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'TOP_UART_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_rst_clk_wiz_1_100M_0/TOP_UART_rst_clk_wiz_1_100M_0/TOP_UART_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'TOP_UART_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_axi_uartlite_0_0/TOP_UART_axi_uartlite_0_0/TOP_UART_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_UART_i/axi_uartlite_0'
Finished Parsing XDC File [d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_axi_uartlite_0_0/TOP_UART_axi_uartlite_0_0/TOP_UART_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_UART_i/axi_uartlite_0'
Parsing XDC File [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1445.762 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TOP_UART_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_UART_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1462.086 ; gain = 16.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |TOP_UART_xbar_0                  |         1|
|2     |TOP_UART_axi_uartlite_0_0        |         1|
|3     |TOP_UART_clk_wiz_1_0             |         1|
|4     |TOP_UART_mdm_1_0                 |         1|
|5     |TOP_UART_microblaze_0_0          |         1|
|6     |TOP_UART_microblaze_0_axi_intc_0 |         1|
|7     |TOP_UART_rst_clk_wiz_1_100M_0    |         1|
|8     |TOP_UART_dlmb_bram_if_cntlr_0    |         1|
|9     |TOP_UART_dlmb_v10_0              |         1|
|10    |TOP_UART_ilmb_bram_if_cntlr_0    |         1|
|11    |TOP_UART_ilmb_v10_0              |         1|
|12    |TOP_UART_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |TOP_UART_axi_uartlite_0        |     1|
|2     |TOP_UART_clk_wiz_1             |     1|
|3     |TOP_UART_dlmb_bram_if_cntlr    |     1|
|4     |TOP_UART_dlmb_v10              |     1|
|5     |TOP_UART_ilmb_bram_if_cntlr    |     1|
|6     |TOP_UART_ilmb_v10              |     1|
|7     |TOP_UART_lmb_bram              |     1|
|8     |TOP_UART_mdm_1                 |     1|
|9     |TOP_UART_microblaze_0          |     1|
|10    |TOP_UART_microblaze_0_axi_intc |     1|
|11    |TOP_UART_rst_clk_wiz_1_100M    |     1|
|12    |TOP_UART_xbar                  |     1|
|13    |IBUF                           |     2|
|14    |OBUF                           |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1467.844 ; gain = 22.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1467.844 ; gain = 22.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1479.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0a39770
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1490.961 ; gain = 45.199
INFO: [Common 17-1381] The checkpoint 'D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.runs/synth_1/TOP_UART_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_UART_wrapper_utilization_synth.rpt -pb TOP_UART_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 15:12:55 2022...
