<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope" />
<meta name="abstract" content="Questa SIM supports hierarchical references to VHDL Objects from a Verilog/SystemVerilog scope." />
<meta name="description" content="Questa SIM supports hierarchical references to VHDL Objects from a Verilog/SystemVerilog scope." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Hierarchical References
to a VHDL Object from a Verilog/SystemVerilog Scope</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc"><span class="ph fmvar:ProductName">Questa SIM</span> supports hierarchical references
to VHDL Objects from a Verilog/SystemVerilog scope.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__id617a6dfe-df74-4aa6-8859-245c4346a65b"><p class="p">The SystemVerilog “bind” construct allows you
to access VHDL or Verilog objects. The only restrictions applied
are those of the bind context. For example, if you are binding into
a VHDL architecture, any hierarchical references in the bind statement
must have targets in VHDL. A bind into a Verilog context can have
hierarchical references resolve to either VHDL or Verilog objects. </p>
</div>
<div class="section Subsection" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__id0647f6b2-491b-46e8-b542-8caf2be02fa9"><h2 class="title Subheading sectiontitle">Supported Objects</h2><p class="p">The only VHDL object types that can
be referenced are: signals, shared variables, constants, and generics <span class="ph FontProperty HeadingLabel">not</span> declared
within processes. VHDL functions, procedures, and types are not
supported, and you cannot read VHDL process variables.</p>
<p class="p">VHDL signals are treated as Verilog wires.
You can use hierarchical references to VHDL signals in instances
and left-hand sides of continuous assignments, which can be read
any place a wire can be read and used in event control. Blocking
assignments, non-blocking assignments, force, and release are not
supported for VHDL signals. </p>
<p class="p">VHDL shared variables can be read anywhere
a Verilog reg can be read. VHDL variables do not have event control
on them, therefore hierarchical references to VHDL shared variables used
in event control are an error by default. The statement @(vhdl_entity.shared_variable)
will never trigger. Because of this, you cannot use hierarchical
references to VHDL shared variables in instance port maps.</p>
<p class="p">You can use non-blocking assignments and blocking
assignments on VHDL shared variables. VHDL constant and generics
can be read anywhere. <span class="ph fmvar:ProductName">Questa SIM</span> treats
them similarly to Verilog parameters. The one exception is that
they should not be used where constant expressions are required.
In addition, VHDL generics cannot be changed by a defparam statement.</p>
</div>
<div class="section Subsection" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__idc7c04aff-f0a5-48db-b5d9-62ae8b9994e8"><h2 class="title Subheading sectiontitle">Supported Types</h2><p class="p">The following VHDL data types are supported
for hierarchical references: </p>
<ul class="ul"><li class="li" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__id8bffc957-5099-488a-b5a4-4088f49479ef"><p class="p">basic
scalar types</p>
</li>
<li class="li" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__ide0e6e335-b62a-4d7c-9e1f-e7011a95cc43"><p class="p">vectors
of scalar types</p>
</li>
<li class="li" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__idd965ba64-304c-43ab-a7ee-63713c127042"><p class="p">fields
of record that are supported types</p>
</li>
</ul>
<p class="p">If the VHDL type is in a package that is compiled
with vcom -mixedsvvh, then the VHDL type will be accessible in Verilog.
If the type is not in a package or not compiled vcom ‑mixedsvvh
and an enum or record, then Verilog has limited access to it. It
can read enum values as integers, but cannot assign to enum objects
because of strict type checking. </p>
<p class="p">Complex types like records are supported if
there exists a matching type in the language generated with the
-mixedsvvh switch for either the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vcom', 'questa_sim_ref'); return false;">vcom</a> or <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a> commands.</p>
</div>
<div class="section Subsection" id="ida7c5f18a-8879-4f87-b68d-d40b9e7820b7__idba05a7c3-b50e-411c-ad58-64f8ba130651"><h2 class="title Subheading sectiontitle">Signal Spy for Hierarchical
Access</h2><p class="p">The <span class="ph fmvar:ProductName">Questa SIM</span> Signal Spy™ technology
provides hierarchical access to bound SystemVerilog objects from VHDL
objects. SystemVerilog modules also can access bound VHDL objects
using Signal Spy, and they can access bounded Verilog objects using
standard Verilog hierarchical references. Refer to the <a class="xref fm:HeadingOnly" href="MGCChap_SignalSpy_idb75d9ca1.html#idb75d9ca1-f95e-4b07-b93a-5fbe79e0030b__MGCChap_SignalSpy_idb75d9ca1.xml#idb75d9ca1-f95e-4b07-b93a-5fbe79e0030b" title="The Verilog language allows access to any signal from any other hierarchical block without having to route it through the interface. This means you can use hierarchical notation to either write or read the value of a signal in the design hierarchy from a test bench. Verilog can also reference a signal in a VHDL block or reference a signal in a Verilog block through a level of VHDL hierarchy.">Signal Spy</a> chapter for more information on
the use of Signal Spy.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html" title="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification.">The SystemVerilog bind Construct in Mixed-Language Designs</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_HierarchicalReferencesVhdlObjectFromVerilogsystemverilogScope_ida7c5f18a.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>