/*
 * Copyright (c) 2023-2024 Analog Devices, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <adi/max32/max32xxx.dtsi>

&clk_ipo {
	clock-frequency = <DT_FREQ_M(96)>;
};

&uart0 {
	/delete-property/ clock-source;
};

&uart1 {
	/delete-property/ clock-source;
};

&uart2 {
	/delete-property/ clock-source;
};

/* MAX32666 extra peripherals. */
/ {
	soc {
		sram1: memory@20008000 {
			compatible = "mmio-sram";
			reg = <0x20008000 DT_SIZE_K(32)>;
		};

		sram2: memory@20010000 {
			compatible = "mmio-sram";
			reg = <0x20010000 DT_SIZE_K(64)>;
		};

		sram3: memory@20020000 {
			compatible = "mmio-sram";
			reg = <0x20020000 DT_SIZE_K(64)>;
		};

		sram4: memory@20030000 {
			compatible = "mmio-sram";
			reg = <0x20030000 DT_SIZE_K(128)>;
		};

		sram5: memory@20050000 {
			compatible = "mmio-sram";
			reg = <0x20050000 DT_SIZE_K(128)>;
		};

		sram6: memory@20070000 {
			compatible = "mmio-sram";
			reg = <0x20070000 DT_SIZE_K(8)>;
		};

		sram7: memory@20072000 {
			compatible = "mmio-sram";
			reg = <0x20072000 DT_SIZE_K(8)>;
		};

		sram8: memory@20074000 {
			compatible = "mmio-sram";
			reg = <0x20074000 DT_SIZE_K(16)>;
		};

		sram9: memory@20078000 {
			compatible = "mmio-sram";
			reg = <0x20078000 DT_SIZE_K(16)>;
		};

		sram10: memory@2007c000 {
			compatible = "mmio-sram";
			reg = <0x2007c000 DT_SIZE_K(32)>;
		};

		sram11: memory@20084000 {
			compatible = "mmio-sram";
			reg = <0x20084000 DT_SIZE_K(32)>;
		};

		flc1: flash_controller@40029400 {
			compatible = "adi,max32-flash-controller";
			reg = <0x40029400 0x400>;

			#address-cells = <1>;
			#size-cells = <1>;
			status = "okay";

			flash1: flash@10080000 {
				compatible = "soc-nv-flash";
				reg = <0x10080000 DT_SIZE_K(512)>;
				write-block-size = <16>;
				erase-block-size = <8192>;
			};
		};
	};
};
