#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul 19 15:52:34 2023
# Process ID: 12668
# Current directory: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16020 C:\Users\weehe\OneDrive - sjtu.edu.cn\2022-2023SU\VE370 Intro to Computer Organization\Labs\Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/vivado.log
# Journal file: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6\vivado.jou
# Running On: SurfacePro9, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 8406 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx_Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.785 ; gain = 331.520
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = x
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1507.219 ; gain = 25.227
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/CacheTest/test/Cache/hit_miss}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2576.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2576.188 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/CacheTest/test/Cache/hit_miss}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/CacheTest/test/Cache/address_cache}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/CacheTest/test/CPU_db}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/CacheTest/test/CPU_db/address}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 000003ad
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2594.059 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/CacheTest/test/Cache/hit_miss}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/CacheTest/test/Cache/address_mem}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/CacheTest/test/CPU_db/address_test}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 00000000
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 000000xx
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 000000xx
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.059 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/CacheTest/test/Done}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/CacheTest/test/Cache/valid_bits}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.195 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/CacheTest/test/Cache/valid_bits}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
ERROR: [VRFC 10-2939] 'int' is an unknown type [C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v:33]
ERROR: [VRFC 10-8530] module 'Main_Memory' is ignored due to previous errors [C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2600.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 000000a9
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 000000a9
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2600.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          12
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          13
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          14
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          15
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          16
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          17
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          18
Read data = 000003ae
hit_miss = 0
===============================================
===============================================
Clock cycle          19
Read data = 000003ae
hit_miss = 0
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2600.711 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/CacheTest/test/Cache/Done}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/CacheTest/test/Cache/hit_miss}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2616.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2616.625 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/Cache/cache_mem}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/Cache/dirty_bits}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem[16]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem[18]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem[22]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/CacheTest/test/mem_db/main_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2628.277 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/Done}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/Index}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/CacheTest/test/Cache/address_cache}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2638.484 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/mem_db/Index}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/mem_db/Done}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/CacheTest/test/Cache/dirty_bits}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 2b2a2928
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2639.176 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/Done}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/Index}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/CacheTest/test/mem_db/write_data_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2641.734 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/Cache/address_cache}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/Done}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/Index}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/mem_db/main_mem[22]}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/Cache/read_data_mem}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/CacheTest/test/Cache/cache_mem[2]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2644.789 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/CacheTest/test/Cache/hit_miss}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2645.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 2b2a2928
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.473 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 2b2a2928
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = abaaa9a8
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.523 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/mem_db/Done}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/mem_db/write_data_mem}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/Cache/tags}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/Cache/cache_mem}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/Cache/Tag}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/CacheTest/test/Cache/read_data_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.324 ; gain = 0.000
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/CacheTest/test/Cache/cache_mem}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.324 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/Cache/cache_mem}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/mem_db/read_write_mem}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/mem_db/main_mem[18]}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/mem_db/Index}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 6b6a6968
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000069
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2653.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 6b6a6968
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000069
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000069
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.305 ; gain = 0.000
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/Cache/read_data_mem}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/Cache/cache_mem}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/Cache/read_write_cache}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/Cache/address_cache}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/CacheTest/test/Cache/Done}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CacheTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CacheTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CacheTest_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/Main_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CacheTest_behav xil_defaultlib.CacheTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Main_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CacheTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CacheTest_behav -key {Behavioral:sim_1:Functional:CacheTest} -tclbatch {CacheTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CacheTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 1
===============================================
===============================================
Clock cycle           2
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
===============================================
===============================================
Clock cycle           4
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           5
Read data = 0b0a0908
hit_miss = 1
===============================================
===============================================
Clock cycle           6
Read data = 2b2a2928
hit_miss = 1
===============================================
===============================================
Clock cycle           7
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           8
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle           9
Read data = 000003ac
hit_miss = 1
===============================================
===============================================
Clock cycle          10
Read data = 000003ae
hit_miss = 1
===============================================
===============================================
Clock cycle          11
Read data = 000003ad
hit_miss = 1
===============================================
===============================================
Clock cycle          12
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          13
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          14
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          15
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          16
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          17
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          18
Read data = 00000003
hit_miss = 1
===============================================
===============================================
Clock cycle          19
Read data = 00000003
hit_miss = 1
===============================================
$stop called at time : 200 ns : File "C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.srcs/sim_1/new/Lab6_test.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CacheTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.059 ; gain = 0.000
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/CacheTest/test/Cache/cache_mem}} 
