#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Mar 26 13:44:52 2018
# Process ID: 5852
# Current directory: C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Anthony/Documents/ECE532/ip_repo/srervo_ip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Anthony/Documents/ECE532/ip_repo/servo_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 291.594 ; gain = 43.488
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 385.316 ; gain = 82.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_1' (1#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_1' (2#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (3#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 52 connections, but only 51 given [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:123]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:278]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:732]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (4#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:732]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (5#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:278]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (6#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_1' (7#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:644]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (8#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_1' (9#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:690]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (10#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (11#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_1' (12#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:242]
INFO: [Synth 8-638] synthesizing module 'design_1_servo_ip_0_1' [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_servo_ip_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_servo_ip_0_1' (13#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/realtime/design_1_servo_ip_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (14#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (15#1) [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 434.680 ; gain = 132.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 434.680 ; gain = 132.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp21/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp21/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp23/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp23/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp25/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp25/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp27/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp27/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp29/design_1_servo_ip_0_1_in_context.xdc] for cell 'design_1_i/servo_ip_0'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp29/design_1_servo_ip_0_1_in_context.xdc] for cell 'design_1_i/servo_ip_0'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp31/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp31/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp33/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp33/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp35/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp35/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp37/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp37/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp39/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp39/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/constrs_2/new/cnstr.xdc]
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/constrs_2/new/cnstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anthony/Documents/ECE532/servo/servo.srcs/constrs_2/new/cnstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 714.797 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 714.797 ; gain = 412.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 714.797 ; gain = 412.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp25/design_1_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/.Xil/Vivado-5852-Anthony/dcp25/design_1_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/servo_ip_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 714.797 ; gain = 412.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 714.797 ; gain = 412.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 714.797 ; gain = 412.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 745.832 ; gain = 443.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 745.980 ; gain = 443.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_clk_wiz_1_1          |         1|
|2     |design_1_mdm_1_1              |         1|
|3     |design_1_microblaze_0_1       |         1|
|4     |design_1_rst_clk_wiz_1_100M_1 |         1|
|5     |design_1_servo_ip_0_1         |         1|
|6     |design_1_dlmb_bram_if_cntlr_1 |         1|
|7     |design_1_dlmb_v10_1           |         1|
|8     |design_1_ilmb_bram_if_cntlr_1 |         1|
|9     |design_1_ilmb_v10_1           |         1|
|10    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_clk_wiz_1_1          |     1|
|2     |design_1_dlmb_bram_if_cntlr_1 |     1|
|3     |design_1_dlmb_v10_1           |     1|
|4     |design_1_ilmb_bram_if_cntlr_1 |     1|
|5     |design_1_ilmb_v10_1           |     1|
|6     |design_1_lmb_bram_1           |     1|
|7     |design_1_mdm_1_1              |     1|
|8     |design_1_microblaze_0_1       |     1|
|9     |design_1_rst_clk_wiz_1_100M_1 |     1|
|10    |design_1_servo_ip_0_1         |     1|
|11    |IBUF                          |     1|
|12    |OBUF                          |     2|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |   782|
|2     |  design_1_i                  |design_1                              |   779|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |     0|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 756.594 ; gain = 454.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 756.594 ; gain = 174.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 756.594 ; gain = 454.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

50 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 766.582 ; gain = 474.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anthony/Documents/ECE532/servo/servo.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 766.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 13:45:54 2018...
