Analysis & Synthesis report for CPUDesignProject
Thu Mar 23 22:24:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated
 14. Parameter Settings for User Entity Instance: reg_32_bit:R0
 15. Parameter Settings for User Entity Instance: reg_32_bit:R1
 16. Parameter Settings for User Entity Instance: reg_32_bit:R2
 17. Parameter Settings for User Entity Instance: reg_32_bit:R3
 18. Parameter Settings for User Entity Instance: reg_32_bit:R4
 19. Parameter Settings for User Entity Instance: reg_32_bit:R5
 20. Parameter Settings for User Entity Instance: reg_32_bit:R6
 21. Parameter Settings for User Entity Instance: reg_32_bit:R7
 22. Parameter Settings for User Entity Instance: reg_32_bit:R8
 23. Parameter Settings for User Entity Instance: reg_32_bit:R9
 24. Parameter Settings for User Entity Instance: reg_32_bit:R10
 25. Parameter Settings for User Entity Instance: reg_32_bit:R11
 26. Parameter Settings for User Entity Instance: reg_32_bit:R12
 27. Parameter Settings for User Entity Instance: reg_32_bit:R13
 28. Parameter Settings for User Entity Instance: reg_32_bit:R14
 29. Parameter Settings for User Entity Instance: reg_32_bit:R15
 30. Parameter Settings for User Entity Instance: reg_32_bit:Y
 31. Parameter Settings for User Entity Instance: reg_32_bit:HI_reg
 32. Parameter Settings for User Entity Instance: reg_32_bit:LO_reg
 33. Parameter Settings for User Entity Instance: reg_32_bit:ZHigh_reg
 34. Parameter Settings for User Entity Instance: reg_32_bit:ZLow_reg
 35. Parameter Settings for User Entity Instance: reg_32_bit:IR
 36. Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg
 37. Parameter Settings for User Entity Instance: reg_32_bit:OutPort
 38. Parameter Settings for User Entity Instance: reg_32_bit:InPort
 39. Parameter Settings for User Entity Instance: reg_32_bit:MDR
 40. Parameter Settings for User Entity Instance: reg_32_bit:MAR
 41. Parameter Settings for User Entity Instance: alu:the_alu
 42. Parameter Settings for User Entity Instance: control_unit:controlUnit
 43. Parameter Settings for Inferred Entity Instance: ram:ramModule|altsyncram:RAM_rtl_0
 44. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2
 45. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4
 46. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6
 47. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8
 48. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10
 49. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12
 50. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14
 51. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16
 52. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18
 53. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20
 54. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22
 55. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24
 56. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26
 57. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28
 58. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30
 59. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32
 60. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34
 61. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36
 62. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38
 63. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40
 64. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42
 65. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44
 66. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46
 67. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48
 68. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50
 69. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52
 70. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54
 71. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56
 72. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "control_unit:controlUnit"
 75. Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateR"
 76. Port Connectivity Checks: "alu:the_alu|rotate_left_32_bit:rotateL"
 77. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"
 78. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"
 79. Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"
 80. Port Connectivity Checks: "alu:the_alu"
 81. Port Connectivity Checks: "mux_32_to_1:BusMux"
 82. Port Connectivity Checks: "reg_32_bit:MAR"
 83. Port Connectivity Checks: "reg_32_bit:InPort"
 84. Port Connectivity Checks: "encoder_32_to_5:encoder"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 23 22:24:59 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPUDesignProject                                 ;
; Top-level Entity Name              ; CPUDesignProject                                 ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 7,349                                            ;
;     Total combinational functions  ; 6,732                                            ;
;     Dedicated logic registers      ; 809                                              ;
; Total registers                    ; 809                                              ;
; Total pins                         ; 104                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 16,384                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C8       ;                    ;
; Top-level entity name                                                      ; CPUDesignProject   ; CPUDesignProject   ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                     ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; control_unit.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/control_unit.v                             ;         ;
; sub_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_32_bit.v                               ;         ;
; rotate_right_32_bit.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_right_32_bit.v                      ;         ;
; rotate_left_32_bit.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_left_32_bit.v                       ;         ;
; reg_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v                               ;         ;
; not_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_32_bit.v                               ;         ;
; negate_32_bit.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/negate_32_bit.v                            ;         ;
; mux_32_to_1.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v                              ;         ;
; mux_2_to_1.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_2_to_1.v                               ;         ;
; multiplication_32_bit.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v                    ;         ;
; encoder_32_to_5.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v                          ;         ;
; division_32_bit.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v                          ;         ;
; CPUDesignProject.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v                         ;         ;
; alu.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v                                      ;         ;
; adder_32_bit.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v                             ;         ;
; IncPC_32_bit.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/IncPC_32_bit.v                             ;         ;
; 2_to_4_encoder.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/2_to_4_encoder.v                           ;         ;
; 4_to_16_encoder.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/4_to_16_encoder.v                          ;         ;
; CONFF_logic.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CONFF_logic.v                              ;         ;
; ram.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ram.v                                      ;         ;
; selectencodelogic.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/selectencodelogic.v                        ;         ;
; controlunit.mif                            ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/controlunit.mif                            ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                 ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_rd91.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/altsyncram_rd91.tdf                     ;         ;
; db/cpudesignproject.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/cpudesignproject.ram0_ram_1d0cf.hdl.mif ;         ;
; lpm_add_sub.tdf                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;         ;
; addcore.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                    ;         ;
; look_add.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;         ;
; altshift.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                   ;         ;
; alt_stratix_add_sub.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;         ;
; db/add_sub_gui.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/add_sub_gui.tdf                         ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,349     ;
;                                             ;           ;
; Total combinational functions               ; 6732      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2655      ;
;     -- 3 input functions                    ; 2184      ;
;     -- <=2 input functions                  ; 1893      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4998      ;
;     -- arithmetic mode                      ; 1734      ;
;                                             ;           ;
; Total registers                             ; 809       ;
;     -- Dedicated logic registers            ; 809       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 104       ;
; Total memory bits                           ; 16384     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 841       ;
; Total fan-out                               ; 24033     ;
; Average fan-out                             ; 3.09      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |CPUDesignProject                           ; 6732 (34)         ; 809 (0)      ; 16384       ; 0            ; 0       ; 0         ; 104  ; 0            ; |CPUDesignProject                                                                                  ; work         ;
;    |CONFF_logic:conff|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|CONFF_logic:conff                                                                ; work         ;
;    |IncPC_32_bit:PC_reg|                    ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|IncPC_32_bit:PC_reg                                                              ; work         ;
;    |alu:the_alu|                            ; 5632 (764)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu                                                                      ; work         ;
;       |adder_32_bit:adder|                  ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder                                                   ; work         ;
;          |CLA16:adder1|                     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1                                      ; work         ;
;             |CLA4:adder1|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1                          ; work         ;
;             |CLA4:adder2|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder2                          ; work         ;
;             |CLA4:adder3|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder3                          ; work         ;
;             |CLA4:adder4|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder4                          ; work         ;
;          |CLA16:adder2|                     ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2                                      ; work         ;
;             |CLA4:adder1|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder1                          ; work         ;
;             |CLA4:adder2|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder2                          ; work         ;
;             |CLA4:adder3|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder3                          ; work         ;
;             |CLA4:adder4|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder4                          ; work         ;
;       |division_32_bit:divison|             ; 2237 (352)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison                                              ; work         ;
;          |lpm_add_sub:Add10|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add12|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add14|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add16|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add18|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add20|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add22|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add24|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add26|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add28|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add2|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2                             ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2|add_sub_gui:auto_generated  ; work         ;
;          |lpm_add_sub:Add30|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add32|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add34|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add36|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add38|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add40|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add42|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add44|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add46|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add48|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add4|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4                             ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4|add_sub_gui:auto_generated  ; work         ;
;          |lpm_add_sub:Add50|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add52|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add54|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add56|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add58|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58                            ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58|add_sub_gui:auto_generated ; work         ;
;          |lpm_add_sub:Add6|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6                             ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6|add_sub_gui:auto_generated  ; work         ;
;          |lpm_add_sub:Add8|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8                             ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8|add_sub_gui:auto_generated  ; work         ;
;       |multiplication_32_bit:mutlipication| ; 2204 (2204)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication                                  ; work         ;
;       |negate_32_bit:negation|              ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation                                               ; work         ;
;          |adder_32_bit:ADD|                 ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD                              ; work         ;
;             |CLA16:adder1|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1                 ; work         ;
;                |CLA4:adder2|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2     ; work         ;
;                |CLA4:adder3|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3     ; work         ;
;                |CLA4:adder4|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4     ; work         ;
;             |CLA16:adder2|                  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2                 ; work         ;
;                |CLA4:adder1|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1     ; work         ;
;                |CLA4:adder2|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2     ; work         ;
;                |CLA4:adder3|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3     ; work         ;
;                |CLA4:adder4|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4     ; work         ;
;       |rotate_left_32_bit:rotateL|          ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL                                           ; work         ;
;       |rotate_right_32_bit:rotateR|         ; 126 (126)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR                                          ; work         ;
;       |sub_32_bit:subtraction|              ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction                                               ; work         ;
;          |adder_32_bit:ADD|                 ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD                              ; work         ;
;             |CLA16:adder1|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1                 ; work         ;
;                |CLA4:adder1|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder1     ; work         ;
;                |CLA4:adder2|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2     ; work         ;
;                |CLA4:adder3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3     ; work         ;
;                |CLA4:adder4|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4     ; work         ;
;             |CLA16:adder2|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2                 ; work         ;
;                |CLA4:adder1|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1     ; work         ;
;                |CLA4:adder2|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2     ; work         ;
;                |CLA4:adder3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3     ; work         ;
;                |CLA4:adder4|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4     ; work         ;
;    |control_unit:controlUnit|               ; 337 (337)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|control_unit:controlUnit                                                         ; work         ;
;    |encoder_32_to_5:encoder|                ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|encoder_32_to_5:encoder                                                          ; work         ;
;    |mux_32_to_1:BusMux|                     ; 517 (517)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|mux_32_to_1:BusMux                                                               ; work         ;
;    |ram:ramModule|                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule                                                                    ; work         ;
;       |altsyncram:RAM_rtl_0|                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule|altsyncram:RAM_rtl_0                                               ; work         ;
;          |altsyncram_rd91:auto_generated|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated                ; work         ;
;    |reg_32_bit:HI_reg|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:HI_reg                                                                ; work         ;
;    |reg_32_bit:IR|                          ; 24 (24)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:IR                                                                    ; work         ;
;    |reg_32_bit:LO_reg|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:LO_reg                                                                ; work         ;
;    |reg_32_bit:MAR|                         ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:MAR                                                                   ; work         ;
;    |reg_32_bit:MDR|                         ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:MDR                                                                   ; work         ;
;    |reg_32_bit:OutPort|                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:OutPort                                                               ; work         ;
;    |reg_32_bit:R0|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R0                                                                    ; work         ;
;    |reg_32_bit:R10|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R10                                                                   ; work         ;
;    |reg_32_bit:R11|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R11                                                                   ; work         ;
;    |reg_32_bit:R12|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R12                                                                   ; work         ;
;    |reg_32_bit:R13|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R13                                                                   ; work         ;
;    |reg_32_bit:R14|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R14                                                                   ; work         ;
;    |reg_32_bit:R15|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R15                                                                   ; work         ;
;    |reg_32_bit:R1|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R1                                                                    ; work         ;
;    |reg_32_bit:R2|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R2                                                                    ; work         ;
;    |reg_32_bit:R3|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R3                                                                    ; work         ;
;    |reg_32_bit:R4|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R4                                                                    ; work         ;
;    |reg_32_bit:R5|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R5                                                                    ; work         ;
;    |reg_32_bit:R6|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R6                                                                    ; work         ;
;    |reg_32_bit:R7|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R7                                                                    ; work         ;
;    |reg_32_bit:R8|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R8                                                                    ; work         ;
;    |reg_32_bit:R9|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R9                                                                    ; work         ;
;    |reg_32_bit:Y|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:Y                                                                     ; work         ;
;    |reg_32_bit:ZHigh_reg|                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZHigh_reg                                                             ; work         ;
;    |reg_32_bit:ZLow_reg|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZLow_reg                                                              ; work         ;
;    |selectencodelogic:selEn|                ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|selectencodelogic:selEn                                                          ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 32           ; --           ; --           ; 16384 ; db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+------------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                  ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------------+------------------------+
; mux_32_to_1:BusMux|BusMuxOut[0]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[1]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[2]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[3]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[4]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[5]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[6]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[7]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[8]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[9]                      ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[10]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[11]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[12]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[13]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[14]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[15]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[16]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[17]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[18]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[19]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[20]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[21]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[22]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[23]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[24]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[25]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[26]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[27]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[28]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[29]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[30]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[31]                     ; mux_32_to_1:BusMux|Mux32             ; yes                    ;
; control_unit:controlUnit|OutPort_enable              ; control_unit:controlUnit|WideOr76    ; yes                    ;
; control_unit:controlUnit|BAout                       ; control_unit:controlUnit|WideOr100   ; yes                    ;
; control_unit:controlUnit|Rout                        ; control_unit:controlUnit|WideOr112   ; yes                    ;
; control_unit:controlUnit|Gra                         ; control_unit:controlUnit|WideOr91    ; yes                    ;
; control_unit:controlUnit|Grb                         ; control_unit:controlUnit|WideOr94    ; yes                    ;
; control_unit:controlUnit|Grc                         ; control_unit:controlUnit|WideOr97    ; yes                    ;
; control_unit:controlUnit|Cout                        ; control_unit:controlUnit|WideOr103   ; yes                    ;
; control_unit:controlUnit|InPortout                   ; control_unit:controlUnit|WideOr105   ; yes                    ;
; control_unit:controlUnit|ZHighout                    ; control_unit:controlUnit|WideOr108   ; yes                    ;
; control_unit:controlUnit|LOout                       ; control_unit:controlUnit|WideOr106   ; yes                    ;
; control_unit:controlUnit|HIout                       ; control_unit:controlUnit|WideOr107   ; yes                    ;
; control_unit:controlUnit|MDRout                      ; control_unit:controlUnit|WideOr64    ; yes                    ;
; control_unit:controlUnit|ZLowout                     ; control_unit:controlUnit|WideOr62    ; yes                    ;
; control_unit:controlUnit|PCout                       ; control_unit:controlUnit|WideOr60    ; yes                    ;
; control_unit:controlUnit|IRin                        ; control_unit:controlUnit|WideOr83    ; yes                    ;
; control_unit:controlUnit|present_state.out3_1311     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.halt3_1291    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.br7_1231      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.shra5_1241    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.shra4_1251    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.shra3_1261    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.fetch3_1271   ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.fetch2a_1281  ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.nop3_1301     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.in3_1321      ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.mflo3_1331    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.mfhi3_1341    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.jal4_1351     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.jal3_1361     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.jr3_1371      ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.br6_1381      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.br5_1391      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.br4_1401      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.br3_1411      ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.ori5_1421     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ori4_1431     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ori3_1441     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.andi5_1451    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.andi4_1461    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.andi3_1471    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.addi5_1481    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.addi4_1491    ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.addi3_1501    ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.st7_1511      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.st6_1521      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.st5_1531      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.st4_1541      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.st3_1551      ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.ldi5_1561     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ldi4_1571     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ldi3_1581     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.ld7_1591      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ld6_1601      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ld5_1611      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ld4_1621      ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ld3_1631      ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.not4_1641     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.not3_1651     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.neg4_1661     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.neg3_1671     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.ror5_1681     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ror4_1691     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.ror3_1701     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.rol5_1711     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.rol4_1721     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.rol3_1731     ; control_unit:controlUnit|Selector70  ; yes                    ;
; control_unit:controlUnit|present_state.shr5_1741     ; control_unit:controlUnit|Selector103 ; yes                    ;
; control_unit:controlUnit|present_state.shr4_1751     ; control_unit:controlUnit|Selector103 ; yes                    ;
; Number of user-specified and inferred latches = 205  ;                                      ;                        ;
+------------------------------------------------------+--------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 809   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 809   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+-------------------------------------+-------------------------+------+
; Register Name                       ; Megafunction            ; Type ;
+-------------------------------------+-------------------------+------+
; ram:ramModule|addressRegister[0..8] ; ram:ramModule|RAM_rtl_0 ; RAM  ;
+-------------------------------------+-------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:IR|q[22]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|IncPC_32_bit:PC_reg|newPC[29]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:MAR|q[4]                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:MDR|q[31]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector0   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector30  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL|ShiftRight0          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector13  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector30  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR|ShiftLeft0          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL|ShiftRight0          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector47  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector79  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector104 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector159 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector183 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector208 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector256 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector294 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector316 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector351 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector384 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector410 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector457 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector464 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector500 ;
; 24:1               ; 17 bits   ; 272 LEs       ; 255 LEs              ; 17 LEs                 ; No         ; |CPUDesignProject|mux_32_to_1:BusMux|Mux5                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR|ShiftLeft0          ;
; 21:1               ; 31 bits   ; 434 LEs       ; 93 LEs               ; 341 LEs                ; No         ; |CPUDesignProject|alu:the_alu|Mux45                                           ;
; 26:1               ; 16 bits   ; 272 LEs       ; 160 LEs              ; 112 LEs                ; No         ; |CPUDesignProject|alu:the_alu|Mux20                                           ;
; 26:1               ; 13 bits   ; 221 LEs       ; 143 LEs              ; 78 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux2                                            ;
; 23:1               ; 15 bits   ; 225 LEs       ; 225 LEs              ; 0 LEs                  ; No         ; |CPUDesignProject|mux_32_to_1:BusMux|Mux18                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R9 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R10 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R11 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R12 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R13 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R14 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R15 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:Y ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:HI_reg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; qInitial       ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:LO_reg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; qInitial       ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:ZHigh_reg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; qInitial       ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:ZLow_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; qInitial       ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:IR ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; qInitial       ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:OutPort ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; qInitial       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:InPort ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; qInitial       ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:MDR ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:MAR ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:the_alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; add            ; 00011 ; Unsigned Binary                 ;
; sub            ; 00100 ; Unsigned Binary                 ;
; logicalAnd     ; 00101 ; Unsigned Binary                 ;
; logicalOr      ; 00110 ; Unsigned Binary                 ;
; shr            ; 00111 ; Unsigned Binary                 ;
; shra           ; 01000 ; Unsigned Binary                 ;
; shl            ; 01001 ; Unsigned Binary                 ;
; ror            ; 01010 ; Unsigned Binary                 ;
; rol            ; 01011 ; Unsigned Binary                 ;
; addi           ; 01100 ; Unsigned Binary                 ;
; andi           ; 01101 ; Unsigned Binary                 ;
; ori            ; 01110 ; Unsigned Binary                 ;
; mul            ; 01111 ; Unsigned Binary                 ;
; div            ; 10000 ; Unsigned Binary                 ;
; neg            ; 10001 ; Unsigned Binary                 ;
; logicalNot     ; 10010 ; Unsigned Binary                 ;
; br             ; 10011 ; Unsigned Binary                 ;
; jr             ; 10100 ; Unsigned Binary                 ;
; jal            ; 10101 ; Unsigned Binary                 ;
; in             ; 10110 ; Unsigned Binary                 ;
; out            ; 10111 ; Unsigned Binary                 ;
; mfhi           ; 11000 ; Unsigned Binary                 ;
; mflo           ; 11001 ; Unsigned Binary                 ;
; nop            ; 11010 ; Unsigned Binary                 ;
; halt           ; 11011 ; Unsigned Binary                 ;
; load           ; 00000 ; Unsigned Binary                 ;
; loadi          ; 00001 ; Unsigned Binary                 ;
; store          ; 00010 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:controlUnit ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; reset_state    ; 00000000 ; Unsigned Binary                           ;
; fetch0         ; 00000001 ; Unsigned Binary                           ;
; fetch1         ; 00000010 ; Unsigned Binary                           ;
; fetch2         ; 00000011 ; Unsigned Binary                           ;
; add3           ; 00000100 ; Unsigned Binary                           ;
; add4           ; 00000101 ; Unsigned Binary                           ;
; add5           ; 00000110 ; Unsigned Binary                           ;
; sub3           ; 00000111 ; Unsigned Binary                           ;
; sub4           ; 00001000 ; Unsigned Binary                           ;
; sub5           ; 00001001 ; Unsigned Binary                           ;
; mul3           ; 00001010 ; Unsigned Binary                           ;
; mul4           ; 00001011 ; Unsigned Binary                           ;
; mul5           ; 00001100 ; Unsigned Binary                           ;
; mul6           ; 00001101 ; Unsigned Binary                           ;
; div3           ; 00001110 ; Unsigned Binary                           ;
; div4           ; 00001111 ; Unsigned Binary                           ;
; div5           ; 00010000 ; Unsigned Binary                           ;
; div6           ; 00010001 ; Unsigned Binary                           ;
; or3            ; 00010010 ; Unsigned Binary                           ;
; or4            ; 00010011 ; Unsigned Binary                           ;
; or5            ; 00010100 ; Unsigned Binary                           ;
; and3           ; 00010101 ; Unsigned Binary                           ;
; and4           ; 00010110 ; Unsigned Binary                           ;
; and5           ; 00010111 ; Unsigned Binary                           ;
; shl3           ; 00011000 ; Unsigned Binary                           ;
; shl4           ; 00011001 ; Unsigned Binary                           ;
; shl5           ; 00011010 ; Unsigned Binary                           ;
; shr3           ; 00011011 ; Unsigned Binary                           ;
; shr4           ; 00011100 ; Unsigned Binary                           ;
; shr5           ; 00011101 ; Unsigned Binary                           ;
; rol3           ; 00011110 ; Unsigned Binary                           ;
; rol4           ; 00011111 ; Unsigned Binary                           ;
; rol5           ; 00100000 ; Unsigned Binary                           ;
; ror3           ; 00100001 ; Unsigned Binary                           ;
; ror4           ; 00100010 ; Unsigned Binary                           ;
; ror5           ; 00100011 ; Unsigned Binary                           ;
; neg3           ; 00100100 ; Unsigned Binary                           ;
; neg4           ; 00100101 ; Unsigned Binary                           ;
; neg5           ; 00100110 ; Unsigned Binary                           ;
; not3           ; 00100111 ; Unsigned Binary                           ;
; not4           ; 00101000 ; Unsigned Binary                           ;
; not5           ; 00101001 ; Unsigned Binary                           ;
; ld3            ; 00101010 ; Unsigned Binary                           ;
; ld4            ; 00101011 ; Unsigned Binary                           ;
; ld5            ; 00101100 ; Unsigned Binary                           ;
; ld6            ; 00101101 ; Unsigned Binary                           ;
; ld7            ; 00101110 ; Unsigned Binary                           ;
; ldi3           ; 00101111 ; Unsigned Binary                           ;
; ldi4           ; 00110000 ; Unsigned Binary                           ;
; ldi5           ; 00110001 ; Unsigned Binary                           ;
; st3            ; 00110010 ; Unsigned Binary                           ;
; st4            ; 00110011 ; Unsigned Binary                           ;
; st5            ; 00110100 ; Unsigned Binary                           ;
; st6            ; 00110101 ; Unsigned Binary                           ;
; st7            ; 00110110 ; Unsigned Binary                           ;
; addi3          ; 00110111 ; Unsigned Binary                           ;
; addi4          ; 00111000 ; Unsigned Binary                           ;
; addi5          ; 00111001 ; Unsigned Binary                           ;
; andi3          ; 00111010 ; Unsigned Binary                           ;
; andi4          ; 00111011 ; Unsigned Binary                           ;
; andi5          ; 00111100 ; Unsigned Binary                           ;
; ori3           ; 00111101 ; Unsigned Binary                           ;
; ori4           ; 00111110 ; Unsigned Binary                           ;
; ori5           ; 00111111 ; Unsigned Binary                           ;
; br3            ; 01000000 ; Unsigned Binary                           ;
; br4            ; 01000001 ; Unsigned Binary                           ;
; br5            ; 01000010 ; Unsigned Binary                           ;
; br6            ; 01000011 ; Unsigned Binary                           ;
; br7            ; 11111111 ; Unsigned Binary                           ;
; jr3            ; 01000100 ; Unsigned Binary                           ;
; jal3           ; 01000101 ; Unsigned Binary                           ;
; jal4           ; 01000110 ; Unsigned Binary                           ;
; mfhi3          ; 01000111 ; Unsigned Binary                           ;
; mflo3          ; 01001000 ; Unsigned Binary                           ;
; in3            ; 01001001 ; Unsigned Binary                           ;
; out3           ; 01001010 ; Unsigned Binary                           ;
; nop3           ; 01001011 ; Unsigned Binary                           ;
; halt3          ; 01001100 ; Unsigned Binary                           ;
; fetch2a        ; 10000000 ; Unsigned Binary                           ;
; fetch3         ; 11000000 ; Unsigned Binary                           ;
; shra3          ; 11000001 ; Unsigned Binary                           ;
; shra4          ; 11000010 ; Unsigned Binary                           ;
; shra5          ; 11000011 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ramModule|altsyncram:RAM_rtl_0              ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 9                                          ; Untyped        ;
; NUMWORDS_A                         ; 512                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 1                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rd91                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; ram:ramModule|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 512                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:controlUnit"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; run  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Yout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateR"                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rotate_left_32_bit:rotateL"                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu"                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IncPC ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32_to_1:BusMux"                                                                                                                                                   ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                    ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxIn_In_Port ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_In_Port[31..1]" will be connected to GND. ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:MAR"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:InPort"                                                                                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d[31..1]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts                      ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_to_5:encoder"    ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; encoderInput[31..24] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 23 22:24:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file sub_32_bit.v
    Info (12023): Found entity 1: sub_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v
    Info (12023): Found entity 1: rotate_right_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v
    Info (12023): Found entity 1: rotate_left_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bit.v
    Info (12023): Found entity 1: reg_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: not_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file negate_32_bit.v
    Info (12023): Found entity 1: negate_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_32_bit.v
    Info (12023): Found entity 1: multiplication_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file division_32_bit.v
    Info (12023): Found entity 1: division_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file cpudesignproject.v
    Info (12023): Found entity 1: CPUDesignProject
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 3 design units, including 3 entities, in source file adder_32_bit.v
    Info (12023): Found entity 1: adder_32_bit
    Info (12023): Found entity 2: CLA16
    Info (12023): Found entity 3: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file incpc_32_bit.v
    Info (12023): Found entity 1: IncPC_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: shra_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: neg_tb
Info (12021): Found 1 design units, including 1 entities, in source file 2_to_4_encoder.v
    Info (12023): Found entity 1: encoder_2_to_4
Info (12021): Found 1 design units, including 1 entities, in source file 4_to_16_encoder.v
    Info (12023): Found entity 1: encoder_4_to_16
Info (12021): Found 1 design units, including 1 entities, in source file conff_logic.v
    Info (12023): Found entity 1: CONFF_logic
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file selectencodelogic.v
    Info (12023): Found entity 1: selectencodelogic
Info (12021): Found 1 design units, including 1 entities, in source file ff_logic.v
    Info (12023): Found entity 1: ff_logic
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb
Info (12021): Found 1 design units, including 1 entities, in source file st_tb.v
    Info (12023): Found entity 1: st_tb
Info (12021): Found 1 design units, including 1 entities, in source file memram.v
    Info (12023): Found entity 1: memRAM
Info (12021): Found 1 design units, including 1 entities, in source file addi_tb.v
    Info (12023): Found entity 1: addi_tb
Info (12021): Found 1 design units, including 1 entities, in source file andi_tb.v
    Info (12023): Found entity 1: andi_tb
Info (12021): Found 1 design units, including 1 entities, in source file ori_tb.v
    Info (12023): Found entity 1: ori_tb
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb
Info (12021): Found 1 design units, including 1 entities, in source file jr_tb.v
    Info (12023): Found entity 1: jr_tb
Info (12021): Found 1 design units, including 1 entities, in source file jal_tb.v
    Info (12023): Found entity 1: jal_tb
Info (12021): Found 1 design units, including 1 entities, in source file mfhi_tb.v
    Info (12023): Found entity 1: mfhi_tb
Info (12021): Found 1 design units, including 1 entities, in source file mflo_tb.v
    Info (12023): Found entity 1: mflo_tb
Info (12021): Found 1 design units, including 1 entities, in source file out_tb.v
    Info (12023): Found entity 1: out_tb
Info (12021): Found 1 design units, including 1 entities, in source file in_tb.v
    Info (12023): Found entity 1: in_tb
Info (12021): Found 1 design units, including 1 entities, in source file phase3_tb.v
    Info (12023): Found entity 1: phase3_tb
Info (12021): Found 1 design units, including 1 entities, in source file clkdivider.v
    Info (12023): Found entity 1: clkDivider
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(63): created implicit net for "clr"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(92): created implicit net for "OutPortIn"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for "InPortIn"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for "Inport_data_out"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(93): created implicit net for "BusMuxIn_In_Port"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(98): created implicit net for "CONout"
Warning (10236): Verilog HDL Implicit Net warning at ALU_tb.v(10): created implicit net for "IncPc"
Info (12127): Elaborating entity "CPUDesignProject" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R0"
Info (12128): Elaborating entity "IncPC_32_bit" for hierarchy "IncPC_32_bit:PC_reg"
Info (12128): Elaborating entity "selectencodelogic" for hierarchy "selectencodelogic:selEn"
Info (12128): Elaborating entity "encoder_4_to_16" for hierarchy "selectencodelogic:selEn|encoder_4_to_16:encoder"
Info (12128): Elaborating entity "CONFF_logic" for hierarchy "CONFF_logic:conff"
Warning (10235): Verilog HDL Always Construct warning at CONFF_logic.v(25): variable "brFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "encoder_2_to_4" for hierarchy "CONFF_logic:conff|encoder_2_to_4:encoder"
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:MDMux"
Info (12128): Elaborating entity "ram" for hierarchy "ram:ramModule"
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "mux_32_to_1:BusMux"
Warning (10270): Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable "BusMuxOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusMuxOut[0]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[1]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[2]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[3]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[4]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[5]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[6]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[7]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[8]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[9]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[10]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[11]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[12]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[13]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[14]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[15]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[16]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[17]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[18]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[19]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[20]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[21]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[22]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[23]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[24]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[25]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[26]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[27]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[28]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[29]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[30]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[31]" at mux_32_to_1.v(31)
Info (12128): Elaborating entity "alu" for hierarchy "alu:the_alu"
Warning (10764): Verilog HDL warning at alu.v(50): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at alu.v(54): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at alu.v(58): converting signed shift amount to unsigned
Warning (10272): Verilog HDL Case Statement warning at alu.v(77): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at alu.v(24): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(24): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "C[0]" at alu.v(24)
Info (10041): Inferred latch for "C[1]" at alu.v(24)
Info (10041): Inferred latch for "C[2]" at alu.v(24)
Info (10041): Inferred latch for "C[3]" at alu.v(24)
Info (10041): Inferred latch for "C[4]" at alu.v(24)
Info (10041): Inferred latch for "C[5]" at alu.v(24)
Info (10041): Inferred latch for "C[6]" at alu.v(24)
Info (10041): Inferred latch for "C[7]" at alu.v(24)
Info (10041): Inferred latch for "C[8]" at alu.v(24)
Info (10041): Inferred latch for "C[9]" at alu.v(24)
Info (10041): Inferred latch for "C[10]" at alu.v(24)
Info (10041): Inferred latch for "C[11]" at alu.v(24)
Info (10041): Inferred latch for "C[12]" at alu.v(24)
Info (10041): Inferred latch for "C[13]" at alu.v(24)
Info (10041): Inferred latch for "C[14]" at alu.v(24)
Info (10041): Inferred latch for "C[15]" at alu.v(24)
Info (10041): Inferred latch for "C[16]" at alu.v(24)
Info (10041): Inferred latch for "C[17]" at alu.v(24)
Info (10041): Inferred latch for "C[18]" at alu.v(24)
Info (10041): Inferred latch for "C[19]" at alu.v(24)
Info (10041): Inferred latch for "C[20]" at alu.v(24)
Info (10041): Inferred latch for "C[21]" at alu.v(24)
Info (10041): Inferred latch for "C[22]" at alu.v(24)
Info (10041): Inferred latch for "C[23]" at alu.v(24)
Info (10041): Inferred latch for "C[24]" at alu.v(24)
Info (10041): Inferred latch for "C[25]" at alu.v(24)
Info (10041): Inferred latch for "C[26]" at alu.v(24)
Info (10041): Inferred latch for "C[27]" at alu.v(24)
Info (10041): Inferred latch for "C[28]" at alu.v(24)
Info (10041): Inferred latch for "C[29]" at alu.v(24)
Info (10041): Inferred latch for "C[30]" at alu.v(24)
Info (10041): Inferred latch for "C[31]" at alu.v(24)
Info (10041): Inferred latch for "C[32]" at alu.v(24)
Info (10041): Inferred latch for "C[33]" at alu.v(24)
Info (10041): Inferred latch for "C[34]" at alu.v(24)
Info (10041): Inferred latch for "C[35]" at alu.v(24)
Info (10041): Inferred latch for "C[36]" at alu.v(24)
Info (10041): Inferred latch for "C[37]" at alu.v(24)
Info (10041): Inferred latch for "C[38]" at alu.v(24)
Info (10041): Inferred latch for "C[39]" at alu.v(24)
Info (10041): Inferred latch for "C[40]" at alu.v(24)
Info (10041): Inferred latch for "C[41]" at alu.v(24)
Info (10041): Inferred latch for "C[42]" at alu.v(24)
Info (10041): Inferred latch for "C[43]" at alu.v(24)
Info (10041): Inferred latch for "C[44]" at alu.v(24)
Info (10041): Inferred latch for "C[45]" at alu.v(24)
Info (10041): Inferred latch for "C[46]" at alu.v(24)
Info (10041): Inferred latch for "C[47]" at alu.v(24)
Info (10041): Inferred latch for "C[48]" at alu.v(24)
Info (10041): Inferred latch for "C[49]" at alu.v(24)
Info (10041): Inferred latch for "C[50]" at alu.v(24)
Info (10041): Inferred latch for "C[51]" at alu.v(24)
Info (10041): Inferred latch for "C[52]" at alu.v(24)
Info (10041): Inferred latch for "C[53]" at alu.v(24)
Info (10041): Inferred latch for "C[54]" at alu.v(24)
Info (10041): Inferred latch for "C[55]" at alu.v(24)
Info (10041): Inferred latch for "C[56]" at alu.v(24)
Info (10041): Inferred latch for "C[57]" at alu.v(24)
Info (10041): Inferred latch for "C[58]" at alu.v(24)
Info (10041): Inferred latch for "C[59]" at alu.v(24)
Info (10041): Inferred latch for "C[60]" at alu.v(24)
Info (10041): Inferred latch for "C[61]" at alu.v(24)
Info (10041): Inferred latch for "C[62]" at alu.v(24)
Info (10041): Inferred latch for "C[63]" at alu.v(24)
Info (12128): Elaborating entity "adder_32_bit" for hierarchy "alu:the_alu|adder_32_bit:adder"
Info (12128): Elaborating entity "CLA16" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1"
Info (12128): Elaborating entity "CLA4" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1"
Info (12128): Elaborating entity "sub_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction"
Info (12128): Elaborating entity "negate_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG"
Info (12128): Elaborating entity "not_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"
Info (12128): Elaborating entity "multiplication_32_bit" for hierarchy "alu:the_alu|multiplication_32_bit:mutlipication"
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(22): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(24): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(26): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplication_32_bit.v(33): truncated value with size 66 to match size of target (64)
Info (12128): Elaborating entity "division_32_bit" for hierarchy "alu:the_alu|division_32_bit:divison"
Warning (10230): Verilog HDL assignment warning at division_32_bit.v(36): truncated value with size 65 to match size of target (64)
Info (12128): Elaborating entity "rotate_left_32_bit" for hierarchy "alu:the_alu|rotate_left_32_bit:rotateL"
Warning (10764): Verilog HDL warning at rotate_left_32_bit.v(9): converting signed shift amount to unsigned
Info (12128): Elaborating entity "rotate_right_32_bit" for hierarchy "alu:the_alu|rotate_right_32_bit:rotateR"
Warning (10764): Verilog HDL warning at rotate_right_32_bit.v(9): converting signed shift amount to unsigned
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:controlUnit"
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(35): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at control_unit.v(35): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(29): inferring latch(es) for variable "present_state", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "run", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "R_enableIn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "ZLowout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "ZHighIn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "ZLowIn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "CONin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "InPort_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "OutPort_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "ramWE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Cout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "InPortout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "ZHighout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(175): inferring latch(es) for variable "Read", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "Yout" at control_unit.v(5) has no driver
Info (10041): Inferred latch for "Read" at control_unit.v(175)
Info (10041): Inferred latch for "Rin" at control_unit.v(175)
Info (10041): Inferred latch for "Rout" at control_unit.v(175)
Info (10041): Inferred latch for "LOin" at control_unit.v(175)
Info (10041): Inferred latch for "HIin" at control_unit.v(175)
Info (10041): Inferred latch for "HIout" at control_unit.v(175)
Info (10041): Inferred latch for "LOout" at control_unit.v(175)
Info (10041): Inferred latch for "ZHighout" at control_unit.v(175)
Info (10041): Inferred latch for "InPortout" at control_unit.v(175)
Info (10041): Inferred latch for "Cout" at control_unit.v(175)
Info (10041): Inferred latch for "BAout" at control_unit.v(175)
Info (10041): Inferred latch for "Grc" at control_unit.v(175)
Info (10041): Inferred latch for "Grb" at control_unit.v(175)
Info (10041): Inferred latch for "Gra" at control_unit.v(175)
Info (10041): Inferred latch for "ramWE" at control_unit.v(175)
Info (10041): Inferred latch for "IncPC" at control_unit.v(175)
Info (10041): Inferred latch for "Yin" at control_unit.v(175)
Info (10041): Inferred latch for "IRin" at control_unit.v(175)
Info (10041): Inferred latch for "MDRin" at control_unit.v(175)
Info (10041): Inferred latch for "PCin" at control_unit.v(175)
Info (10041): Inferred latch for "OutPort_enable" at control_unit.v(175)
Info (10041): Inferred latch for "InPort_enable" at control_unit.v(175)
Info (10041): Inferred latch for "CONin" at control_unit.v(175)
Info (10041): Inferred latch for "ZLowIn" at control_unit.v(175)
Info (10041): Inferred latch for "ZHighIn" at control_unit.v(175)
Info (10041): Inferred latch for "MARin" at control_unit.v(175)
Info (10041): Inferred latch for "MDRout" at control_unit.v(175)
Info (10041): Inferred latch for "ZLowout" at control_unit.v(175)
Info (10041): Inferred latch for "PCout" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[0]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[1]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[2]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[3]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[4]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[5]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[6]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[7]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[8]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[9]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[10]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[11]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[12]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[13]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[14]" at control_unit.v(175)
Info (10041): Inferred latch for "R_enableIn[15]" at control_unit.v(175)
Info (10041): Inferred latch for "run" at control_unit.v(175)
Info (10041): Inferred latch for "present_state.br7" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shra5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shra4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shra3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.fetch3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.fetch2a" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.halt3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.nop3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.out3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.in3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mflo3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mfhi3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.jal4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.jal3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.jr3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.br6" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.br5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.br4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.br3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ori5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ori4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ori3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.andi5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.andi4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.andi3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.addi5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.addi4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.addi3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.st7" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.st6" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.st5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.st4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.st3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ldi5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ldi4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ldi3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ld7" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ld6" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ld5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ld4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ld3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.not4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.not3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.neg4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.neg3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ror5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ror4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.ror3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.rol5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.rol4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.rol3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shr5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shr4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shr3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shl5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shl4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.shl3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.and5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.and4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.and3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.or5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.or4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.or3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.div6" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.div5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.div4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.div3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mul6" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mul5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mul4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.mul3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.sub5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.sub4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.sub3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.add5" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.add4" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.add3" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.fetch2" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.fetch1" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.fetch0" at control_unit.v(35)
Info (10041): Inferred latch for "present_state.reset_state" at control_unit.v(35)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (276021): Created node "ram:ramModule|RAM" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ramModule|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif
Info (278001): Inferred 29 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add2"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add4"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add6"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add8"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add10"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add12"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add14"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add16"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add18"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add20"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add22"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add24"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add26"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add28"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add30"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add32"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add34"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add36"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add38"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add40"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add42"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add44"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add46"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add48"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add50"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add52"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add54"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add56"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add58"
Info (12130): Elaborated megafunction instantiation "ram:ramModule|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "ram:ramModule|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd91.tdf
    Info (12023): Found entity 1: altsyncram_rd91
Info (12130): Elaborated megafunction instantiation "alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2"
Info (12133): Instantiated megafunction "alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf
    Info (12023): Found entity 1: add_sub_gui
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "control_unit:controlUnit|HIin" merged with LATCH primitive "control_unit:controlUnit|ZHighout"
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch control_unit:controlUnit|present_state.out3_1311 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.halt3_1291 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.br7_1231 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shra5_1241 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shra4_1251 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shra3_1261 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.fetch3_1271 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.fetch2a_1281 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.nop3_1301 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.in3_1321 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.mflo3_1331 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.mfhi3_1341 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.jal4_1351 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.jal3_1361 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.jr3_1371 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.br6_1381 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.br5_1391 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.br4_1401 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.br3_1411 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.ori5_1421 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ori4_1431 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ori3_1441 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.andi5_1451 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.andi4_1461 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.andi3_1471 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.addi5_1481 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.addi4_1491 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.addi3_1501 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.st7_1511 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.st6_1521 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.st5_1531 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.st4_1541 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.st3_1551 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.ldi5_1561 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ldi4_1571 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ldi3_1581 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.ld7_1591 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ld6_1601 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ld5_1611 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ld4_1621 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ld3_1631 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.not4_1641 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.not3_1651 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.neg4_1661 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.neg3_1671 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.ror5_1681 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ror4_1691 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.ror3_1701 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.rol5_1711 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.rol4_1721 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.rol3_1731 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.shr5_1741 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shr4_1751 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shr3_1761 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.shl5_1771 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shl4_1781 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.shl3_1791 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.and5_1801 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.and4_1811 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.and3_1821 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.or5_1831 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.or4_1841 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.or3_1851 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.div6_1861 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.div5_1871 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.div4_1881 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.div3_1891 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.mul6_1901 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.mul5_1911 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.mul4_1921 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.mul3_1931 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.sub5_1941 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.sub4_1951 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.sub3_1961 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.add5_1971 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.add4_1981 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.add3_1991 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[29]
Warning (13012): Latch control_unit:controlUnit|present_state.fetch2_2001 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.fetch1_2011 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|present_state.fetch0_2021 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch alu:the_alu|C[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch control_unit:controlUnit|present_state.reset_state_2031 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inport_data_in[0]"
    Warning (15610): No output dependent on input pin "inport_data_in[1]"
    Warning (15610): No output dependent on input pin "inport_data_in[2]"
    Warning (15610): No output dependent on input pin "inport_data_in[3]"
    Warning (15610): No output dependent on input pin "inport_data_in[4]"
    Warning (15610): No output dependent on input pin "inport_data_in[5]"
    Warning (15610): No output dependent on input pin "inport_data_in[6]"
    Warning (15610): No output dependent on input pin "inport_data_in[7]"
    Warning (15610): No output dependent on input pin "inport_data_in[8]"
    Warning (15610): No output dependent on input pin "inport_data_in[9]"
    Warning (15610): No output dependent on input pin "inport_data_in[10]"
    Warning (15610): No output dependent on input pin "inport_data_in[11]"
    Warning (15610): No output dependent on input pin "inport_data_in[12]"
    Warning (15610): No output dependent on input pin "inport_data_in[13]"
    Warning (15610): No output dependent on input pin "inport_data_in[14]"
    Warning (15610): No output dependent on input pin "inport_data_in[15]"
    Warning (15610): No output dependent on input pin "inport_data_in[16]"
    Warning (15610): No output dependent on input pin "inport_data_in[17]"
    Warning (15610): No output dependent on input pin "inport_data_in[18]"
    Warning (15610): No output dependent on input pin "inport_data_in[19]"
    Warning (15610): No output dependent on input pin "inport_data_in[20]"
    Warning (15610): No output dependent on input pin "inport_data_in[21]"
    Warning (15610): No output dependent on input pin "inport_data_in[22]"
    Warning (15610): No output dependent on input pin "inport_data_in[23]"
    Warning (15610): No output dependent on input pin "inport_data_in[24]"
    Warning (15610): No output dependent on input pin "inport_data_in[25]"
    Warning (15610): No output dependent on input pin "inport_data_in[26]"
    Warning (15610): No output dependent on input pin "inport_data_in[27]"
    Warning (15610): No output dependent on input pin "inport_data_in[28]"
    Warning (15610): No output dependent on input pin "inport_data_in[29]"
    Warning (15610): No output dependent on input pin "inport_data_in[30]"
    Warning (15610): No output dependent on input pin "inport_data_in[31]"
Info (21057): Implemented 7590 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 7454 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 502 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Thu Mar 23 22:24:59 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg.


