#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Nov 24 00:53:27 2020
# Process ID: 1244
# Current directory: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5132 C:\Users\CSE.CAL\Desktop\MS4_with_FPGA\MS4_with_FPGA\MS4\MS4.xpr
# Log file: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/vivado.log
# Journal file: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/csce/Desktop/MS4_Latest/MS4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/UART_receiver_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver_switch
INFO: [VRFC 10-2458] undeclared symbol RxData, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/UART_receiver_switch.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/Four_Digit_Seven_Segment_Driver_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-311] analyzing module negate_num
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shift_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_one
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/multiple_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver_multiple_Keys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2458] undeclared symbol shift_out, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:10]
ERROR: [VRFC 10-2063] Module <UART_receiver_switch> not found while processing module instance <IN7> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/multiple_keys.v:9]
ERROR: [VRFC 10-2063] Module <RippleCarryAdder> not found while processing module instance <first_adder> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:84]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <muxarray> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <N_bit_register> not found while processing module instance <IF_ID> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:92]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <Register_File> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:113]
ERROR: [VRFC 10-2063] Module <rv32_ImmGen> not found while processing module instance <immediate_gen> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:118]
ERROR: [VRFC 10-2063] Module <control_unit> not found while processing module instance <control_unit1> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:125]
ERROR: [VRFC 10-2063] Module <mux_4x1> not found while processing module instance <mux_before_regfile> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
ERROR: [VRFC 10-2063] Module <shift_one> not found while processing module instance <shifting_one> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:154]
ERROR: [VRFC 10-2063] Module <ALU_control_unit> not found while processing module instance <alu_control_unit> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:169]
ERROR: [VRFC 10-2063] Module <forwardingUnit> not found while processing module instance <forward_module> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:192]
ERROR: [VRFC 10-2063] Module <prv32_ALU> not found while processing module instance <ALUModule> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:220]
ERROR: [VRFC 10-2063] Module <branchOutput> not found while processing module instance <branchout> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:259]
ERROR: [VRFC 10-2063] Module <mux_4x1_four> not found while processing module instance <jal_hybrdid_mux> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:269]
ERROR: [VRFC 10-2063] Module <PC_register> not found while processing module instance <PC_reg> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:271]
ERROR: [VRFC 10-2063] Module <single_memory> not found while processing module instance <Hybrid_Mem> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:286]
ERROR: [VRFC 10-2063] Module <Four_Digit_Seven_Segment_Driver_Optimized> not found while processing module instance <modssd> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:348]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/UART_receiver_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver_switch
INFO: [VRFC 10-2458] undeclared symbol RxData, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/UART_receiver_switch.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/Four_Digit_Seven_Segment_Driver_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-311] analyzing module negate_num
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shift_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_one
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/multiple_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver_multiple_Keys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2458] undeclared symbol shift_out, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:10]
ERROR: [VRFC 10-2063] Module <UART_receiver_switch> not found while processing module instance <IN7> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/multiple_keys.v:9]
ERROR: [VRFC 10-2063] Module <RippleCarryAdder> not found while processing module instance <first_adder> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:84]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <muxarray> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <N_bit_register> not found while processing module instance <IF_ID> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:92]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <Register_File> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:113]
ERROR: [VRFC 10-2063] Module <rv32_ImmGen> not found while processing module instance <immediate_gen> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:118]
ERROR: [VRFC 10-2063] Module <control_unit> not found while processing module instance <control_unit1> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:125]
ERROR: [VRFC 10-2063] Module <mux_4x1> not found while processing module instance <mux_before_regfile> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
ERROR: [VRFC 10-2063] Module <shift_one> not found while processing module instance <shifting_one> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:154]
ERROR: [VRFC 10-2063] Module <ALU_control_unit> not found while processing module instance <alu_control_unit> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:169]
ERROR: [VRFC 10-2063] Module <forwardingUnit> not found while processing module instance <forward_module> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:192]
ERROR: [VRFC 10-2063] Module <prv32_ALU> not found while processing module instance <ALUModule> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:220]
ERROR: [VRFC 10-2063] Module <branchOutput> not found while processing module instance <branchout> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:259]
ERROR: [VRFC 10-2063] Module <mux_4x1_four> not found while processing module instance <jal_hybrdid_mux> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:269]
ERROR: [VRFC 10-2063] Module <PC_register> not found while processing module instance <PC_reg> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:271]
ERROR: [VRFC 10-2063] Module <single_memory> not found while processing module instance <Hybrid_Mem> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:286]
ERROR: [VRFC 10-2063] Module <Four_Digit_Seven_Segment_Driver_Optimized> not found while processing module instance <modssd> [C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:348]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 24 00:56:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/synth_1/runme.log
[Tue Nov 24 00:56:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 24 00:59:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/synth_1/runme.log
[Tue Nov 24 00:59:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD316BA
set_property PROGRAM.FILE {C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/RISCVHandler.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/RISCVHandler.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 24 01:03:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/synth_1/runme.log
[Tue Nov 24 01:03:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.runs/impl_1/RISCVHandler.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 01:09:33 2020...
