make[1]: Entering directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator'
Running with RISCV=/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/.conda-env/riscv-tools
if [ "../../toolchains/riscv-tools/riscv-tests/build/benchmarks/rsort.riscv" != "none" ] && [ ! -f "../../toolchains/riscv-tools/riscv-tests/build/benchmarks/rsort.riscv" ]; then printf "\n\nBinary ../../toolchains/riscv-tools/riscv-tests/build/benchmarks/rsort.riscv not found\n\n"; exit 1; fi
(set -o pipefail &&  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/simulator-chipyard.harness-CustomisedRocketConfig \
	+permissive \
	+dramsim +dramsim_ini_dir=/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000     \
	+verbose \
	+permissive-off \
	../../toolchains/riscv-tools/riscv-tests/build/benchmarks/rsort.riscv \
	 \
	</dev/null 2> >(spike-dasm > /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/output/chipyard.harness.TestHarness.CustomisedRocketConfig/rsort.out) | tee /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/output/chipyard.harness.TestHarness.CustomisedRocketConfig/rsort.log)
[UART] UART0 is here (stdin/stdout).
mcycle = 335522
minstret = 171154
- /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TestDriver.v:158: Verilog $finish
make[1]: Leaving directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator'
