158

(CHAPTER FIVE Basic Computer Organization and Design

Start
SC @0,1EN -0,R-0

 

 

 

 

 

 

(instruction cycle)

=1. Gnterrupt cycle)

 

RT

 

 

AR 0, TRE PC

 

 

 

ARE PC

 

 

Ln

 

| ns

MIAR] Â© TR, PC=0

 

 

 

TREMIAR), PCH PC +1

 

 

Tn

 

| Rh

PC PC+1, JENA

 

 

 

AR IR (O~11), 1-1R(15)

REO,SCeHO

 

 

Do-- Dy & Decode IR (12 14)

 

Co

 

   
  
 

(Register or 1)

 

 

  

(indirect)

=0 (Memory ~ reference)

=0 (direct)

   

 

 

 

 

 

 

 

 

 

 

 

=0 (register)
DWT;
mt et ce ARH MIAR) Nowing |]
dancin inaneun
(rable 3 crase 3)
Eecue
memory reference
rnc
een

 

 

 

Figure 5-15 Flowchart fer computer operation.
