--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml RegDstE_MUX.twx RegDstE_MUX.ncd -o RegDstE_MUX.twr
RegDstE_MUX.pcf

Design file:              RegDstE_MUX.ncd
Physical constraint file: RegDstE_MUX.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RdE<0>         |WriteRegE<0>   |    5.604|
RdE<1>         |WriteRegE<1>   |    5.808|
RdE<2>         |WriteRegE<2>   |    5.503|
RdE<3>         |WriteRegE<3>   |    6.246|
RdE<4>         |WriteRegE<4>   |    5.719|
RegDstE        |WriteRegE<0>   |    5.772|
RegDstE        |WriteRegE<1>   |    6.029|
RegDstE        |WriteRegE<2>   |    5.828|
RegDstE        |WriteRegE<3>   |    6.131|
RegDstE        |WriteRegE<4>   |    5.757|
RtE<0>         |WriteRegE<0>   |    5.220|
RtE<1>         |WriteRegE<1>   |    5.382|
RtE<2>         |WriteRegE<2>   |    5.481|
RtE<3>         |WriteRegE<3>   |    5.738|
RtE<4>         |WriteRegE<4>   |    5.503|
---------------+---------------+---------+


Analysis completed Sun Jun 05 10:58:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



