Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Thu May 20 15:43:16 2021
| Host              : agent-8 running 64-bit Ubuntu 16.04.7 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file static_region_wrapper_timing_summary_routed.rpt -rpx static_region_wrapper_timing_summary_routed.rpx
| Design            : static_region_wrapper
| Device            : xcvu095-ffvc1517
| Speed File        : -2  PRODUCTION 1.24 03-22-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0               300799        0.024        0.000                      0               299861        0.000        0.000                       0                103958  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
c0_sys_clk_clk_p                                                                            {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                        {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                              {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                              {0.000 3.332}          6.664           150.060         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
static_region_i/xdma_0/inst/sys_clk                                                         {0.000 5.000}          10.000          100.000         
static_region_i/xdma_0/inst/sys_clk_gt                                                      {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                        {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                                                                      {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                     {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                                                                   {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                                                                           {0.000 1.000}          2.000           500.000         
    S00_ACLK_1                                                                              {0.000 2.000}          4.000           250.000         
    mcap_clk                                                                                {0.000 4.000}          8.000           125.000         
    pipe_clk                                                                                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c0_sys_clk_clk_p                                                                                  0.279        0.000                      0                   23        0.053        0.000                      0                   23        0.666        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.064        0.000                      0                74771        0.030        0.000                      0                74771        0.666        0.000                       0                 29001  
    pll_clk[0]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    36  
    pll_clk[2]                                                                                                                                                                                                                                0.021        0.000                       0                     7  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    30  
  mmcm_clkout5                                                                                   10.467        0.000                      0                  953        0.032        0.000                      0                  953        5.996        0.000                       0                   548  
  mmcm_clkout6                                                                                    0.773        0.000                      0                 5514        0.031        0.000                      0                 5030        0.199        0.000                       0                  1687  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.006        0.000                      0                  914        0.039        0.000                      0                  914       15.832        0.000                       0                   469  
static_region_i/xdma_0/inst/sys_clk                                                               8.317        0.000                      0                  170        0.050        0.000                      0                  170        3.200        0.000                       0                   225  
  txoutclk_out[3]                                                                                 0.253        0.000                      0                 1172        0.031        0.000                      0                 1172        0.000        0.000                       0                    37  
    S00_ACLK_1                                                                                    0.064        0.000                      0               210856        0.024        0.000                      0               210856        0.000        0.000                       0                 69777  
    mcap_clk                                                                                                                                                                                                                                  0.000        0.000                       0                     1  
    pipe_clk                                                                                      0.110        0.000                      0                 3746        0.030        0.000                      0                 3746        0.000        0.000                       0                  2063  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5    mmcm_clkout0          2.238        0.000                      0                   28                                                                        
mmcm_clkout6    mmcm_clkout0          1.227        0.000                      0                  129                                                                        
S00_ACLK_1      mmcm_clkout0          2.391        0.000                      0                  144                                                                        
mmcm_clkout0    pll_clk[0]_DIV        0.396        0.000                      0                  352        0.298        0.000                      0                  352  
mmcm_clkout0    pll_clk[1]_DIV        0.520        0.000                      0                  312        0.234        0.000                      0                  312  
mmcm_clkout0    pll_clk[2]_DIV        0.524        0.000                      0                  264        0.438        0.000                      0                  264  
mmcm_clkout0    mmcm_clkout5         11.277        0.000                      0                   10                                                                        
mmcm_clkout0    mmcm_clkout6          3.888        0.000                      0                   35                                                                        
mmcm_clkout0    S00_ACLK_1            1.766        0.000                      0                  109        2.323        0.000                      0                    1  
S00_ACLK_1      pipe_clk              0.211        0.000                      0                  968        0.082        0.000                      0                  968  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           S00_ACLK_1                                                                                  S00_ACLK_1                                                                                        0.147        0.000                      0                  112        0.152        0.000                      0                  112  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.280        0.000                      0                  100        0.183        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     12.070        0.000                      0                   97        0.097        0.000                      0                   97  
**async_default**                                                                           static_region_i/xdma_0/inst/sys_clk                                                         static_region_i/xdma_0/inst/sys_clk                                                               8.907        0.000                      0                   20        0.202        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_clk_p
  To Clock:  c0_sys_clk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.117ns (4.191%)  route 2.675ns (95.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6.386 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.753ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.675     6.402    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.873     6.386    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.413     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X57Y230        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     6.681    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.117ns (4.191%)  route 2.675ns (95.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6.386 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.753ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.675     6.402    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.873     6.386    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.413     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X57Y230        FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.083     6.681    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.117ns (4.191%)  route 2.675ns (95.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6.386 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.753ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.675     6.402    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.873     6.386    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.413     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X57Y230        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.083     6.681    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.233ns (11.762%)  route 1.748ns (88.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6.381 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.753ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.462     5.189    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y230        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.305 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.286     5.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.868     6.381    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.413     6.794    
                         clock uncertainty           -0.035     6.759    
    SLICE_X56Y230        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.675    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.675    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.233ns (11.762%)  route 1.748ns (88.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6.381 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.753ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.462     5.189    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y230        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.305 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.286     5.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.868     6.381    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.413     6.794    
                         clock uncertainty           -0.035     6.759    
    SLICE_X56Y230        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.675    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.675    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.233ns (11.762%)  route 1.748ns (88.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6.381 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.753ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.462     5.189    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y230        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.305 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.286     5.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.868     6.381    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.413     6.794    
                         clock uncertainty           -0.035     6.759    
    SLICE_X56Y230        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     6.677    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.233ns (11.762%)  route 1.748ns (88.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6.381 - 3.332 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.820ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.753ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.083     3.610    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.727 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.462     5.189    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y230        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.305 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.286     5.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.868     6.381    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.413     6.794    
                         clock uncertainty           -0.035     6.759    
    SLICE_X56Y230        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.677    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.478ns (31.365%)  route 1.046ns (68.635%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6.386 - 3.332 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.820ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.753ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.104     3.631    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.748 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.258     4.006    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X57Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.211 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.297     4.508    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X57Y230        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.549 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.072     4.621    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X57Y230        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     4.736 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.419     5.155    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.873     6.386    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.460     6.846    
                         clock uncertainty           -0.035     6.810    
    SLICE_X57Y230        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.870    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.870    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.363ns (28.337%)  route 0.918ns (71.663%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 6.389 - 3.332 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.820ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.753ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.104     3.631    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.748 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.258     4.006    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X57Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.211 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.297     4.508    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X57Y230        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.549 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.363     4.912    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X57Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.876     6.389    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.460     6.849    
                         clock uncertainty           -0.035     6.813    
    SLICE_X57Y230        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.872    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (c0_sys_clk_clk_p rise@3.332ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.434ns (39.963%)  route 0.652ns (60.037%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6.386 - 3.332 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 0.820ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.753ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          2.104     3.631    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.748 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.258     4.006    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X57Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.211 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.297     4.508    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X57Y230        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.549 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.071     4.620    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X57Y230        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     4.691 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.026     4.717    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.873     6.386    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.460     6.846    
                         clock uncertainty           -0.035     6.810    
    SLICE_X57Y230        FDSE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.870    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.870    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.899ns (routing 0.367ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.409ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.899     1.588    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.637 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=4, routed)           0.035     1.672    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X56Y230        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.687 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.015     1.702    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     2.085    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism             -0.492     1.593    
    SLICE_X56Y230        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.649    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.063ns (52.941%)  route 0.056ns (47.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.902ns (routing 0.367ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.409ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.902     1.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y230        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.639 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=4, routed)           0.040     1.679    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X57Y230        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.694 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.016     1.710    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.059     2.087    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.492     1.595    
    SLICE_X57Y230        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.651    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.100ns (62.893%)  route 0.059ns (37.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Net Delay (Source):      0.902ns (routing 0.367ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.409ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.902     1.591    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y230        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.639 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=4, routed)           0.043     1.682    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X57Y230        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.052     1.734 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.016     1.750    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X57Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.061     2.089    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism             -0.468     1.621    
    SLICE_X57Y230        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.677    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.899ns (routing 0.367ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.409ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.899     1.588    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.636 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.040     1.676    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X56Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.706 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.016     1.722    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     2.085    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.492     1.593    
    SLICE_X56Y230        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.649    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.102ns (50.746%)  route 0.099ns (49.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.899ns (routing 0.367ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.409ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.899     1.588    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.637 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=7, routed)           0.085     1.722    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X57Y230        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.053     1.775 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.014     1.789    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.059     2.087    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X57Y230        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.428     1.660    
    SLICE_X57Y230        FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.716    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.086ns (62.774%)  route 0.051ns (37.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.899ns (routing 0.367ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.409ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.899     1.588    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.636 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.040     1.676    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X56Y230        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     1.714 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.011     1.725    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1_n_0
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     2.085    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.492     1.593    
    SLICE_X56Y230        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.649    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.086ns (62.319%)  route 0.052ns (37.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      0.899ns (routing 0.367ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.409ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.899     1.588    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.636 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.041     1.677    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X56Y230        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.715 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.011     1.726    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.057     2.085    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X56Y230        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.492     1.593    
    SLICE_X56Y230        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.649    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Net Delay (Source):      0.879ns (routing 0.367ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.409ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.879     1.568    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y136        FDPE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.616 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.141     1.757    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.035     2.063    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.457     1.606    
    SLICE_X61Y137        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.662    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Net Delay (Source):      0.878ns (routing 0.367ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.409ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.878     1.567    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.615 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.120     1.735    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.035     2.063    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.491     1.572    
    SLICE_X61Y137        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.628    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             c0_sys_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_clk_p rise@0.000ns - c0_sys_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Net Delay (Source):      0.879ns (routing 0.367ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.409ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.879     1.568    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y136        FDPE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.617 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.127     1.744    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X61Y136        FDPE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.036     2.064    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/lopt
    SLICE_X61Y136        FDPE                                         r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.491     1.573    
    SLICE_X61Y136        FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.629    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { c0_sys_clk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953      BUFGCE_X0Y0      static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.332       2.261      MMCME3_ADV_X0Y3  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y3  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y3  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X56Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X57Y223    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X56Y224    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y3  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y3  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X57Y223    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X57Y230    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.114ns (3.818%)  route 2.872ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.025 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.551ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.872     8.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.846     9.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][0]/C
                         clock pessimism              0.093     9.118    
                         clock uncertainty           -0.054     9.064    
    SLICE_X60Y264        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.981    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][0]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.114ns (3.818%)  route 2.872ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.025 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.551ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.872     8.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.846     9.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][1]/C
                         clock pessimism              0.093     9.118    
                         clock uncertainty           -0.054     9.064    
    SLICE_X60Y264        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.981    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][1]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.114ns (3.818%)  route 2.872ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.025 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.551ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.872     8.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.846     9.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][2]/C
                         clock pessimism              0.093     9.118    
                         clock uncertainty           -0.054     9.064    
    SLICE_X60Y264        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.981    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.114ns (3.818%)  route 2.872ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.025 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.551ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.872     8.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.846     9.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][3]/C
                         clock pessimism              0.093     9.118    
                         clock uncertainty           -0.054     9.064    
    SLICE_X60Y264        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     8.981    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][3]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.114ns (3.818%)  route 2.872ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.025 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.551ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.872     8.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.846     9.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X60Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][4]/C
                         clock pessimism              0.093     9.118    
                         clock uncertainty           -0.054     9.064    
    SLICE_X60Y264        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     8.981    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][4]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.114ns (3.815%)  route 2.874ns (96.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 9.029 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.551ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1_reg/Q
                         net (fo=764, routed)         2.874     8.919    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rst_r1_reg
    SLICE_X61Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.850     9.029    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X61Y264        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][5]/C
                         clock pessimism              0.093     9.122    
                         clock uncertainty           -0.054     9.068    
    SLICE_X61Y264        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.985    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].rd_buf_indx_cpy_r_reg[53][5]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.117ns (4.433%)  route 2.522ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 9.029 - 3.332 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.597ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.551ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.048     5.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X70Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.059 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=520, routed)         2.522     8.581    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/sel
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.850     9.029    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32/CLK
                         clock pessimism              0.093     9.122    
                         clock uncertainty           -0.054     9.068    
    SLICE_X85Y296        SRLC32E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.404     8.664    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][205]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.117ns (4.433%)  route 2.522ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 9.029 - 3.332 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.597ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.551ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.048     5.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X70Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.059 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=520, routed)         2.522     8.581    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/sel
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][205]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.850     9.029    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][205]_srl32/CLK
                         clock pessimism              0.093     9.122    
                         clock uncertainty           -0.054     9.068    
    SLICE_X85Y296        SRLC32E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.404     8.664    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][205]_srl32
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][208]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.117ns (4.433%)  route 2.522ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 9.029 - 3.332 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.597ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.551ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.048     5.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X70Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.059 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=520, routed)         2.522     8.581    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/sel
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][208]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.850     9.029    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][208]_srl32/CLK
                         clock pessimism              0.093     9.122    
                         clock uncertainty           -0.054     9.068    
    SLICE_X85Y296        SRLC32E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.404     8.664    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][208]_srl32
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][222]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.117ns (4.433%)  route 2.522ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 9.029 - 3.332 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.597ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.551ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.048     5.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X70Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.059 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=520, routed)         2.522     8.581    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/sel
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][222]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.850     9.029    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X85Y296        SRLC32E                                      r  static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][222]_srl32/CLK
                         clock pessimism              0.093     9.122    
                         clock uncertainty           -0.054     9.068    
    SLICE_X85Y296        SRLC32E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.404     8.664    static_region_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][222]_srl32
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.078ns (46.707%)  route 0.089ns (53.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.851ns (routing 0.260ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.287ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.851     2.881    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X79Y218        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y218        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.929 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[5][17]/Q
                         net (fo=2, routed)           0.073     3.002    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rsMask_reg[5]_65[0]
    SLICE_X80Y218        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030     3.032 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rdEn_nxt_inferred_i_2__3/O
                         net (fo=1, routed)           0.016     3.048    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_nxt[28]
    SLICE_X80Y218        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.014     3.091    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X80Y218        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[28]/C
                         clock pessimism             -0.129     2.962    
    SLICE_X80Y218        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.018    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.063ns (43.750%)  route 0.081ns (56.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.853ns (routing 0.260ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.287ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.853     2.883    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X81Y190        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.931 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[10]/Q
                         net (fo=1, routed)           0.067     2.998    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn[10]
    SLICE_X81Y189        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     3.013 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt_inferred_i_24__8/O
                         net (fo=1, routed)           0.014     3.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_nxt[6]
    SLICE_X81Y189        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.022     3.099    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X81Y189        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[6]/C
                         clock pessimism             -0.160     2.939    
    SLICE_X81Y189        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.995    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.864ns (routing 0.260ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.287ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.864     2.894    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X77Y155        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.942 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[0]/Q
                         net (fo=4, routed)           0.073     3.015    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg_n_0_[0]
    SLICE_X78Y155        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     3.046 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][2]_i_1__1/O
                         net (fo=1, routed)           0.016     3.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][2]_i_1__1_n_0
    SLICE_X78Y155        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.024     3.101    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X78Y155        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][2]/C
                         clock pessimism             -0.127     2.974    
    SLICE_X78Y155        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.030    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][2]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.955%)  route 0.086ns (48.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.844ns (routing 0.260ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.287ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.844     2.874    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X66Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.922 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[143]/Q
                         net (fo=1, routed)           0.070     2.992    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut[143]
    SLICE_X65Y207        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     3.037 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[143]_i_1/O
                         net (fo=1, routed)           0.016     3.053    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[143]
    SLICE_X65Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.016     3.093    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X65Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[143]/C
                         clock pessimism             -0.129     2.964    
    SLICE_X65Y207        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.020    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[143]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.856ns (routing 0.260ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.287ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.856     2.886    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X63Y229        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y229        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.935 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[2]/Q
                         net (fo=2, routed)           0.080     3.015    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[7]_0[2]
    SLICE_X61Y229        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     3.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre[2]_i_1/O
                         net (fo=1, routed)           0.016     3.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre[2]_i_1_n_0
    SLICE_X61Y229        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.023     3.100    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X61Y229        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[2]/C
                         clock pessimism             -0.129     2.971    
    SLICE_X61Y229        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.858ns (routing 0.260ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.287ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.858     2.888    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X65Y228        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y228        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.937 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_B_reg[0]/Q
                         net (fo=3, routed)           0.076     3.013    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[7]_0[0]
    SLICE_X63Y228        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     3.043 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre[0]_i_1/O
                         net (fo=1, routed)           0.016     3.059    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre[0]_i_1_n_0
    SLICE_X63Y228        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.021     3.098    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X63Y228        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[0]/C
                         clock pessimism             -0.129     2.969    
    SLICE_X63Y228        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.025    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_n_pre_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.895ns (routing 0.260ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.287ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.895     2.925    static_region_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X65Y309        FDRE                                         r  static_region_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y309        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.973 r  static_region_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][237]/Q
                         net (fo=1, routed)           0.137     3.110    static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIE1
    SLICE_X62Y309        RAMD32                                       r  static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.066     3.143    static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X62Y309        RAMD32                                       r  static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAME_D1/CLK
                         clock pessimism             -0.129     3.014    
    SLICE_X62Y309        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     3.076    static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAME_D1
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.087ns (51.479%)  route 0.082ns (48.521%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.878ns (routing 0.260ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.287ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.878     2.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X63Y259        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.957 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[113]/Q
                         net (fo=1, routed)           0.069     3.026    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data1[49]
    SLICE_X64Y259        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     3.041 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[49]_i_2/O
                         net (fo=1, routed)           0.000     3.041    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[49]_i_2_n_0
    SLICE_X64Y259        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.023     3.064 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]_i_1/O
                         net (fo=1, routed)           0.013     3.077    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]_i_1_n_0
    SLICE_X64Y259        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.041     3.118    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X64Y259        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]/C
                         clock pessimism             -0.131     2.987    
    SLICE_X64Y259        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.043    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.101ns (44.105%)  route 0.128ns (55.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.856ns (routing 0.260ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.287ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.856     2.886    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X69Y180        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.935 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[457]/Q
                         net (fo=1, routed)           0.112     3.047    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQ_reg[511][457]
    SLICE_X68Y178        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052     3.099 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[457]_i_1/O
                         net (fo=1, routed)           0.016     3.115    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[457]
    SLICE_X68Y178        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.022     3.099    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X68Y178        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[457]/C
                         clock pessimism             -0.074     3.025    
    SLICE_X68Y178        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.081    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[457]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.855ns (routing 0.260ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.287ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.855     2.885    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X77Y182        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y182        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.934 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[1][0]/Q
                         net (fo=1, routed)           0.068     3.002    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg_n_0_[1][0]
    SLICE_X77Y183        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     3.017 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf[0]_i_1__1/O
                         net (fo=1, routed)           0.016     3.033    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_buf_nxt[0]
    SLICE_X77Y183        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.024     3.101    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X77Y183        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[0]/C
                         clock pessimism             -0.159     2.942    
    SLICE_X77Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.998    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         3.332       1.623      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB18_X7Y86           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y104  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y106  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y107  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y108  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y109  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y110  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y112  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y9         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y5         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y5         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y7         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y9         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y7         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X7Y86           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X7Y86           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y7         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y5         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y7         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y9         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y5         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y9         static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X7Y86           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X8Y39           static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y21  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y5          static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.407      0.207      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.407      0.207      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.417      0.217      BITSLICE_CONTROL_X0Y21  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.418      0.218      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.421      0.221      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.422      0.222      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.423      0.223      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.424      0.224      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.702      0.502      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.703      0.503      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y104  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y106  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y107  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y108  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y109  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y110  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y112  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y113  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y114  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y115  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y104  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y117  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y143  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y110  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y112  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y113  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y113  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y114  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y115  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y104  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y106  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y108  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y108  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y109  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y109  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y110  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y110  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y112  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y113  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y26  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y27  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y28  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y29  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y30  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y31  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y7          static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y26  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y27  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y28  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y29  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y30  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y31  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y26  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y27  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y28  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y29  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y30  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y31  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.421      0.221      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.423      0.223      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.715      0.515      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.717      0.517      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y156  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y158  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y159  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y160  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y161  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y162  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y164  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y165  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y166  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y167  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y160  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y186  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y158  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y159  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y161  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y165  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y167  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y172  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y174  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y178  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y156  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y158  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y159  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y164  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y165  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y166  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y166  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y169  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y172  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y177  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y32  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y9          static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y32  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y32  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.403      0.203      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.413      0.213      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.417      0.217      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.418      0.218      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.419      0.219      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.420      0.220      BITSLICE_CONTROL_X0Y32  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.699      0.499      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.709      0.509      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.712      0.512      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.712      0.512      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y234  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y236  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y237  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y238  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y239  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y240  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y242  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y243  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y244  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y245  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y234  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y237  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y242  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y247  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y250  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y255  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y208  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y211  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y216  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y236  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y236  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y238  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y239  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y240  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y243  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y243  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y244  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y244  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y245  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y249  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.707ns (27.245%)  route 1.888ns (72.755%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 19.236 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.914ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.391     8.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X60Y128        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     8.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=3, routed)           0.515     8.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X60Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.061    19.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.177    19.413    
                         clock uncertainty           -0.064    19.349    
    SLICE_X60Y128        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    19.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.299    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 10.467    

Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.707ns (27.297%)  route 1.883ns (72.703%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 19.236 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.914ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.391     8.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X60Y128        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     8.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=3, routed)           0.510     8.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X60Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.061    19.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.177    19.413    
                         clock uncertainty           -0.064    19.349    
    SLICE_X60Y128        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    19.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.302    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.730ns (28.240%)  route 1.855ns (71.760%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 19.243 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.914ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.379     8.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X60Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[1]_i_1/O
                         net (fo=2, routed)           0.494     8.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_22
    SLICE_X60Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.068    19.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.177    19.420    
                         clock uncertainty           -0.064    19.356    
    SLICE_X60Y126        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    19.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.730ns (28.295%)  route 1.850ns (71.705%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 19.243 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.914ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.379     8.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X60Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[1]_i_1/O
                         net (fo=2, routed)           0.489     8.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_22
    SLICE_X60Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.068    19.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.177    19.420    
                         clock uncertainty           -0.064    19.356    
    SLICE_X60Y126        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    19.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 10.492    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.812ns (31.632%)  route 1.755ns (68.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 19.244 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.914ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.397     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X61Y130        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     8.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=2, routed)           0.376     8.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.069    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.177    19.421    
                         clock uncertainty           -0.064    19.357    
    SLICE_X61Y129        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    19.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.812ns (31.632%)  route 1.755ns (68.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 19.244 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.914ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.397     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X61Y130        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     8.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=2, routed)           0.376     8.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.069    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.177    19.421    
                         clock uncertainty           -0.064    19.357    
    SLICE_X61Y129        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    19.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.002ns (38.509%)  route 1.600ns (61.491%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 19.230 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.914ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.397     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X61Y130        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     8.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.194     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X61Y130        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     8.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.027     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.055    19.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.177    19.407    
                         clock uncertainty           -0.064    19.343    
    SLICE_X61Y130        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    19.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.708ns (28.676%)  route 1.761ns (71.324%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 19.232 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.914ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.313     8.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X61Y127        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     8.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=2, routed)           0.466     8.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_6
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.057    19.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.177    19.409    
                         clock uncertainty           -0.064    19.345    
    SLICE_X61Y130        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    19.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 10.592    

Slack (MET) :             10.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.708ns (28.710%)  route 1.758ns (71.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 19.232 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.914ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.313     8.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X61Y127        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     8.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=2, routed)           0.463     8.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_6
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.057    19.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.177    19.409    
                         clock uncertainty           -0.064    19.345    
    SLICE_X61Y130        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    19.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 10.596    

Slack (MET) :             10.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.800ns (32.402%)  route 1.669ns (67.598%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 19.236 - 13.328 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 0.998ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.914ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.342     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.390     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X60Y128        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3/O
                         net (fo=2, routed)           0.328     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.264     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X59Y129        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     7.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=32, routed)          0.391     8.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X60Y128        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.093     8.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.269     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X61Y128        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     8.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.027     8.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X61Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.061    19.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.177    19.413    
                         clock uncertainty           -0.064    19.349    
    SLICE_X61Y128        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    19.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 10.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.025ns (routing 0.461ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.510ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.025     3.055    static_region_i/vio_0/inst/DECODER_INST/out
    SLICE_X65Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.104 r  static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[15]/Q
                         net (fo=1, routed)           0.075     3.179    static_region_i/vio_0/inst/DECODER_INST/probe_out_modified[15]
    SLICE_X67Y134        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     3.209 r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out[15]_i_1/O
                         net (fo=1, routed)           0.015     3.224    static_region_i/vio_0/inst/DECODER_INST/data_info_probe_in[15]
    SLICE_X67Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.201     3.278    static_region_i/vio_0/inst/DECODER_INST/out
    SLICE_X67Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[15]/C
                         clock pessimism             -0.142     3.136    
    SLICE_X67Y134        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.192    static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.086ns (51.190%)  route 0.082ns (48.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.025ns (routing 0.461ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.510ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.025     3.055    static_region_i/vio_0/inst/DECODER_INST/out
    SLICE_X65Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.103 r  static_region_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[8]/Q
                         net (fo=1, routed)           0.069     3.172    static_region_i/vio_0/inst/DECODER_INST/probe_out_modified[8]
    SLICE_X66Y134        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038     3.210 r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out[8]_i_1/O
                         net (fo=1, routed)           0.013     3.223    static_region_i/vio_0/inst/DECODER_INST/data_info_probe_in[8]
    SLICE_X66Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.196     3.273    static_region_i/vio_0/inst/DECODER_INST/out
    SLICE_X66Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[8]/C
                         clock pessimism             -0.142     3.131    
    SLICE_X66Y134        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     3.187    static_region_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 static_region_i/vio_0/inst/bus_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/vio_0/inst/DECODER_INST/clear_int_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.022ns (routing 0.461ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.510ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.022     3.052    static_region_i/vio_0/inst/bus_clk
    SLICE_X64Y135        FDRE                                         r  static_region_i/vio_0/inst/bus_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.100 r  static_region_i/vio_0/inst/bus_data_int_reg[1]/Q
                         net (fo=2, routed)           0.095     3.195    static_region_i/vio_0/inst/DECODER_INST/Q[1]
    SLICE_X64Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/clear_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.201     3.278    static_region_i/vio_0/inst/DECODER_INST/out
    SLICE_X64Y134        FDRE                                         r  static_region_i/vio_0/inst/DECODER_INST/clear_int_reg/C
                         clock pessimism             -0.175     3.103    
    SLICE_X64Y134        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     3.159    static_region_i/vio_0/inst/DECODER_INST/clear_int_reg
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.613%)  route 0.090ns (48.387%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.510ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X61Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/Q
                         net (fo=1, routed)           0.076     3.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][2]
    SLICE_X63Y131        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     3.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_8/O
                         net (fo=1, routed)           0.000     3.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_8_n_0
    SLICE_X63Y131        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.033     3.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.014     3.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_13
    SLICE_X63Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.203     3.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X63Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]/C
                         clock pessimism             -0.142     3.138    
    SLICE_X63Y131        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.015ns (routing 0.461ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.510ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.015     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X63Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     3.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.109     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[3]
    SLICE_X63Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.202     3.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X63Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.174     3.105    
    SLICE_X63Y126        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.024ns (routing 0.461ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.510ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.024     3.054    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y131        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.102 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[11]/Q
                         net (fo=1, routed)           0.034     3.136    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[11]
    SLICE_X65Y131        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     3.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.016     3.197    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.207     3.284    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y131        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism             -0.186     3.098    
    SLICE_X65Y131        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.154    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.024ns (routing 0.461ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.510ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.024     3.054    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y132        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.102 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[13]/Q
                         net (fo=1, routed)           0.034     3.136    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[13]
    SLICE_X65Y132        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     3.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[13]_i_1/O
                         net (fo=1, routed)           0.016     3.197    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[13]_i_1_n_0
    SLICE_X65Y132        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.207     3.284    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y132        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism             -0.186     3.098    
    SLICE_X65Y132        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.154    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.023ns (routing 0.461ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.023     3.053    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y133        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.101 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/Q
                         net (fo=1, routed)           0.034     3.135    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[8]
    SLICE_X65Y133        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     3.180 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[8]_i_1/O
                         net (fo=1, routed)           0.016     3.196    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[8]
    SLICE_X65Y133        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.206     3.283    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y133        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[8]/C
                         clock pessimism             -0.186     3.097    
    SLICE_X65Y133        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.153    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.024ns (routing 0.461ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.510ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.024     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X64Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.127     3.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIG0
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.183     3.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/CLK
                         clock pessimism             -0.142     3.118    
    SLICE_X62Y134        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.065     3.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.094ns (65.734%)  route 0.049ns (34.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.024ns (routing 0.461ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.510ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.024     3.054    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y132        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.103 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/Q
                         net (fo=1, routed)           0.033     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport0_i[14]
    SLICE_X64Y132        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     3.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[14]_i_1/O
                         net (fo=1, routed)           0.016     3.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[14]
    SLICE_X64Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.202     3.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X64Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                         clock pessimism             -0.186     3.093    
    SLICE_X64Y132        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         13.328      11.949     BUFGCE_X0Y74   static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X62Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.636ns (10.969%)  route 5.162ns (89.031%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 12.317 - 6.664 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.593ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.547ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.004     5.898    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X70Y214        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.012 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=68, routed)          1.062     7.074    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X63Y221        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.206 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.388     7.594    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15_n_0
    SLICE_X63Y221        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.766 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.371     8.137    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X58Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.177 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=64, routed)          1.931    10.108    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X57Y140        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040    10.148 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_5/O
                         net (fo=1, routed)           1.370    11.518    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_5_n_0
    SLICE_X57Y219        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071    11.589 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2/O
                         net (fo=1, routed)           0.000    11.589    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2_n_0
    SLICE_X57Y219        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.067    11.656 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.040    11.696    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]_i_1_n_0
    SLICE_X57Y219        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.806    12.317    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X57Y219        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/C
                         clock pessimism              0.153    12.470    
                         clock uncertainty           -0.059    12.411    
    SLICE_X57Y219        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.469    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/EN_VTC
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.117ns (2.112%)  route 5.422ns (97.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 12.219 - 6.664 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.593ns, distribution 1.447ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.547ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.040     5.934    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/CLK
    SLICE_X56Y226        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y226        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.051 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1]/Q
                         net (fo=22, routed)          5.422    11.473    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/en_vtc_riuclk
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/EN_VTC
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.708    12.219    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism              0.093    12.312    
                         clock uncertainty           -0.059    12.254    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_EN_VTC)
                                                      0.105    12.359    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.692ns (12.337%)  route 4.917ns (87.663%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 12.324 - 6.664 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.593ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.547ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.034     5.928    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X76Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.041 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.411     7.452    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X60Y222        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     7.645 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13/O
                         net (fo=2, routed)           0.263     7.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13_n_0
    SLICE_X59Y221        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     8.040 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=65, routed)          1.981    10.021    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X56Y140        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116    10.137 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_5/O
                         net (fo=1, routed)           1.222    11.359    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_5_n_0
    SLICE_X56Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071    11.430 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           0.000    11.430    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X56Y216        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067    11.497 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.040    11.537    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]_i_1_n_0
    SLICE_X56Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.813    12.324    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism              0.153    12.477    
                         clock uncertainty           -0.059    12.418    
    SLICE_X56Y216        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.477    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.732ns (13.043%)  route 4.880ns (86.957%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 12.329 - 6.664 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.593ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.547ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.034     5.928    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X76Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.041 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.411     7.452    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X60Y222        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     7.645 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13/O
                         net (fo=2, routed)           0.263     7.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13_n_0
    SLICE_X59Y221        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     8.040 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=65, routed)          2.000    10.040    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X56Y141        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040    10.080 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_5/O
                         net (fo=1, routed)           1.166    11.246    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_5_n_0
    SLICE_X56Y222        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    11.433 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    11.433    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2_n_0
    SLICE_X56Y222        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.067    11.500 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.040    11.540    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]_i_1_n_0
    SLICE_X56Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.818    12.329    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism              0.153    12.481    
                         clock uncertainty           -0.059    12.423    
    SLICE_X56Y222        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.481    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.604ns (10.715%)  route 5.033ns (89.285%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 12.325 - 6.664 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.593ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.547ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.004     5.898    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X70Y214        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.012 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=68, routed)          1.062     7.074    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X63Y221        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.206 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.388     7.594    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15_n_0
    SLICE_X63Y221        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.766 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.371     8.137    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X58Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.177 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=64, routed)          1.933    10.110    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X57Y140        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040    10.150 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_5/O
                         net (fo=1, routed)           1.239    11.389    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_5_n_0
    SLICE_X57Y224        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    11.429 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           0.000    11.429    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X57Y224        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066    11.495 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.040    11.535    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]_i_1_n_0
    SLICE_X57Y224        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.814    12.325    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X57Y224        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism              0.153    12.478    
                         clock uncertainty           -0.059    12.419    
    SLICE_X57Y224        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.479    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.614ns (10.994%)  route 4.971ns (89.006%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 12.327 - 6.664 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.593ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.547ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.034     5.928    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X76Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.041 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.411     7.452    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X60Y222        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     7.645 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13/O
                         net (fo=2, routed)           0.263     7.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13_n_0
    SLICE_X59Y221        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     8.040 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=65, routed)          2.057    10.097    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X56Y142        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070    10.167 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_5/O
                         net (fo=1, routed)           1.200    11.367    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_5_n_0
    SLICE_X56Y222        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    11.407 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/O
                         net (fo=1, routed)           0.000    11.407    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2_n_0
    SLICE_X56Y222        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066    11.473 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.040    11.513    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]_i_1_n_0
    SLICE_X56Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.816    12.327    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/C
                         clock pessimism              0.153    12.479    
                         clock uncertainty           -0.059    12.421    
    SLICE_X56Y222        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.481    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.844ns (15.045%)  route 4.766ns (84.955%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 12.324 - 6.664 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.593ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.547ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.004     5.898    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X70Y214        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.012 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=68, routed)          1.062     7.074    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X63Y221        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.206 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.388     7.594    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15_n_0
    SLICE_X63Y221        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.766 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.371     8.137    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X58Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.177 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=64, routed)          1.888    10.065    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X56Y140        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132    10.197 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_5/O
                         net (fo=1, routed)           1.017    11.214    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_5_n_0
    SLICE_X56Y216        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    11.401 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/O
                         net (fo=1, routed)           0.000    11.401    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2_n_0
    SLICE_X56Y216        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.067    11.468 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.040    11.508    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]_i_1_n_0
    SLICE_X56Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.813    12.324    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism              0.153    12.477    
                         clock uncertainty           -0.059    12.418    
    SLICE_X56Y216        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.476    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.784ns (15.746%)  route 4.195ns (84.254%))
  Logic Levels:           4  (CARRY8=3 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 12.344 - 6.664 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.593ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.547ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.035     5.929    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y204        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.043 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.916     6.959    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X81Y200        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     7.160 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     7.160    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_2
    SLICE_X81Y200        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.339     7.499 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.120     7.619    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X81Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.641 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.120     7.761    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X81Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.108     7.869 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=19, routed)          3.039    10.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X9Y51         RAMB36E2                                     r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.833    12.344    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y51         RAMB36E2                                     r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.093    12.437    
                         clock uncertainty           -0.059    12.379    
    RAMB36_X9Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.480    11.899    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 0.716ns (12.892%)  route 4.838ns (87.108%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 12.326 - 6.664 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.593ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.547ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.034     5.928    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X76Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.041 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.411     7.452    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X60Y222        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     7.645 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13/O
                         net (fo=2, routed)           0.263     7.908    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_13_n_0
    SLICE_X59Y221        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     8.040 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=65, routed)          2.120    10.160    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X56Y142        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    10.200 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_5/O
                         net (fo=1, routed)           1.004    11.204    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_5_n_0
    SLICE_X56Y220        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172    11.376 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           0.000    11.376    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X56Y220        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066    11.442 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.040    11.482    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]_i_1_n_0
    SLICE_X56Y220        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.815    12.326    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y220        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism              0.153    12.478    
                         clock uncertainty           -0.059    12.420    
    SLICE_X56Y220        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.480    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.768ns (13.776%)  route 4.807ns (86.224%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 12.327 - 6.664 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.593ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.547ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        2.004     5.898    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X70Y214        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.012 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=68, routed)          1.062     7.074    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X63Y221        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.206 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.388     7.594    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_15_n_0
    SLICE_X63Y221        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.766 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.371     8.137    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X58Y219        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.177 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=64, routed)          1.798     9.975    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X56Y142        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    10.147 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_5/O
                         net (fo=1, routed)           1.148    11.295    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_5_n_0
    SLICE_X56Y219        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071    11.366 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           0.000    11.366    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X56Y219        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067    11.433 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.040    11.473    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]_i_1_n_0
    SLICE_X56Y219        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    G31                                               0.000     6.664 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     6.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     7.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.121    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.121 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     7.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.845 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     9.729    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.064 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    10.436    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.511 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.816    12.327    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y219        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism              0.153    12.480    
                         clock uncertainty           -0.059    12.421    
    SLICE_X56Y219        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.480    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.832ns (routing 0.254ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.283ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.832     2.862    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X81Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.911 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/Q
                         net (fo=5, routed)           0.079     2.990    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Mux_Select_OF_Valid_LUT6/ex_branch_with_delayslot
    SLICE_X79Y207        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.030     3.020 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Mux_Select_OF_Valid_LUT6/Using_FPGA.Native/O
                         net (fo=1, routed)           0.012     3.032    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/of_Valid_II
    SLICE_X79Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.999     3.076    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Clk
    SLICE_X79Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/C
                         clock pessimism             -0.132     2.945    
    SLICE_X79Y207        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.001    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.087ns (49.432%)  route 0.089ns (50.568%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.835ns (routing 0.254ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.283ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.835     2.865    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X78Y206        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y206        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.913 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/Q
                         net (fo=4, routed)           0.079     2.992    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].PC_Mux_MUXF7/Q[0]
    SLICE_X80Y206        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015     3.007 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].PC_Mux_MUXF7/Using_FPGA.Native_i_2__53/O
                         net (fo=1, routed)           0.000     3.007    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].PC_Mux_MUXF7/I1111_out
    SLICE_X80Y206        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.024     3.031 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.010     3.041    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_pc_ii_28
    SLICE_X80Y206        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.003     3.080    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X80Y206        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism             -0.131     2.949    
    SLICE_X80Y206        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     3.005    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.840ns (routing 0.254ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.283ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.840     2.870    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X83Y204        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.918 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/Q
                         net (fo=2, routed)           0.069     2.987    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg_n_0
    SLICE_X83Y203        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     3.002 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_1__48/O
                         net (fo=1, routed)           0.014     3.016    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/EX_Op1_reg[25]
    SLICE_X83Y203        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.007     3.084    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Clk
    SLICE_X83Y203        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
                         clock pessimism             -0.164     2.921    
    SLICE_X83Y203        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.977    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.830ns (routing 0.254ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.283ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.830     2.860    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X81Y209        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.909 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/Q
                         net (fo=9, routed)           0.074     2.983    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_instr
    SLICE_X81Y208        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     2.998 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_i_1/O
                         net (fo=1, routed)           0.016     3.014    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_10
    SLICE_X81Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.001     3.078    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X81Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_reg/C
                         clock pessimism             -0.163     2.915    
    SLICE_X81Y208        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.971    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep_1_reg
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.815ns (routing 0.254ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.283ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.815     2.845    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X75Y210        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y210        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.894 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[23]/Q
                         net (fo=1, routed)           0.095     2.989    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_ub[23]
    SLICE_X75Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.977     3.054    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X75Y211        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[23]/C
                         clock pessimism             -0.165     2.889    
    SLICE_X75Y211        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.945    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.825ns (routing 0.254ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.283ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.825     2.855    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X75Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.904 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[0]/Q
                         net (fo=1, routed)           0.033     2.937    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_DBus[63]
    SLICE_X75Y208        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.045     2.982 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[31]_INST_0/O
                         net (fo=1, routed)           0.012     2.994    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Read[31]
    SLICE_X75Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.989     3.066    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X75Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism             -0.173     2.893    
    SLICE_X75Y208        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.949    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.064ns (59.259%)  route 0.044ns (40.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      0.847ns (routing 0.254ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.283ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.847     2.877    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X84Y189        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y189        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.926 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.032     2.958    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X84Y189        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     2.973 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.012     2.985    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/p_3_out[2]
    SLICE_X84Y189        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.007     3.084    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X84Y189        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.202     2.882    
    SLICE_X84Y189        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.938    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.048ns (18.391%)  route 0.213ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.832ns (routing 0.254ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.283ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.832     2.862    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X75Y203        FDSE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.910 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/Q
                         net (fo=4, routed)           0.213     3.123    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S67_in
    SLICE_X80Y203        SRL16E                                       r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.006     3.083    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X80Y203        SRL16E                                       r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/CLK
                         clock pessimism             -0.132     2.952    
    SLICE_X80Y203        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.123     3.075    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.843ns (routing 0.254ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.283ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.843     2.873    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X76Y199        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y199        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.922 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[30]/Q
                         net (fo=1, routed)           0.096     3.018    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_ub[30]
    SLICE_X76Y197        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        1.000     3.077    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X76Y197        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[30]/C
                         clock pessimism             -0.164     2.914    
    SLICE_X76Y197        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.969    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.088ns (47.568%)  route 0.097ns (52.432%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.833ns (routing 0.254ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.283ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.833     2.863    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Clk
    SLICE_X77Y208        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.912 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=80, routed)          0.084     2.996    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X78Y207        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     3.011 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__73/O
                         net (fo=1, routed)           0.000     3.011    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/I163_out
    SLICE_X78Y207        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.024     3.035 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.048    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X78Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y84         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=1701, routed)        0.997     3.074    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X78Y207        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism             -0.132     2.943    
    SLICE_X78Y207        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.999    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y21  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y30  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y19  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y26  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y36  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y37  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y18  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y26  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y27  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y28  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.201       0.199      BITSLICE_CONTROL_X0Y39  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.200       0.200      BITSLICE_CONTROL_X0Y32  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.199       0.201      BITSLICE_CONTROL_X0Y24  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.198       0.202      BITSLICE_CONTROL_X0Y38  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.198       0.202      BITSLICE_CONTROL_X0Y33  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.197       0.203      BITSLICE_CONTROL_X0Y23  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.197       0.203      BITSLICE_CONTROL_X0Y25  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.196       0.204      BITSLICE_CONTROL_X0Y16  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.194       0.206      BITSLICE_CONTROL_X0Y17  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.194       0.206      BITSLICE_CONTROL_X0Y22  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.809ns (27.887%)  route 2.092ns (72.113%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 36.659 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.081ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.293     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X55Y125        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     7.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.208    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.531    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X55Y125        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    37.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 30.006    

Slack (MET) :             30.028ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.791ns (27.513%)  route 2.084ns (72.487%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 36.659 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.081ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.293     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X55Y125        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     7.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1/O
                         net (fo=1, routed)           0.027     7.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.208    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/C
                         clock pessimism              0.531    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X55Y125        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    37.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.030ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.788ns (27.428%)  route 2.085ns (72.572%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 36.659 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.081ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.291     7.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X55Y125        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     7.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.030     7.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.208    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.531    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X55Y125        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    37.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 30.030    

Slack (MET) :             30.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.792ns (27.605%)  route 2.077ns (72.395%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 36.659 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.081ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.287     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X55Y125        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     7.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.026     7.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.208    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.531    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X55Y125        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    37.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                 30.033    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.744ns (26.308%)  route 2.084ns (73.692%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.660 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.081ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.486     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y123        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     6.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.279     6.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     7.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.026     7.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.209    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.589    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X54Y126        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.805ns (28.566%)  route 2.013ns (71.434%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.660 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.081ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.222     6.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     7.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.209    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.589    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X54Y126        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                 30.145    

Slack (MET) :             30.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.803ns (28.506%)  route 2.014ns (71.494%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.660 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.081ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.471     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.221     6.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     7.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.029     7.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.209    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.589    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X54Y126        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 30.146    

Slack (MET) :             30.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.596ns (21.202%)  route 2.215ns (78.798%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 36.913 - 33.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.174ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.462ns (routing 1.081ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.747     4.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/Q
                         net (fo=10, routed)          0.455     5.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]
    SLICE_X58Y126        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     5.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next/O
                         net (fo=1, routed)           0.361     5.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next_n_0
    SLICE_X58Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     5.906 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           1.364     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTARGET_reg[14]
    SLICE_X57Y127        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.093     7.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_1/O
                         net (fo=1, routed)           0.035     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X57Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.462    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.613    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X57Y127        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    37.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.552    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 30.154    

Slack (MET) :             30.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.760ns (27.104%)  route 2.044ns (72.896%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.660 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.081ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.486     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y123        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     6.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.239     6.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y125        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     7.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.026     7.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.209    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.589    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X54Y125        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                 30.158    

Slack (MET) :             30.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.759ns (27.117%)  route 2.040ns (72.883%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.660 - 33.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.174ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.081ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.470     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          0.736     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y126        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.557     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X50Y127        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     5.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X50Y127        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.190     6.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=3, routed)           0.486     6.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X54Y123        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     6.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.238     6.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y125        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     7.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.023     7.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.209    36.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.589    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X54Y125        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 30.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.063ns (41.176%)  route 0.090ns (58.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Net Delay (Source):      1.282ns (routing 0.599ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.662ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.282     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X58Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.074     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X58Y127        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__1/O
                         net (fo=1, routed)           0.016     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__1_n_0
    SLICE_X58Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.495     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X58Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.460     2.184    
    SLICE_X58Y127        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.302ns (routing 0.599ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.662ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.302     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.098     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF0
    SLICE_X62Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.501     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/CLK
                         clock pessimism             -0.464     2.186    
    SLICE_X62Y128        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.065     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.079ns (48.765%)  route 0.083ns (51.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      1.135ns (routing 0.599ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.662ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.135     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=5, routed)           0.071     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X53Y124        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.012     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X53Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.335     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism             -0.444     2.040    
    SLICE_X53Y124        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      1.286ns (routing 0.599ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.662ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.286     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X58Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.034     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]
    SLICE_X58Y127        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__1_n_0
    SLICE_X58Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.495     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X58Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.472     2.172    
    SLICE_X58Y127        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.301ns (routing 0.599ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.662ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.301     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.102     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DID1
    SLICE_X62Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.501     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.464     2.186    
    SLICE_X62Y128        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.300ns (routing 0.599ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.662ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.300     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X63Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.070     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][2]
    SLICE_X62Y125        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.015     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.504     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X62Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.464     2.189    
    SLICE_X62Y125        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      1.296ns (routing 0.599ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.662ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.296     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.071     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X61Y123        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     2.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.016     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0_n_0
    SLICE_X61Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.498     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X61Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.462     2.185    
    SLICE_X61Y123        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.300ns (routing 0.599ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.662ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.300     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X63Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.118     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH2
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.501     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.464     2.186    
    SLICE_X62Y127        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.075     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.300ns (routing 0.599ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.662ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.300     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X63Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.118     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH2
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.501     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.464     2.186    
    SLICE_X62Y127        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.075     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.300ns (routing 0.599ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.662ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.300     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X63Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.118     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH2
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.501     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.464     2.186    
    SLICE_X62Y127        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.075     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X62Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  static_region_i/xdma_0/inst/sys_clk
  To Clock:  static_region_i/xdma_0/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.464ns (28.982%)  route 1.137ns (71.018%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.428ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.723     2.120    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sys_clk
    SLICE_X138Y197       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.238 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.422     2.660    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X138Y185       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.832 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/fsm[0]_i_10/O
                         net (fo=2, routed)           0.409     3.241    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0
    SLICE_X138Y188       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.281 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.271     3.552    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X136Y189       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     3.686 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     3.721    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.038    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.445ns (28.254%)  route 1.130ns (71.746%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.428ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.723     2.120    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sys_clk
    SLICE_X138Y197       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.238 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.422     2.660    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X138Y185       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     2.832 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/fsm[0]_i_10/O
                         net (fo=2, routed)           0.409     3.241    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0
    SLICE_X138Y188       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.281 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.272     3.553    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X136Y189       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.668 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     3.695    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.407ns (25.453%)  route 1.192ns (74.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 11.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.386ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.585     2.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X135Y189       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     2.970 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.267     3.237    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X135Y189       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.412 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.340     3.752    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.524    11.853    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.238    12.091    
                         clock uncertainty           -0.035    12.056    
    SLICE_X136Y189       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.116    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.563ns (37.659%)  route 0.932ns (62.341%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 11.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.428ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.386ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.728     2.125    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sys_clk
    SLICE_X139Y191       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y191       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.243 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.336     2.579    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_1[1]
    SLICE_X139Y183       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     2.770 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/fsm[0]_i_12/O
                         net (fo=2, routed)           0.501     3.271    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[1]
    SLICE_X137Y189       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.403 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_6/O
                         net (fo=1, routed)           0.000     3.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm[0]_i_6_n_0
    SLICE_X137Y189       MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.058     3.461 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_i_3/O
                         net (fo=1, routed)           0.026     3.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X137Y189       MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.064     3.551 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.069     3.620    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.524    11.853    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.156    12.009    
                         clock uncertainty           -0.035    11.974    
    SLICE_X137Y189       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.034    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.364ns (29.959%)  route 0.851ns (70.041%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 11.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.386ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.585     2.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X135Y189       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     2.970 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.239     3.209    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X134Y189       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.341 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.027     3.368    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.508    11.837    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.156    11.993    
                         clock uncertainty           -0.035    11.958    
    SLICE_X134Y189       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.017    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.304ns (27.611%)  route 0.797ns (72.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.386ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.381     2.651    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X137Y189       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     2.838 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.416     3.254    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X138Y188       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.516    11.845    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X138Y188       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.156    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X138Y188       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    11.916    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
                            (rising edge-triggered cell FDPE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.304ns (27.712%)  route 0.793ns (72.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.386ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.381     2.651    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X137Y189       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     2.838 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.412     3.250    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X138Y188       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.516    11.845    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X138Y188       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.156    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X138Y188       FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    11.919    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.301ns (26.334%)  route 0.842ns (73.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.386ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.585     2.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X135Y189       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     2.970 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.234     3.204    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X135Y189       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     3.273 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.023     3.296    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.520    11.849    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.238    12.087    
                         clock uncertainty           -0.035    12.052    
    SLICE_X135Y189       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.112    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.347ns (33.887%)  route 0.677ns (66.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.428ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.386ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.756     2.153    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.270 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.585     2.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X135Y189       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     2.970 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.070     3.040    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X135Y189       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     3.155 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.022     3.177    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.520    11.849    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.238    12.087    
                         clock uncertainty           -0.035    12.052    
    SLICE_X135Y189       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.111    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.420ns (43.165%)  route 0.553ns (56.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.428ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.749     2.146    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y189       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.260 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.306     2.566    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X135Y189       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.699 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.221     2.920    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X136Y189       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.173     3.093 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.026     3.119    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.238    12.093    
                         clock uncertainty           -0.035    12.058    
    SLICE_X136Y189       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.116    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  8.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.770ns (routing 0.224ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.259ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.770     0.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.937 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.035     0.972    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X136Y189       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.987 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.012     0.999    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.935     1.100    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.207     0.893    
    SLICE_X136Y189       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.949    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.768ns (routing 0.224ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.768     0.886    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.935 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.036     0.971    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X135Y189       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     0.986 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.012     0.998    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.205     0.890    
    SLICE_X135Y189       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.946    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.770ns (routing 0.224ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.259ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.770     0.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y189       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.937 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=4, routed)           0.035     0.972    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X136Y189       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.987 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     1.002    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.935     1.100    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.207     0.893    
    SLICE_X136Y189       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.949    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.768ns (routing 0.224ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.768     0.886    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y189       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.935 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=5, routed)           0.038     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X135Y189       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     0.988 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.012     1.000    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.205     0.890    
    SLICE_X135Y189       FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.946    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      0.758ns (routing 0.224ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.259ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.758     0.876    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y189       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.925 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=3, routed)           0.035     0.960    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X134Y189       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     0.975 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016     0.991    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.911     1.076    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.195     0.881    
    SLICE_X134Y189       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.937    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.771ns (routing 0.224ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.259ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.771     0.889    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.938 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.037     0.975    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X137Y189       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.990 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.006    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.934     1.099    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.205     0.894    
    SLICE_X137Y189       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.950    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.771ns (routing 0.224ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.259ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.771     0.889    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.938 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.038     0.976    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X137Y189       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.991 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.007    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.934     1.099    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.205     0.894    
    SLICE_X137Y189       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.950    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.101ns (50.754%)  route 0.098ns (49.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.770ns (routing 0.224ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.259ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.770     0.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.936 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=18, routed)          0.082     1.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2][0]
    SLICE_X136Y189       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.053     1.071 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.087    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.935     1.100    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.129     0.971    
    SLICE_X136Y189       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.027    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.063ns (52.066%)  route 0.058ns (47.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.768ns (routing 0.224ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.768     0.886    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y189       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.934 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.044     0.978    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X135Y189       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     0.993 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.014     1.007    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.205     0.890    
    SLICE_X135Y189       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.946    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_region_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.110ns (54.187%)  route 0.093ns (45.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.770ns (routing 0.224ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.259ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.770     0.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.936 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=18, routed)          0.082     1.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2][0]
    SLICE_X136Y189       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.062     1.080 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.011     1.091    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.935     1.100    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.129     0.971    
    SLICE_X136Y189       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.027    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_region_i/xdma_0/inst/sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { static_region_i/xdma_0/inst/sys_clk }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y11  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y12  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y15  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y48        static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X139Y188       static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y11  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y12  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y15  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.388ns (23.303%)  route 1.277ns (76.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.558ns (routing 0.513ns, distribution 2.045ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.558     2.955    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y111       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y111       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.388     3.343 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.277     4.620    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[126]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[126]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[126])
                                                      0.216     4.873    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.873    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[133]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.393ns (23.505%)  route 1.279ns (76.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.558ns (routing 0.513ns, distribution 2.045ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.558     2.955    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y101       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y101       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[7])
                                                      0.393     3.348 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[7]
                         net (fo=1, routed)           1.279     4.627    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[133]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[133]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[133])
                                                      0.231     4.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.888    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[120]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.393ns (24.639%)  route 1.202ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 0.513ns, distribution 2.056ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.569     2.966    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y58        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.393     3.359 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.202     4.561    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[120]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[120]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[120])
                                                      0.177     4.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.834    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.397ns (24.720%)  route 1.209ns (75.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 0.513ns, distribution 2.047ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.560     2.957    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y100       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y100       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.397     3.354 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           1.209     4.563    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[98]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.194     4.851    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.851    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[89]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.401ns (25.525%)  route 1.170ns (74.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.562ns (routing 0.513ns, distribution 2.049ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.562     2.959    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y58        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.401     3.360 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTPADOUTP[1]
                         net (fo=1, routed)           1.170     4.530    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[89]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[89]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[89])
                                                      0.166     4.823    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.823    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[120]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.398ns (24.077%)  route 1.255ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 0.513ns, distribution 2.024ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.537     2.934    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y110       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y110       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.398     3.332 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.255     4.587    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[120]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[120]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.232     4.693    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[120])
                                                      0.239     4.896    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[90]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.406ns (24.517%)  route 1.250ns (75.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 0.513ns, distribution 2.047ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.560     2.957    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y100       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y100       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[0])
                                                      0.406     3.363 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.250     4.613    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[90]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[90]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[90])
                                                      0.270     4.927    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.927    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[101]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.392ns (24.287%)  route 1.222ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.513ns, distribution 2.039ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.552     2.949    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y109       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y109       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.392     3.341 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           1.222     4.563    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[101]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[101]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[101])
                                                      0.223     4.880    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.880    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[100]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.390ns (24.299%)  route 1.215ns (75.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 0.513ns, distribution 2.039ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.552     2.949    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y109       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y109       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.390     3.339 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[9]
                         net (fo=1, routed)           1.215     4.554    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[100]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[100]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[100])
                                                      0.226     4.883    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.392ns (26.630%)  route 1.080ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 4.461 - 2.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.558ns (routing 0.513ns, distribution 2.045ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.464ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.558     2.955    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y101       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y101       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[10])
                                                      0.392     3.347 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           1.080     4.427    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[137]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[137]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     2.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.132     4.461    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.231     4.692    
                         clock uncertainty           -0.035     4.657    
    PCIE_3_1_X0Y1        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[137])
                                                      0.103     4.760    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.760    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.143ns (37.632%)  route 0.237ns (62.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.063ns (routing 0.250ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.063     1.181    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y108       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y108       RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.143     1.324 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           0.237     1.561    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[84]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[84])
                                                      0.304     1.530    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.142%)  route 0.227ns (60.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.077ns (routing 0.250ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.077     1.195    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y57        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y57        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.146     1.341 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.227     1.568    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[40]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[40])
                                                      0.311     1.537    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.135ns (40.785%)  route 0.196ns (59.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.081ns (routing 0.250ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.081     1.199    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y111       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y111       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.334 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.196     1.530    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.176     1.227    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.499    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[101]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.140ns (35.897%)  route 0.250ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.081ns (routing 0.250ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.081     1.199    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y58        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[26])
                                                      0.140     1.339 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[26]
                         net (fo=1, routed)           0.250     1.589    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[101]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[101]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[101])
                                                      0.330     1.556    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.157ns (44.602%)  route 0.195ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.079ns (routing 0.250ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.079     1.197    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y57        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y57        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.157     1.354 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           0.195     1.549    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[18]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[18])
                                                      0.290     1.516    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.143ns (38.441%)  route 0.229ns (61.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.079ns (routing 0.250ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.079     1.197    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y57        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y57        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.143     1.340 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[25]
                         net (fo=1, routed)           0.229     1.569    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[28]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[28])
                                                      0.309     1.535    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.144ns (38.503%)  route 0.230ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.081ns (routing 0.250ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.081     1.199    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y58        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.144     1.343 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[31]
                         net (fo=1, routed)           0.230     1.573    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[106]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[106])
                                                      0.312     1.538    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.138ns (37.602%)  route 0.229ns (62.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.081ns (routing 0.250ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.081     1.199    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y58        RAMB36E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.138     1.337 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.229     1.566    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[75]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[75])
                                                      0.305     1.531    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.134ns (37.960%)  route 0.219ns (62.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.077ns (routing 0.250ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.077     1.195    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y105       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y105       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.134     1.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           0.219     1.548    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[18]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[18])
                                                      0.286     1.512    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[142]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.139ns (34.750%)  route 0.261ns (65.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.080ns (routing 0.250ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.285ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.080     1.198    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y101       RAMB18E2                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y101       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[15])
                                                      0.139     1.337 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[15]
                         net (fo=1, routed)           0.261     1.598    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[142]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[142]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.238     1.403    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.177     1.226    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[142])
                                                      0.334     1.560    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y104  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y104  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y105  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y105  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y106  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X16Y58   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y104  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y105  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y109  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y110  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y98   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y99   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y104  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y105  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y105  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y104  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y107  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y109  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X16Y58   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y98   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y99   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y101  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y106  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y106  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y107  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.262       0.112      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.262       0.112      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.380       0.229      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.368       0.241      PCIE_3_1_X0Y1   static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  S00_ACLK_1
  To Clock:  S00_ACLK_1

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.116ns (3.000%)  route 3.751ns (97.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 6.711 - 4.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 0.530ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.481ns, distribution 1.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.381     2.778    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y235        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.894 f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/Q
                         net (fo=246, routed)         3.751     6.645    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_rst_n_3ff_reg[1]_rep__2
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.382     6.711    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[1]/C
                         clock pessimism              0.117     6.828    
                         clock uncertainty           -0.035     6.793    
    SLICE_X68Y145        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.709    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.116ns (3.000%)  route 3.751ns (97.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 6.711 - 4.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 0.530ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.481ns, distribution 1.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.381     2.778    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y235        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.894 f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/Q
                         net (fo=246, routed)         3.751     6.645    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_rst_n_3ff_reg[1]_rep__2
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.382     6.711    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[3]/C
                         clock pessimism              0.117     6.828    
                         clock uncertainty           -0.035     6.793    
    SLICE_X68Y145        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.709    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 6.444 - 4.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.530ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.399     2.796    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y139        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/Q
                         net (fo=228, routed)         3.468     6.378    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep[1]
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.115     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[10]/C
                         clock pessimism              0.117     6.561    
                         clock uncertainty           -0.035     6.526    
    SLICE_X88Y206        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.442    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 6.444 - 4.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.530ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.399     2.796    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y139        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/Q
                         net (fo=228, routed)         3.468     6.378    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep[1]
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.115     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[11]/C
                         clock pessimism              0.117     6.561    
                         clock uncertainty           -0.035     6.526    
    SLICE_X88Y206        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.442    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.116ns (3.000%)  route 3.751ns (97.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 6.711 - 4.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 0.530ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.481ns, distribution 1.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.381     2.778    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y235        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.894 f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/Q
                         net (fo=246, routed)         3.751     6.645    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_rst_n_3ff_reg[1]_rep__2
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.382     6.711    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[2]/C
                         clock pessimism              0.117     6.828    
                         clock uncertainty           -0.035     6.793    
    SLICE_X68Y145        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.711    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 6.444 - 4.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.530ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.399     2.796    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y139        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/Q
                         net (fo=228, routed)         3.468     6.378    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep[1]
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.115     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X88Y206        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[18]/C
                         clock pessimism              0.117     6.561    
                         clock uncertainty           -0.035     6.526    
    SLICE_X88Y206        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.114ns (3.197%)  route 3.452ns (96.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 6.433 - 4.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.530ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.481ns, distribution 1.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.399     2.796    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y139        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/Q
                         net (fo=228, routed)         3.452     6.362    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep[1]
    SLICE_X90Y212        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.104     6.433    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X90Y212        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[5]/C
                         clock pessimism              0.117     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X90Y212        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.432    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_sts_nn1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.432    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.116ns (3.008%)  route 3.741ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 6.709 - 4.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.381ns (routing 0.530ns, distribution 1.851ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.481ns, distribution 1.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.381     2.778    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y235        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y235        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.894 f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/Q
                         net (fo=246, routed)         3.741     6.635    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_rst_n_3ff_reg[1]_rep__2
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.380     6.709    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X68Y145        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]/C
                         clock pessimism              0.117     6.826    
                         clock uncertainty           -0.035     6.791    
    SLICE_X68Y145        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.708    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_vld_reg/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.114ns (3.425%)  route 3.214ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 0.530ns, distribution 2.109ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.481ns, distribution 1.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.639     3.036    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X84Y138        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.150 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__1/Q
                         net (fo=219, routed)         3.214     6.364    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[3]_rep__0[0]
    SLICE_X93Y218        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_vld_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.109     6.438    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X93Y218        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_vld_reg/C
                         clock pessimism              0.117     6.555    
                         clock uncertainty           -0.035     6.520    
    SLICE_X93Y218        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.437    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_vld_reg
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.114ns (3.219%)  route 3.428ns (96.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 6.425 - 4.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.530ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.481ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.399     2.796    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y139        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep/Q
                         net (fo=228, routed)         3.428     6.338    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep[1]
    SLICE_X89Y212        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.096     6.425    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X89Y212        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[2]/C
                         clock pessimism              0.117     6.542    
                         clock uncertainty           -0.035     6.507    
    SLICE_X89Y212        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.424    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  0.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/CLK
                            (rising edge-triggered cell SRLC32E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[53]_srl12___ap_CS_fsm_reg_r_93/D
                            (rising edge-triggered cell SRL16E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.380ns (routing 0.248ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.284ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.380     1.498    static_region_i/batch_norm2_0/inst/ap_clk
    SLICE_X41Y256        SRLC32E                                      r  static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y256        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q31)
                                                      0.153     1.651 r  static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/Q31
                         net (fo=1, routed)           0.000     1.651    static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81_n_1
    SLICE_X41Y256        SRL16E                                       r  static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[53]_srl12___ap_CS_fsm_reg_r_93/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.618     1.783    static_region_i/batch_norm2_0/inst/ap_clk
    SLICE_X41Y256        SRL16E                                       r  static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[53]_srl12___ap_CS_fsm_reg_r_93/CLK
                         clock pessimism             -0.276     1.507    
    SLICE_X41Y256        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.627    static_region_i/batch_norm2_0/inst/ap_CS_fsm_reg[53]_srl12___ap_CS_fsm_reg_r_93
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/CLK
                            (rising edge-triggered cell SRLC32E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[41]_srl9___ap_CS_fsm_reg_r_90/D
                            (rising edge-triggered cell SRL16E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      1.368ns (routing 0.248ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.284ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.368     1.486    static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/ap_clk
    SLICE_X41Y269        SRLC32E                                      r  static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y269        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q31)
                                                      0.153     1.639 r  static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/Q31
                         net (fo=1, routed)           0.000     1.639    static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81_n_1
    SLICE_X41Y269        SRL16E                                       r  static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[41]_srl9___ap_CS_fsm_reg_r_90/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.609     1.774    static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/ap_clk
    SLICE_X41Y269        SRL16E                                       r  static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[41]_srl9___ap_CS_fsm_reg_r_90/CLK
                         clock pessimism             -0.279     1.495    
    SLICE_X41Y269        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.615    static_region_i/batch_norm2_0/inst/batch_norm2_sdiv_eOg_U3/batch_norm2_sdiv_eOg_div_U/batch_norm2_sdiv_eOg_div_u_0/r_stage_reg[41]_srl9___ap_CS_fsm_reg_r_90
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/CLK
                            (rising edge-triggered cell SRLC32E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[54]_srl13___ap_CS_fsm_reg_r_94/D
                            (rising edge-triggered cell SRL16E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.409ns (routing 0.248ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.284ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.409     1.527    static_region_i/batch_norm3_0/inst/ap_clk
    SLICE_X32Y240        SRLC32E                                      r  static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y240        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q31)
                                                      0.153     1.680 r  static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81/Q31
                         net (fo=1, routed)           0.000     1.680    static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[41]_srl32___ap_CS_fsm_reg_r_81_n_1
    SLICE_X32Y240        SRL16E                                       r  static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[54]_srl13___ap_CS_fsm_reg_r_94/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.662     1.827    static_region_i/batch_norm3_0/inst/ap_clk
    SLICE_X32Y240        SRL16E                                       r  static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[54]_srl13___ap_CS_fsm_reg_r_94/CLK
                         clock pessimism             -0.291     1.536    
    SLICE_X32Y240        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.656    static_region_i/batch_norm3_0/inst/ap_CS_fsm_reg[54]_srl13___ap_CS_fsm_reg_r_94
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/CLK
                            (rising edge-triggered cell SRLC32E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[42]_srl10___ap_CS_fsm_reg_r_91/D
                            (rising edge-triggered cell SRL16E clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      1.381ns (routing 0.248ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.284ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.381     1.499    static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/ap_clk
    SLICE_X32Y237        SRLC32E                                      r  static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y237        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q31)
                                                      0.153     1.652 r  static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81/Q31
                         net (fo=1, routed)           0.000     1.652    static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_81_n_1
    SLICE_X32Y237        SRL16E                                       r  static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[42]_srl10___ap_CS_fsm_reg_r_91/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.628     1.793    static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/ap_clk
    SLICE_X32Y237        SRL16E                                       r  static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[42]_srl10___ap_CS_fsm_reg_r_91/CLK
                         clock pessimism             -0.285     1.508    
    SLICE_X32Y237        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.628    static_region_i/batch_norm3_0/inst/batch_norm3_sdiv_eOg_U3/batch_norm3_sdiv_eOg_div_U/batch_norm3_sdiv_eOg_div_u_0/r_stage_reg[42]_srl10___ap_CS_fsm_reg_r_91
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.103ns (29.178%)  route 0.250ns (70.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      2.718ns (routing 0.481ns, distribution 2.237ns)
  Clock Net Delay (Destination): 3.125ns (routing 0.530ns, distribution 2.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.718     3.047    static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X25Y173        FDRE                                         r  static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y173        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     3.150 r  static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.250     3.400    static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/abs_a[4]
    SLICE_X24Y173        FDRE                                         r  static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       3.125     3.522    static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X24Y173        FDRE                                         r  static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.261     3.261    
    SLICE_X24Y173        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.109     3.370    static_region_i/output_layer_0/inst/output_layer_sitoeOg_U2/output_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.026ns (routing 0.248ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.284ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.026     1.144    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X98Y123        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y123        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.193 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904_reg[25]/Q
                         net (fo=1, routed)           0.070     1.263    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nxt_904[25]
    SLICE_X99Y123        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.293 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[25]_i_1__6/O
                         net (fo=1, routed)           0.016     1.309    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_901[25]
    SLICE_X99Y123        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.217     1.382    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X99Y123        FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[25]/C
                         clock pessimism             -0.159     1.223    
    SLICE_X99Y123        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.279    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1132]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.188ns (routing 0.248ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.284ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.188     1.306    static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X69Y140        FDRE                                         r  static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.355 r  static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]/Q
                         net (fo=91, routed)          0.083     1.438    static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/s_split_awvalid
    SLICE_X68Y140        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     1.468 r  static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1132]_i_1__2/O
                         net (fo=1, routed)           0.012     1.480    static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1132]_i_1__2_n_0
    SLICE_X68Y140        FDRE                                         r  static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1132]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.408     1.573    static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X68Y140        FDRE                                         r  static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1132]/C
                         clock pessimism             -0.179     1.394    
    SLICE_X68Y140        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.450    static_region_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1132]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_mrs_dst_902_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_903_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.063ns (38.650%)  route 0.100ns (61.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.004ns (routing 0.248ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.284ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.004     1.122    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X107Y122       FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_mrs_dst_902_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.170 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_mrs_dst_902_reg[8]/Q
                         net (fo=9, routed)           0.084     1.254    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_mrs_dst_902[8]
    SLICE_X105Y122       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.269 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_903[3]_i_1__4/O
                         net (fo=1, routed)           0.016     1.285    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_902[3]
    SLICE_X105Y122       FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_903_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.193     1.358    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X105Y122       FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_903_reg[3]/C
                         clock pessimism             -0.160     1.198    
    SLICE_X105Y122       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.254    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_bt_len_903_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.359ns (routing 0.248ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.284ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.359     1.477    static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X46Y162        FDRE                                         r  static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.526 r  static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=4, routed)           0.074     1.600    static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_2_[11]
    SLICE_X45Y162        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     1.630 r  static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[9]_i_1__0/O
                         net (fo=1, routed)           0.015     1.645    static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[8]
    SLICE_X45Y162        FDRE                                         r  static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.596     1.761    static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X45Y162        FDRE                                         r  static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.203     1.558    
    SLICE_X45Y162        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.614    static_region_i/output_layer_1/inst/output_layer_uitodEe_U1/output_layer_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_5/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.056ns (routing 0.248ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.284ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.056     1.174    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X130Y186       FDRE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y186       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.223 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[202]/Q
                         net (fo=1, routed)           0.102     1.325    static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/mi_c2h_pcie_dsc_cpld\\.wdat[202]
    RAMB36_X17Y37        RAMB36E2                                     r  static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_5/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.304     1.469    static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/user_clk
    RAMB36_X17Y37        RAMB36E2                                     r  static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.204     1.265    
    RAMB36_X17Y37        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.294    static_region_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S00_ACLK_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y36  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y36  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X13Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X13Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X13Y39  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X13Y39  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y37  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y37  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X12Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y38  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y35  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X17Y55  static_region_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X17Y51  static_region_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X11Y54  static_region_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X12Y58  static_region_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT1_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X12Y53  static_region_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X12Y53  static_region_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y34  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y33  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y33  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y40  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y40  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y36  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y32  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y32  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X12Y35  static_region_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X10Y26  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.249       0.125      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.229       0.145      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.370       0.239      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.346       0.263      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y1  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.118ns (3.787%)  route 2.998ns (96.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 6.424 - 4.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.484ns (routing 0.516ns, distribution 1.968ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.468ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.484     2.881    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X138Y240       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.999 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/Q
                         net (fo=16, routed)          2.998     5.997    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpd_in[0]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.095     6.424    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.116     6.540    
                         clock uncertainty           -0.035     6.505    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[0])
                                                     -0.398     6.107    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.118ns (3.977%)  route 2.849ns (96.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 6.414 - 4.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.484ns (routing 0.516ns, distribution 1.968ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.468ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.484     2.881    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X138Y240       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.999 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/Q
                         net (fo=16, routed)          2.849     5.848    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpd_in[2]
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.085     6.414    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.116     6.530    
                         clock uncertainty           -0.035     6.495    
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[0])
                                                     -0.398     6.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.114ns (4.044%)  route 2.705ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 6.424 - 4.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.484ns (routing 0.516ns, distribution 1.968ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.468ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.484     2.881    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X138Y240       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.995 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[1]/Q
                         net (fo=16, routed)          2.705     5.700    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpd_in[1]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.095     6.424    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.116     6.540    
                         clock uncertainty           -0.035     6.505    
    GTHE3_CHANNEL_X0Y8   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[1])
                                                     -0.390     6.115    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.118ns (4.222%)  route 2.677ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 6.410 - 4.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.484ns (routing 0.516ns, distribution 1.968ns)
  Clock Net Delay (Destination): 2.081ns (routing 0.468ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.484     2.881    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X138Y240       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y240       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.999 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/Q
                         net (fo=16, routed)          2.677     5.676    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpd_in[4]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.081     6.410    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.116     6.526    
                         clock uncertainty           -0.035     6.491    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[0])
                                                     -0.398     6.093    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.184ns (5.736%)  route 3.024ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 6.491 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.468ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.568     6.042    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.162     6.491    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.116     6.607    
                         clock uncertainty           -0.035     6.572    
    SLICE_X125Y290       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.488    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.184ns (5.736%)  route 3.024ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 6.491 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.468ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.568     6.042    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.162     6.491    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.116     6.607    
                         clock uncertainty           -0.035     6.572    
    SLICE_X125Y290       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.488    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.184ns (5.736%)  route 3.024ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 6.491 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.468ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.568     6.042    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.162     6.491    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.116     6.607    
                         clock uncertainty           -0.035     6.572    
    SLICE_X125Y290       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.488    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.184ns (5.736%)  route 3.024ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 6.491 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.468ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.568     6.042    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.162     6.491    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.116     6.607    
                         clock uncertainty           -0.035     6.572    
    SLICE_X125Y290       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.488    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.184ns (5.754%)  route 3.014ns (94.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.468ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.558     6.032    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.160     6.489    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[4]/C
                         clock pessimism              0.116     6.605    
                         clock uncertainty           -0.035     6.570    
    SLICE_X125Y290       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.487    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.184ns (5.754%)  route 3.014ns (94.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.437ns (routing 0.516ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.468ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.437     2.834    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X129Y223       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y223       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.948 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.456     5.404    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/D[0]
    SLICE_X125Y294       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     5.474 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1/O
                         net (fo=22, routed)          0.558     6.032    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt[0]_i_1_n_0
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.160     6.489    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X125Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[5]/C
                         clock pessimism              0.116     6.605    
                         clock uncertainty           -0.035     6.570    
    SLICE_X125Y290       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.487    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  0.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7STATUS[1]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.048ns (8.177%)  route 0.539ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.043ns (routing 0.249ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.043     1.161    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X134Y203       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.209 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.539     1.748    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_status_q_reg[2]_6[1]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX7STATUS[1])
                                                      0.413     1.718    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[1]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.049ns (8.657%)  route 0.517ns (91.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.054ns (routing 0.249ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.054     1.172    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X137Y233       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y233       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.221 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.517     1.738    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_data_q_reg[31]_0[1]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX1DATA[1])
                                                      0.402     1.707    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.049ns (8.305%)  route 0.541ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.047ns (routing 0.249ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.047     1.165    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X134Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y199       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.214 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/Q
                         net (fo=1, routed)           0.541     1.755    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_data_q_reg[31]_6[16]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX7DATA[16])
                                                      0.419     1.724    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[26]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.048ns (8.177%)  route 0.539ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.047ns (routing 0.249ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.047     1.165    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X134Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y199       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.213 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[26]/Q
                         net (fo=1, routed)           0.539     1.752    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_data_q_reg[31]_6[26]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX7DATA[26])
                                                      0.415     1.720    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.048ns (17.021%)  route 0.234ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.082ns (routing 0.249ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.285ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.082     1.200    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X138Y241       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y241       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.248 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/Q
                         net (fo=1, routed)           0.234     1.482    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[404]
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.189     1.354    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                                r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.083     1.271    
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.449    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.064ns (39.264%)  route 0.099ns (60.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.063ns (routing 0.249ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.285ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.063     1.181    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X128Y279       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y279       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.230 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=10, routed)          0.083     1.313    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/FSM_sequential_fsm_reg[2][0]
    SLICE_X127Y279       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.328 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/done_i_1__2/O
                         net (fo=1, routed)           0.016     1.344    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done
    SLICE_X127Y279       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.262     1.427    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X127Y279       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg/C
                         clock pessimism             -0.172     1.255    
    SLICE_X127Y279       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.311    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/done_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[0]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.049ns (8.642%)  route 0.518ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.054ns (routing 0.249ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.054     1.172    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X138Y236       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y236       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.221 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.518     1.739    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_data_q_reg[31]_0[0]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX1DATA[0])
                                                      0.400     1.705    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[27]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.049ns (8.448%)  route 0.531ns (91.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.041ns (routing 0.249ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.285ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.041     1.159    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X132Y200       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y200       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.208 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/Q
                         net (fo=1, routed)           0.531     1.739    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/pipe_stages_1.pipe_rx_data_q_reg[31]_6[27]
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX7DATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.223     1.388    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y1        PCIE_3_1                                     r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.083     1.305    
    PCIE_3_1_X0Y1        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX7DATA[27])
                                                      0.400     1.705    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.064ns (39.024%)  route 0.100ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.063ns (routing 0.249ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.285ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.063     1.181    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X128Y279       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y279       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.230 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=10, routed)          0.084     1.314    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/FSM_sequential_fsm_reg[2][0]
    SLICE_X127Y279       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/adapt_2nd_i_1__0/O
                         net (fo=1, routed)           0.016     1.345    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl_n_1
    SLICE_X127Y279       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.262     1.427    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/CLK_PCLK
    SLICE_X127Y279       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg/C
                         clock pessimism             -0.172     1.255    
    SLICE_X127Y279       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.311    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/adapt_2nd_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      1.068ns (routing 0.249ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.285ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.068     1.186    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/CLK_PCLK
    SLICE_X131Y282       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y282       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.235 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[1]/Q
                         net (fo=1, routed)           0.072     1.307    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg_n_0_[1]
    SLICE_X131Y284       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.322 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff[1]_i_1__3/O
                         net (fo=1, routed)           0.016     1.338    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff[1]_i_1__3_n_0
    SLICE_X131Y284       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.289     1.454    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/CLK_PCLK
    SLICE_X131Y284       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[1]/C
                         clock pessimism             -0.206     1.248    
    SLICE_X131Y284       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.304    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/coeff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y1        static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y12  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y12  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y13  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y14  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.247       0.127      PCIE_3_1_X0Y1        static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.227       0.147      PCIE_3_1_X0Y1        static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.350       0.259      PCIE_3_1_X0Y1        static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.338       0.271      PCIE_3_1_X0Y1        static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y8   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y9   static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y10  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.238ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.825ns  (logic 0.114ns (13.818%)  route 0.711ns (86.182%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.551ns, distribution 1.254ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X64Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.711     0.825    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X64Y155        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X64Y155        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.766ns  (logic 0.114ns (14.883%)  route 0.652ns (85.118%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.551ns, distribution 1.260ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
    SLICE_X65Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.652     0.766    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[3]
    SLICE_X64Y151        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X64Y151        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.721ns  (logic 0.114ns (15.811%)  route 0.607ns (84.189%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.551ns, distribution 1.256ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X65Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.607     0.721    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X66Y151        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X66Y151        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.648ns  (logic 0.118ns (18.210%)  route 0.530ns (81.790%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.551ns, distribution 1.241ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y143                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
    SLICE_X66Y143        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                         net (fo=1, routed)           0.530     0.648    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    SLICE_X68Y148        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X68Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.633ns  (logic 0.114ns (18.009%)  route 0.519ns (81.991%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.551ns, distribution 1.248ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X63Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.519     0.633    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X64Y148        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X64Y148        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.623ns  (logic 0.117ns (18.780%)  route 0.506ns (81.220%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.551ns, distribution 1.260ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
    SLICE_X65Y144        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/Q
                         net (fo=1, routed)           0.506     0.623    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[6]
    SLICE_X64Y151        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X64Y151        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.125%)  route 0.499ns (80.875%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.551ns, distribution 1.261ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X66Y141        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.499     0.617    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X67Y150        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X67Y150        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.551ns, distribution 1.255ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[8]/C
    SLICE_X66Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[8]/Q
                         net (fo=1, routed)           0.487     0.601    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[8]
    SLICE_X66Y150        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X66Y150        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.590ns  (logic 0.118ns (20.000%)  route 0.472ns (80.000%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.551ns, distribution 1.241ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y144                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X66Y144        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.472     0.590    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X68Y148        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X68Y148        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.580ns  (logic 0.114ns (19.655%)  route 0.466ns (80.345%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.998ns (routing 0.998ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.551ns, distribution 1.264ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    SLICE_X62Y132        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.466     0.580    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    SLICE_X62Y132        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X62Y132        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  2.482    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.833ns  (logic 0.118ns (6.438%)  route 1.715ns (93.562%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.551ns, distribution 1.264ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y212                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X78Y212        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=68, routed)          1.715     1.833    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[2]
    SLICE_X74Y227        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X74Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.687ns  (logic 0.117ns (6.935%)  route 1.570ns (93.065%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.551ns, distribution 1.253ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y212                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    SLICE_X78Y212        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=66, routed)          1.570     1.687    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[1]
    SLICE_X72Y223        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X72Y223        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.537ns  (logic 0.114ns (7.417%)  route 1.423ns (92.583%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.551ns, distribution 1.258ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[13]/C
    SLICE_X79Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[13]/Q
                         net (fo=60, routed)          1.423     1.537    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[13]
    SLICE_X72Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X72Y216        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.476ns  (logic 0.113ns (7.656%)  route 1.363ns (92.344%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.551ns, distribution 1.256ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X76Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.363     1.476    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[7]
    SLICE_X69Y226        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X69Y226        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.382ns  (logic 0.114ns (8.249%)  route 1.268ns (91.751%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.551ns, distribution 1.254ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y211                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[25]/C
    SLICE_X75Y211        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[25]/Q
                         net (fo=11, routed)          1.268     1.382    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[25]
    SLICE_X69Y214        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X69Y214        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.380ns  (logic 0.117ns (8.478%)  route 1.263ns (91.522%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.551ns, distribution 1.271ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X76Y211        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=40, routed)          1.263     1.380    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[23]
    SLICE_X66Y223        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X66Y223        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.343ns  (logic 0.114ns (8.488%)  route 1.229ns (91.512%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.551ns, distribution 1.278ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y212                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X78Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=39, routed)          1.229     1.343    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[0]
    SLICE_X66Y225        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X66Y225        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.312ns  (logic 0.115ns (8.765%)  route 1.197ns (91.235%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.551ns, distribution 1.274ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y211                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X76Y211        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=40, routed)          1.197     1.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[22]
    SLICE_X64Y225        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X64Y225        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.270ns  (logic 0.117ns (9.213%)  route 1.153ns (90.787%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.551ns, distribution 1.276ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y219                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
    SLICE_X68Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=36, routed)          1.153     1.270    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[12]
    SLICE_X66Y227        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X66Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.249ns  (logic 0.114ns (9.127%)  route 1.135ns (90.873%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.593ns (routing 0.593ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.551ns, distribution 1.272ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y214                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
    SLICE_X70Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=68, routed)          1.135     1.249    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[5]
    SLICE_X65Y224        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X65Y224        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.813    





---------------------------------------------------------------------------------------------------
From Clock:  S00_ACLK_1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.391ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.670ns  (logic 0.117ns (7.006%)  route 1.553ns (92.994%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.551ns, distribution 1.499ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X54Y233        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.553     1.670    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X54Y233        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y233        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.647ns  (logic 0.114ns (6.922%)  route 1.533ns (93.078%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.551ns, distribution 1.480ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X54Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.533     1.647    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X54Y154        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y154        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.647ns  (logic 0.114ns (6.922%)  route 1.533ns (93.078%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.551ns, distribution 1.499ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X54Y233        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.533     1.647    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X54Y233        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y233        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.590ns  (logic 0.114ns (7.170%)  route 1.476ns (92.830%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.551ns, distribution 1.262ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X58Y142        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.476     1.590    static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X58Y142        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.543ns  (logic 0.114ns (7.388%)  route 1.429ns (92.612%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.551ns, distribution 1.499ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y228                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X54Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.429     1.543    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X54Y228        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y228        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.516ns  (logic 0.114ns (7.520%)  route 1.402ns (92.480%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.551ns, distribution 1.489ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163                                     0.000     0.000 r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X54Y163        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.402     1.516    static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X54Y163        FDRE                                         r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y163        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.513ns  (logic 0.114ns (7.535%)  route 1.399ns (92.465%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.551ns, distribution 1.490ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y223                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X55Y223        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.399     1.513    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X55Y223        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y223        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.497ns  (logic 0.114ns (7.615%)  route 1.383ns (92.385%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.551ns, distribution 1.267ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X58Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.383     1.497    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X58Y143        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y143        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.472ns  (logic 0.114ns (7.745%)  route 1.358ns (92.255%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.551ns, distribution 1.269ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X57Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.358     1.472    static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X58Y141        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y141        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.444ns  (logic 0.114ns (7.895%)  route 1.330ns (92.105%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.530ns (routing 0.530ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.551ns, distribution 1.260ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y157                                     0.000     0.000 r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X58Y157        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.330     1.444    static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X57Y157        FDRE                                         r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y157        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  2.616    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.114ns (5.539%)  route 1.944ns (94.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 8.907 - 3.332 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.062ns (routing 0.597ns, distribution 1.465ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.062     5.956    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X58Y212        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y212        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.070 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.944     8.014    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.907 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     9.000    
                         clock uncertainty           -0.158     8.842    
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.410    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.114ns (5.577%)  route 1.930ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.046ns (routing 0.597ns, distribution 1.449ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.046     5.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X59Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y215        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.054 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.930     7.984    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.390    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.116ns (5.656%)  route 1.935ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.046ns (routing 0.597ns, distribution 1.449ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.046     5.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X59Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y215        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.056 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.935     7.991    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     8.398    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.113ns (5.998%)  route 1.771ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 8.907 - 3.332 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.056ns (routing 0.597ns, distribution 1.459ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.056     5.950    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X71Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.063 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.771     7.834    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.907 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     9.000    
                         clock uncertainty           -0.158     8.842    
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     8.257    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.115ns (5.671%)  route 1.913ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 8.907 - 3.332 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.062ns (routing 0.597ns, distribution 1.465ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.062     5.956    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X58Y212        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y212        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.071 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.913     7.984    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.907 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     9.000    
                         clock uncertainty           -0.158     8.842    
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.422    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.114ns (6.274%)  route 1.703ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.070ns (routing 0.597ns, distribution 1.473ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.070     5.964    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X77Y195        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.078 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.703     7.781    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     8.243    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.114ns (5.763%)  route 1.864ns (94.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.046ns (routing 0.597ns, distribution 1.449ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.046     5.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X59Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y215        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.054 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.864     7.918    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.402    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.115ns (6.281%)  route 1.716ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.018ns (routing 0.597ns, distribution 1.421ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.018     5.912    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X73Y212        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y212        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.027 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.716     7.743    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.231    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.114ns (5.846%)  route 1.836ns (94.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 8.887 - 3.332 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.046ns (routing 0.597ns, distribution 1.449ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.046     5.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X59Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y215        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.054 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.836     7.890    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.887 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     8.980    
                         clock uncertainty           -0.158     8.822    
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.386    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.115ns (6.396%)  route 1.683ns (93.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 8.907 - 3.332 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.047ns (routing 0.597ns, distribution 1.450ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.047     5.941    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X74Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y201        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.056 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.683     7.739    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.843     9.022    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.029 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.225    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.907 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     9.000    
                         clock uncertainty           -0.158     8.842    
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     8.263    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.106ns (25.791%)  route 0.305ns (74.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     5.767 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.305     6.072    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     5.712 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.724    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.587    
                         clock uncertainty            0.158     5.745    
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.029     5.774    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.107ns (23.516%)  route 0.348ns (76.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.706ns
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.821ns (routing 0.551ns, distribution 1.270ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.821     5.668    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y141        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     5.775 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.348     6.123    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     5.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.706    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.569    
                         clock uncertainty            0.158     5.727    
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     5.773    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.773    
                         arrival time                           6.123    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.104ns (20.155%)  route 0.412ns (79.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.745ns
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.800ns (routing 0.551ns, distribution 1.249ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.800     5.647    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y148        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y148        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.751 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.412     6.163    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.733 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.745    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.608    
                         clock uncertainty            0.158     5.766    
    BITSLICE_RX_TX_X0Y127
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     5.809    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.809    
                         arrival time                           6.163    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.104ns (20.676%)  route 0.399ns (79.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.817ns (routing 0.551ns, distribution 1.266ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.817     5.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y154        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.768 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.399     6.167    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.713 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.725    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.588    
                         clock uncertainty            0.158     5.746    
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     5.795    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.795    
                         arrival time                           6.167    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.103ns (23.198%)  route 0.341ns (76.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.747ns
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.812ns (routing 0.551ns, distribution 1.261ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.812     5.659    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y161        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.762 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.341     6.103    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     5.735 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.747    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.610    
                         clock uncertainty            0.158     5.768    
    BITSLICE_RX_TX_X0Y139
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.039     5.729    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                           6.103    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.103ns (18.525%)  route 0.453ns (81.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.751ns
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.826ns (routing 0.551ns, distribution 1.275ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.826     5.673    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X59Y174        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.776 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.453     6.229    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.751    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.614    
                         clock uncertainty            0.158     5.772    
    BITSLICE_RX_TX_X0Y151
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.075     5.847    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.847    
                         arrival time                           6.229    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.104ns (20.553%)  route 0.402ns (79.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.817ns (routing 0.551ns, distribution 1.266ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.817     5.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X56Y139        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.768 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.402     6.170    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     5.709 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.721    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.584    
                         clock uncertainty            0.158     5.742    
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     5.787    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.104ns (18.505%)  route 0.458ns (81.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.747ns
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.827ns (routing 0.551ns, distribution 1.276ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.827     5.674    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X60Y176        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y176        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.778 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.458     6.236    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y152
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     5.735 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.747    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y152
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.610    
                         clock uncertainty            0.158     5.768    
    BITSLICE_RX_TX_X0Y152
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.070     5.838    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.838    
                         arrival time                           6.236    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.107ns (20.817%)  route 0.407ns (79.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.817ns (routing 0.551ns, distribution 1.266ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.817     5.664    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y154        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     5.771 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.407     6.178    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     5.712 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.724    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.587    
                         clock uncertainty            0.158     5.745    
    BITSLICE_RX_TX_X0Y133
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     5.780    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           6.178    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.104ns (25.366%)  route 0.306ns (74.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.706ns
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.821ns (routing 0.551ns, distribution 1.270ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.821     5.668    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y141        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.772 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.306     6.078    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.031     5.925    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.701 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.936    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     5.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.706    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.137     5.569    
                         clock uncertainty            0.158     5.727    
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.048     5.679    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.679    
                         arrival time                           6.078    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.118ns (6.002%)  route 1.848ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 8.892 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.069 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.848     7.917    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.892 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.031    
                         clock uncertainty           -0.158     8.873    
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.437    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.114ns (5.763%)  route 1.864ns (94.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 8.912 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.065 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.864     7.929    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.912 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.051    
                         clock uncertainty           -0.158     8.893    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.473    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.113ns (5.901%)  route 1.802ns (94.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 8.912 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.064 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.802     7.866    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.912 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.051    
                         clock uncertainty           -0.158     8.893    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.461    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.118ns (6.541%)  route 1.686ns (93.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 8.892 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.069 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.686     7.755    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.892 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.031    
                         clock uncertainty           -0.158     8.873    
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.437    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.118ns (6.509%)  route 1.695ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 8.912 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.069 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.695     7.764    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.912 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.051    
                         clock uncertainty           -0.158     8.893    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.115ns (5.201%)  route 2.096ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 8.909 - 3.332 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.083ns (routing 0.597ns, distribution 1.486ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.083     5.977    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X65Y198        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.092 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][78]/Q
                         net (fo=2, routed)           2.096     8.188    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.678     8.908 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.909    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.139     9.047    
                         clock uncertainty           -0.158     8.890    
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.008     8.882    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.114ns (6.430%)  route 1.659ns (93.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 8.892 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.065 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.659     7.724    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.892 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.031    
                         clock uncertainty           -0.158     8.873    
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.453    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.113ns (6.509%)  route 1.623ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 8.892 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.064 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.623     7.687    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.892 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.031    
                         clock uncertainty           -0.158     8.873    
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.441    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.118ns (6.829%)  route 1.610ns (93.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 8.912 - 3.332 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.057ns (routing 0.597ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.057     5.951    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X58Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y217        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.069 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.610     7.679    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.912 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.139     9.051    
                         clock uncertainty           -0.158     8.893    
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.114ns (5.758%)  route 1.866ns (94.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 8.893 - 3.332 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.037ns (routing 0.597ns, distribution 1.440ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X68Y201        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.045 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][50]/Q
                         net (fo=2, routed)           1.866     7.911    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X0Y182
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.848     9.027    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.034 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.230    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.892 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.893    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y182
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.139     9.032    
                         clock uncertainty           -0.158     8.874    
    BITSLICE_RX_TX_X0Y182
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.154     8.720    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.104ns (26.065%)  route 0.295ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.765 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/Q
                         net (fo=2, routed)           0.295     6.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.075     5.826    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.103ns (25.495%)  route 0.301ns (74.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.764 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/Q
                         net (fo=4, routed)           0.301     6.065    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.075     5.826    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.103ns (25.495%)  route 0.301ns (74.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.764 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/Q
                         net (fo=4, routed)           0.301     6.065    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.075     5.826    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.104ns (26.065%)  route 0.295ns (73.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.765 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/Q
                         net (fo=2, routed)           0.295     6.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.069     5.820    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.820    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.103ns (25.495%)  route 0.301ns (74.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.764 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/Q
                         net (fo=4, routed)           0.301     6.065    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.074     5.825    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.825    
                         arrival time                           6.065    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.103ns (26.010%)  route 0.293ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.731ns
    Source Clock Delay      (SCD):    5.661ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.814ns (routing 0.551ns, distribution 1.263ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.814     5.661    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y213        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.764 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][14]/Q
                         net (fo=4, routed)           0.293     6.057    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[1]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.719 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.731    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.593    
                         clock uncertainty            0.158     5.751    
    BITSLICE_RX_TX_X0Y184
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     5.800    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.800    
                         arrival time                           6.057    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.107ns (23.060%)  route 0.357ns (76.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.757ns
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.834ns (routing 0.551ns, distribution 1.283ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.834     5.681    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y203        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y203        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     5.788 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/Q
                         net (fo=2, routed)           0.357     6.145    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.745 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.757    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.619    
                         clock uncertainty            0.158     5.777    
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.076     5.853    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.853    
                         arrival time                           6.145    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.107ns (23.011%)  route 0.358ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.757ns
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.834ns (routing 0.551ns, distribution 1.283ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.834     5.681    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y203        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y203        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     5.788 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][108]/Q
                         net (fo=2, routed)           0.358     6.146    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.745 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.757    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.619    
                         clock uncertainty            0.158     5.777    
    BITSLICE_RX_TX_X0Y177
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.074     5.851    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.851    
                         arrival time                           6.146    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.107ns (22.912%)  route 0.360ns (77.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.751ns
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.834ns (routing 0.551ns, distribution 1.283ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.834     5.681    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X57Y220        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y220        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     5.788 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][79]/Q
                         net (fo=1, routed)           0.360     6.148    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.751    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.613    
                         clock uncertainty            0.158     5.771    
    BITSLICE_RX_TX_X0Y192
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.081     5.852    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.852    
                         arrival time                           6.148    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][116]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.106ns (23.297%)  route 0.349ns (76.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.824ns (routing 0.551ns, distribution 1.273ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.824     5.671    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y225        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y225        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     5.777 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][116]/Q
                         net (fo=1, routed)           0.349     6.126    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y196
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.037     5.931    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.707 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     4.942    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.773     5.715 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.727    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y196
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.138     5.589    
                         clock uncertainty            0.158     5.747    
    BITSLICE_RX_TX_X0Y196
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.058     5.805    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.805    
                         arrival time                           6.126    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.114ns (5.828%)  route 1.842ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 8.921 - 3.332 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.046ns (routing 0.597ns, distribution 1.449ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.046     5.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X59Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y215        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.054 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.842     7.896    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y38
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y38
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.921 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.093     9.014    
                         clock uncertainty           -0.158     8.856    
    BITSLICE_CONTROL_X0Y38
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.420    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.114ns (5.015%)  route 2.159ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 8.910 - 3.332 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.049ns (routing 0.597ns, distribution 1.452ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.049     5.943    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X59Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y217        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.057 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.159     8.216    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.909 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.910    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.003    
                         clock uncertainty           -0.158     8.845    
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.025     8.820    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.113ns (6.338%)  route 1.670ns (93.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 8.921 - 3.332 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.106ns (routing 0.597ns, distribution 1.509ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.106     6.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X69Y243        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y243        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.113 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.670     7.783    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL                             r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.921 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.142     9.062    
                         clock uncertainty           -0.158     8.905    
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     8.393    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.115ns (5.017%)  route 2.177ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 8.938 - 3.332 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.064ns (routing 0.597ns, distribution 1.467ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.064     5.958    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y217        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y217        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.073 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.177     8.250    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y244
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.678     8.937 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.938    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y244
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.031    
                         clock uncertainty           -0.158     8.873    
    BITSLICE_RX_TX_X0Y244
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.007     8.866    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.115ns (5.066%)  route 2.155ns (94.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 8.940 - 3.332 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.069ns (routing 0.597ns, distribution 1.472ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X60Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.078 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.155     8.233    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y243
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.680     8.939 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.940    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y243
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.033    
                         clock uncertainty           -0.158     8.875    
    BITSLICE_RX_TX_X0Y243
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.020     8.855    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.114ns (5.128%)  route 2.109ns (94.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 8.910 - 3.332 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.074ns (routing 0.597ns, distribution 1.477ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.074     5.968    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y215        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.082 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.109     8.191    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     8.909 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.910    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.003    
                         clock uncertainty           -0.158     8.845    
    BITSLICE_RX_TX_X0Y239
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.025     8.820    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.113ns (5.067%)  route 2.117ns (94.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 8.927 - 3.332 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.074ns (routing 0.597ns, distribution 1.477ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.074     5.968    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y215        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.081 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.117     8.198    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y237
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.667     8.926 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.927    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y237
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.020    
                         clock uncertainty           -0.158     8.862    
    BITSLICE_RX_TX_X0Y237
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.035     8.827    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.113ns (5.074%)  route 2.114ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 8.922 - 3.332 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.076ns (routing 0.597ns, distribution 1.479ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.076     5.970    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X61Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.083 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[4]/Q
                         net (fo=1, routed)           2.114     8.197    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[4]
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.921 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.922    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.015    
                         clock uncertainty           -0.158     8.857    
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.028     8.829    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.114ns (5.024%)  route 2.155ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 8.950 - 3.332 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.059ns (routing 0.597ns, distribution 1.462ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.059     5.953    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X60Y218        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.067 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.155     8.222    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y245
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    G31                                               0.000     3.332 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.690     8.949 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.950    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y245
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.043    
                         clock uncertainty           -0.158     8.885    
    BITSLICE_RX_TX_X0Y245
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.030     8.855    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.114ns (5.069%)  route 2.135ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 8.922 - 3.332 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.047ns (routing 0.597ns, distribution 1.450ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       2.047     5.941    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X65Y216        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y216        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.055 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/Q
                         net (fo=1, routed)           2.135     8.190    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[5]
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    G31                                               0.000     3.332 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     3.332    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     3.738 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.789    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.789 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.438    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.513 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     6.397    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.732 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.104    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.179 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       1.877     9.056    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     8.063 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.196     8.259    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.921 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.001     8.922    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.093     9.015    
                         clock uncertainty           -0.158     8.857    
    BITSLICE_RX_TX_X0Y234
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.027     8.830    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.106ns (18.728%)  route 0.460ns (81.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.783ns
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.868ns (routing 0.551ns, distribution 1.317ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.868     5.715    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y248        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y248        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     5.821 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.460     6.281    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y218
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y33
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.771 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.783    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y218
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.642    
                         clock uncertainty            0.158     5.800    
    BITSLICE_RX_TX_X0Y218
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     5.843    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.843    
                         arrival time                           6.281    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.106ns (17.966%)  route 0.484ns (82.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.763ns
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.840ns (routing 0.551ns, distribution 1.289ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.840     5.687    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y262        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y262        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     5.793 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.484     6.277    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y236
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.751 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.763    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y236
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.622    
                         clock uncertainty            0.158     5.780    
    BITSLICE_RX_TX_X0Y236
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     5.829    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.104ns (15.878%)  route 0.551ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.842ns (routing 0.551ns, distribution 1.291ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.842     5.689    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y236        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y236        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     5.793 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.551     6.344    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     5.750 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.762    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.093     5.669    
                         clock uncertainty            0.158     5.826    
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.029     5.855    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.855    
                         arrival time                           6.344    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.104ns (14.964%)  route 0.591ns (85.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.828ns (routing 0.551ns, distribution 1.277ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.828     5.675    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y237        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y237        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     5.779 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.591     6.370    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y213
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     5.732 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.744    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y213
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.093     5.651    
                         clock uncertainty            0.158     5.808    
    BITSLICE_RX_TX_X0Y213
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     5.854    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.854    
                         arrival time                           6.370    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.107ns (17.893%)  route 0.491ns (82.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.851ns (routing 0.551ns, distribution 1.300ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.851     5.698    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y250        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y250        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     5.805 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.491     6.296    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y33
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     5.773 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.644    
                         clock uncertainty            0.158     5.802    
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.023     5.779    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.779    
                         arrival time                           6.296    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.107ns (16.850%)  route 0.528ns (83.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.859ns (routing 0.551ns, distribution 1.308ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.859     5.706    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X59Y240        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y240        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     5.813 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.528     6.341    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     5.750 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.762    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.621    
                         clock uncertainty            0.158     5.779    
    BITSLICE_RX_TX_X0Y211
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     5.814    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.814    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.103ns (16.144%)  route 0.535ns (83.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.759ns
    Source Clock Delay      (SCD):    5.685ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.838ns (routing 0.551ns, distribution 1.287ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.838     5.685    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X58Y234        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y234        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     5.788 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/Q
                         net (fo=1, routed)           0.535     6.323    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X0Y208
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     5.747 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.759    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y208
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.093     5.666    
                         clock uncertainty            0.158     5.823    
    BITSLICE_RX_TX_X0Y208
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.053     5.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.770    
                         arrival time                           6.323    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.107ns (17.628%)  route 0.500ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    5.712ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.551ns, distribution 1.314ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.865     5.712    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X58Y251        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y251        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     5.819 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.500     6.319    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y33
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     5.773 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.644    
                         clock uncertainty            0.158     5.802    
    BITSLICE_RX_TX_X0Y217
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.039     5.763    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           6.319    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.103ns (15.582%)  route 0.558ns (84.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.864ns (routing 0.551ns, distribution 1.313ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.864     5.711    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y240        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y240        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     5.814 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.558     6.372    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y212
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     5.715 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.727    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y212
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.586    
                         clock uncertainty            0.158     5.744    
    BITSLICE_RX_TX_X0Y212
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.067     5.811    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.811    
                         arrival time                           6.372    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.103ns (15.606%)  route 0.557ns (84.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.783ns
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.841ns (routing 0.551ns, distribution 1.290ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406     0.406 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.457    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.106    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.181 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884     3.065    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.400 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.772    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.847 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       1.841     5.688    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y276        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y276        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.791 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.557     6.348    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y257
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    G31                                               0.000     0.000 f  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.374 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 f  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=28999, routed)       2.069     5.963    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     4.739 f  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.974    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.771 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.783    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y257
                         RXTX_BITSLICE                                r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.141     5.642    
                         clock uncertainty            0.158     5.800    
    BITSLICE_RX_TX_X0Y257
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.013     5.787    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -5.787    
                         arrival time                           6.348    
  -------------------------------------------------------------------
                         slack                                  0.561    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.277ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.277ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.785ns  (logic 0.116ns (14.777%)  route 0.669ns (85.223%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.060ns (routing 0.914ns, distribution 1.146ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X67Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.669     0.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X65Y137        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X65Y137        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 11.277    

Slack (MET) :             11.349ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.711ns  (logic 0.114ns (16.034%)  route 0.597ns (83.966%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.914ns, distribution 1.144ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X67Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.597     0.711    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X66Y141        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y141        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 11.349    

Slack (MET) :             11.394ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.669ns  (logic 0.117ns (17.489%)  route 0.552ns (82.511%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.914ns, distribution 1.135ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y151                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X67Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.552     0.669    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X65Y142        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X65Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                 11.394    

Slack (MET) :             11.430ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.633ns  (logic 0.117ns (18.483%)  route 0.516ns (81.517%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.914ns, distribution 1.147ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X67Y150        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.516     0.633    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X66Y141        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y141        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                 11.430    

Slack (MET) :             11.431ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.700%)  route 0.513ns (81.300%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.914ns, distribution 1.130ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X66Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.513     0.631    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X66Y149        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y149        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                 11.431    

Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.630ns  (logic 0.117ns (18.571%)  route 0.513ns (81.429%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.914ns, distribution 1.130ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X66Y149        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.513     0.630    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X66Y149        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y149        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.476%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.914ns, distribution 1.147ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X67Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.503     0.617    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X66Y141        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y141        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.597ns  (logic 0.114ns (19.095%)  route 0.483ns (80.905%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.914ns, distribution 1.136ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X67Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.483     0.597    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X66Y143        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X66Y143        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.714ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.349ns  (logic 0.117ns (33.524%)  route 0.232ns (66.476%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.914ns, distribution 1.142ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X64Y149        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.232     0.349    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X64Y147        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X64Y147        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 11.714    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.333ns  (logic 0.117ns (35.135%)  route 0.216ns (64.865%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.914ns, distribution 1.139ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X65Y149        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.216     0.333    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X65Y147        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X65Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 11.727    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        3.888ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.175ns  (logic 0.116ns (9.872%)  route 1.059ns (90.128%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.547ns, distribution 1.265ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y226                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
    SLICE_X66Y226        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/Q
                         net (fo=1, routed)           1.059     1.175    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][1]
    SLICE_X67Y226        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y226        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.809ns  (logic 0.113ns (13.968%)  route 0.696ns (86.032%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.547ns, distribution 1.261ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
    SLICE_X65Y233        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/Q
                         net (fo=1, routed)           0.696     0.809    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][9]
    SLICE_X65Y220        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y220        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.799ns  (logic 0.116ns (14.518%)  route 0.683ns (85.482%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.547ns, distribution 1.266ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y234                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X62Y234        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.683     0.799    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][31]
    SLICE_X63Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X63Y222        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.770ns  (logic 0.114ns (14.805%)  route 0.656ns (85.195%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.547ns, distribution 1.266ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y234                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X66Y234        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.656     0.770    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][19]
    SLICE_X64Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.757ns  (logic 0.117ns (15.456%)  route 0.640ns (84.544%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.547ns, distribution 1.268ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y232                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
    SLICE_X61Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/Q
                         net (fo=1, routed)           0.640     0.757    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][23]
    SLICE_X65Y222        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y222        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.751ns  (logic 0.115ns (15.313%)  route 0.636ns (84.687%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.547ns, distribution 1.262ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y233                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    SLICE_X63Y233        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                         net (fo=1, routed)           0.636     0.751    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][11]
    SLICE_X63Y227        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X63Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.740ns  (logic 0.114ns (15.405%)  route 0.626ns (84.595%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.547ns, distribution 1.255ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y233                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
    SLICE_X66Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/Q
                         net (fo=1, routed)           0.626     0.740    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][20]
    SLICE_X66Y218        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.734ns  (logic 0.117ns (15.940%)  route 0.617ns (84.060%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.547ns, distribution 1.263ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X66Y231        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.617     0.734    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][25]
    SLICE_X65Y220        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.547ns, distribution 1.251ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y234                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    SLICE_X62Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                         net (fo=1, routed)           0.596     0.710    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][30]
    SLICE_X66Y223        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y223        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.711ns  (logic 0.117ns (16.456%)  route 0.594ns (83.544%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.547ns, distribution 1.262ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y234                                     0.000     0.000 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
    SLICE_X61Y234        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                         net (fo=1, routed)           0.594     0.711    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][8]
    SLICE_X65Y219        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  4.352    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  S00_ACLK_1

Setup :            0  Failing Endpoints,  Worst Slack        1.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.627ns  (logic 0.114ns (7.007%)  route 1.513ns (92.993%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.481ns, distribution 1.917ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X57Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.513     1.627    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X58Y147        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X58Y147        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.393    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.564ns  (logic 0.114ns (7.289%)  route 1.450ns (92.711%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.643ns (routing 0.481ns, distribution 2.162ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163                                     0.000     0.000 r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X54Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.450     1.564    static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X54Y163        FDRE                                         r  static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X54Y163        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.395    static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.530ns  (logic 0.114ns (7.451%)  route 1.416ns (92.549%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.481ns, distribution 2.164ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y228                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X54Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.416     1.530    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X54Y228        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X54Y228        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.393    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.502ns  (logic 0.114ns (7.590%)  route 1.388ns (92.410%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.400ns (routing 0.481ns, distribution 1.919ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y145                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X58Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.388     1.502    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X58Y147        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X58Y147        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.394    static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.492ns  (logic 0.114ns (7.641%)  route 1.378ns (92.359%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.619ns (routing 0.481ns, distribution 2.138ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X55Y153        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.378     1.492    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X55Y153        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X55Y153        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.454ns  (logic 0.114ns (7.840%)  route 1.340ns (92.160%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.481ns, distribution 2.144ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X55Y157        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.340     1.454    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X55Y157        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X55Y157        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.448ns  (logic 0.114ns (7.873%)  route 1.334ns (92.127%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.481ns, distribution 2.144ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X55Y157        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.334     1.448    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X55Y157        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X55Y157        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     3.393    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.413ns  (logic 0.114ns (8.068%)  route 1.299ns (91.932%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.481ns, distribution 1.917ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y156                                     0.000     0.000 r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X58Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.299     1.413    static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X58Y156        FDRE                                         r  static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X58Y156        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.395    static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.338ns  (logic 0.115ns (8.595%)  route 1.223ns (91.405%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.481ns, distribution 2.164ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y229                                     0.000     0.000 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X54Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.223     1.338    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X54Y229        FDRE                                         r  static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X54Y229        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.393    static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        1.338ns  (logic 0.114ns (8.520%)  route 1.224ns (91.480%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.597ns (routing 0.597ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.628ns (routing 0.481ns, distribution 2.147ns)
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154                                     0.000     0.000 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X54Y154        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.224     1.338    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X54Y154        FDRE                                         r  static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X54Y154        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.394    static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  2.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            static_region_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             S00_ACLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.049ns (4.043%)  route 1.163ns (95.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.862ns (routing 0.260ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.284ns, distribution 1.144ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y3 (CLOCK_ROOT)    net (fo=28999, routed)       0.862     2.892    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X64Y197        FDRE                                         r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.941 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=74, routed)          1.163     4.104    static_region_i/vio_0/inst/PROBE_IN_INST/probe_in0[0]
    SLICE_X64Y139        FDRE                                         r  static_region_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.428     1.593    static_region_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X64Y139        FDRE                                         r  static_region_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.132     1.725    
    SLICE_X64Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.781    static_region_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  2.323    





---------------------------------------------------------------------------------------------------
From Clock:  S00_ACLK_1
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.186ns (5.688%)  route 3.084ns (94.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 6.487 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.468ns, distribution 1.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.805     6.158    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.158     6.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                         clock pessimism              0.000     6.487    
                         clock uncertainty           -0.035     6.452    
    SLICE_X132Y199       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.369    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.186ns (5.688%)  route 3.084ns (94.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 6.487 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.468ns, distribution 1.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.805     6.158    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.158     6.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/C
                         clock pessimism              0.000     6.487    
                         clock uncertainty           -0.035     6.452    
    SLICE_X132Y199       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.369    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.186ns (5.688%)  route 3.084ns (94.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 6.487 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.468ns, distribution 1.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.805     6.158    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.158     6.487    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X132Y199       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[2]/C
                         clock pessimism              0.000     6.487    
                         clock uncertainty           -0.035     6.452    
    SLICE_X132Y199       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.369    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.186ns (5.716%)  route 3.068ns (94.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 6.495 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.468ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.789     6.142    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/SR[0]
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.166     6.495    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                         clock pessimism              0.000     6.495    
                         clock uncertainty           -0.035     6.460    
    SLICE_X136Y204       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.376    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.186ns (5.716%)  route 3.068ns (94.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 6.495 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.468ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.789     6.142    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.166     6.495    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     6.495    
                         clock uncertainty           -0.035     6.460    
    SLICE_X136Y204       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.376    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.186ns (5.716%)  route 3.068ns (94.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 6.495 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.468ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.789     6.142    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.166     6.495    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
                         clock pessimism              0.000     6.495    
                         clock uncertainty           -0.035     6.460    
    SLICE_X136Y204       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.376    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.186ns (5.716%)  route 3.068ns (94.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 6.495 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.468ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.789     6.142    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/SR[0]
    SLICE_X136Y204       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.166     6.495    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X136Y204       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_elec_idle_q_reg/C
                         clock pessimism              0.000     6.495    
                         clock uncertainty           -0.035     6.460    
    SLICE_X136Y204       FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.082     6.378    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.186ns (5.716%)  route 3.068ns (94.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 6.495 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.468ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.789     6.142    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.166     6.495    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X136Y204       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
                         clock pessimism              0.000     6.495    
                         clock uncertainty           -0.035     6.460    
    SLICE_X136Y204       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     6.378    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.186ns (5.748%)  route 3.050ns (94.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 6.483 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.468ns, distribution 1.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.771     6.124    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X137Y210       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.154     6.483    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X137Y210       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[21]/C
                         clock pessimism              0.000     6.483    
                         clock uncertainty           -0.035     6.448    
    SLICE_X137Y210       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.364    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.186ns (5.748%)  route 3.050ns (94.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 6.483 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.491ns (routing 0.530ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.468ns, distribution 1.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.491     2.888    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.002 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.279     3.281    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     3.353 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         2.771     6.124    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X137Y210       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        2.154     6.483    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X137Y210       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                         clock pessimism              0.000     6.483    
                         clock uncertainty           -0.035     6.448    
    SLICE_X137Y210       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.364    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.048ns (12.030%)  route 0.351ns (87.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.248ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.285ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.070     1.188    static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/CLK_USERCLK
    SLICE_X127Y256       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y256       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.351     1.587    static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X136Y246       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.284     1.449    static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X136Y246       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C
                         clock pessimism              0.000     1.449    
    SLICE_X136Y246       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.505    static_region_i/xdma_0/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_deemph_q_reg/S
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/SR[0]
    SLICE_X129Y290       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_deemph_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X129Y290       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_deemph_q_reg/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDSE (Hold_GFF_SLICEL_C_S)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_deemph_q_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[0]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[2]/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_margin_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_swing_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.063ns (17.898%)  route 0.289ns (82.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.285ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.176     1.544    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/SR[0]
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_swing_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.285     1.450    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X129Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_swing_q_reg/C
                         clock pessimism              0.000     1.450    
    SLICE_X129Y290       FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.455    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_swing_q_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.063ns (17.949%)  route 0.288ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.248ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.285ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.074     1.192    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y290       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.113     1.353    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X127Y290       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.368 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         0.175     1.543    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X128Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=2063, routed)        1.283     1.448    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X128Y290       FDRE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
                         clock pessimism              0.000     1.448    
    SLICE_X128Y290       FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.453    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  S00_ACLK_1
  To Clock:  S00_ACLK_1

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.114ns (3.251%)  route 3.393ns (96.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 6.434 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.481ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.393     6.287    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X96Y120        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.105     6.434    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X96Y120        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2/C
                         clock pessimism              0.117     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X96Y120        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.434    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.114ns (3.040%)  route 3.636ns (96.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6.687 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.481ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.636     6.530    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X81Y147        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.358     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X81Y147        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep/C
                         clock pessimism              0.117     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X81Y147        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.114ns (3.040%)  route 3.636ns (96.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6.687 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.481ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.636     6.530    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X81Y147        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.358     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X81Y147        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2/C
                         clock pessimism              0.117     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X81Y147        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.114ns (3.040%)  route 3.636ns (96.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 6.687 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.481ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.636     6.530    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X81Y147        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.358     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X81Y147        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep/C
                         clock pessimism              0.117     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X81Y147        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     6.687    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.117ns (3.362%)  route 3.363ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 6.444 - 4.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 0.530ns, distribution 1.945ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.475     2.872    static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X128Y222       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y222       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.989 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=42, routed)          3.363     6.352    static_region_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X97Y184        FDCE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.115     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y184        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/C
                         clock pessimism              0.212     6.656    
                         clock uncertainty           -0.035     6.621    
    SLICE_X97Y184        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.539    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.117ns (3.362%)  route 3.363ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 6.444 - 4.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 0.530ns, distribution 1.945ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.475     2.872    static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X128Y222       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y222       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.989 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=42, routed)          3.363     6.352    static_region_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X97Y184        FDCE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.115     6.444    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X97Y184        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                         clock pessimism              0.212     6.656    
                         clock uncertainty           -0.035     6.621    
    SLICE_X97Y184        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.539    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.114ns (3.288%)  route 3.353ns (96.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 6.442 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.481ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.353     6.247    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X95Y118        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.113     6.442    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X95Y118        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]/C
                         clock pessimism              0.117     6.559    
                         clock uncertainty           -0.035     6.524    
    SLICE_X95Y118        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     6.442    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.114ns (3.301%)  route 3.339ns (96.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.481ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.339     6.233    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X88Y116        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.099     6.428    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X88Y116        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1/C
                         clock pessimism              0.117     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X88Y116        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.428    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.114ns (3.291%)  route 3.350ns (96.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.440ns = ( 6.440 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.481ns, distribution 1.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.350     6.244    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X95Y117        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.111     6.440    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X95Y117        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0/C
                         clock pessimism              0.117     6.557    
                         clock uncertainty           -0.035     6.522    
    SLICE_X95Y117        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.440    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.440    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]/PRE
                            (recovery check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (S00_ACLK_1 rise@4.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.114ns (3.347%)  route 3.292ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.530ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.481ns, distribution 1.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.383     2.780    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.894 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          3.292     6.186    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X89Y122        FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     4.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       2.109     6.438    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X89Y122        FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]/C
                         clock pessimism              0.117     6.555    
                         clock uncertainty           -0.035     6.520    
    SLICE_X89Y122        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     6.438    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[3]
  -------------------------------------------------------------------
                         required time                          6.438    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.048ns (routing 0.248ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.284ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.048     1.166    static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X128Y222       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y222       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.215 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=42, routed)          0.135     1.350    static_region_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X128Y222       FDCE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.244     1.409    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X128Y222       FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism             -0.216     1.193    
    SLICE_X128Y222       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.198    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.048ns (routing 0.248ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.284ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.048     1.166    static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X128Y222       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y222       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.215 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=42, routed)          0.135     1.350    static_region_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X128Y222       FDCE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.244     1.409    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X128Y222       FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/C
                         clock pessimism             -0.216     1.193    
    SLICE_X128Y222       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.198    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.049ns (14.804%)  route 0.282ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.073ns (routing 0.248ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.284ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.073     1.191    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X128Y288       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.282     1.522    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X127Y290       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.276     1.441    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.176     1.265    
    SLICE_X127Y290       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.270    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.049ns (14.804%)  route 0.282ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.073ns (routing 0.248ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.284ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.073     1.191    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X128Y288       FDSE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y288       FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.240 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.282     1.522    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X127Y290       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.276     1.441    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X127Y290       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.176     1.265    
    SLICE_X127Y290       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.270    static_region_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__4/PRE
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.049ns (12.564%)  route 0.341ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.998ns (routing 0.248ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.284ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       0.998     1.116    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.165 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          0.341     1.506    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X100Y188       FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__4/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.213     1.378    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X100Y188       FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__4/C
                         clock pessimism             -0.197     1.181    
    SLICE_X100Y188       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.186    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.049ns (8.781%)  route 0.509ns (91.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.048ns (routing 0.248ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.284ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.048     1.166    static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X128Y222       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y222       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.215 f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=42, routed)          0.509     1.724    static_region_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X126Y250       FDCE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.254     1.419    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X126Y250       FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/C
                         clock pessimism             -0.083     1.336    
    SLICE_X126Y250       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.341    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep/PRE
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.049ns (10.652%)  route 0.411ns (89.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.998ns (routing 0.248ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.284ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       0.998     1.116    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.165 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          0.411     1.576    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X106Y198       FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.184     1.349    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X106Y198       FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep/C
                         clock pessimism             -0.161     1.188    
    SLICE_X106Y198       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.193    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/PRE
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.049ns (8.537%)  route 0.525ns (91.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.998ns (routing 0.248ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.284ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       0.998     1.116    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.165 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          0.525     1.690    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X110Y172       FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.200     1.365    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X110Y172       FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4/C
                         clock pessimism             -0.083     1.282    
    SLICE_X110Y172       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.287    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.049ns (8.249%)  route 0.545ns (91.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.998ns (routing 0.248ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.284ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       0.998     1.116    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.165 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          0.545     1.710    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X107Y162       FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.200     1.365    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X107Y162       FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/C
                         clock pessimism             -0.083     1.282    
    SLICE_X107Y162       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.287    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4/PRE
                            (removal check against rising-edge clock S00_ACLK_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S00_ACLK_1 rise@0.000ns - S00_ACLK_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.049ns (7.704%)  route 0.587ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.998ns (routing 0.248ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.284ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       0.998     1.116    static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y204        FDCE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.165 r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=73, routed)          0.587     1.752    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_n_ff_reg[2][0]
    SLICE_X105Y162       FDPE                                         f  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S00_ACLK_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X3Y3 (CLOCK_ROOT)    net (fo=70128, routed)       1.179     1.344    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X105Y162       FDPE                                         r  static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4/C
                         clock pessimism             -0.083     1.261    
    SLICE_X105Y162       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.266    static_region_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.117ns (8.108%)  route 1.326ns (91.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.763ns (routing 1.174ns, distribution 1.589ns)
  Clock Net Delay (Destination): 2.443ns (routing 1.081ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.763     4.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           1.326     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X56Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.443    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X56Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.549    37.443    
                         clock uncertainty           -0.035    37.408    
    SLICE_X56Y133        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    37.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.280    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.357ns (21.742%)  route 1.285ns (78.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 36.911 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.081ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.009     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X57Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.460    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.537    37.448    
                         clock uncertainty           -0.035    37.412    
    SLICE_X57Y127        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    37.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.330    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.357ns (24.965%)  route 1.073ns (75.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 36.897 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.081ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.797     5.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X56Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.446    36.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.537    37.434    
                         clock uncertainty           -0.035    37.398    
    SLICE_X56Y126        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.316    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 31.577    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.357ns (24.965%)  route 1.073ns (75.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 36.897 - 33.000 ) 
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.469ns (routing 1.174ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.081ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.757     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.469     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.205     4.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X54Y125        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.071     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X54Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.797     5.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X56Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376    34.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         2.446    36.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.537    37.434    
                         clock uncertainty           -0.035    37.398    
    SLICE_X56Y126        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.316    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 31.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.079ns (28.520%)  route 0.198ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.273ns (routing 0.599ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.662ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.273     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X56Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.034     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.164     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.487     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.430     2.206    
    SLICE_X57Y133        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.079ns (28.520%)  route 0.198ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.273ns (routing 0.599ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.662ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.273     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X56Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.034     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.164     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.487     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.430     2.206    
    SLICE_X57Y133        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.079ns (28.520%)  route 0.198ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.273ns (routing 0.599ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.662ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.273     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X56Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.034     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.164     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X57Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.487     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.430     2.206    
    SLICE_X57Y133        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      1.302ns (routing 0.599ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.662ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.302     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X63Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.192     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y120        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.503     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X63Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.464     2.188    
    SLICE_X63Y120        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.049ns (16.897%)  route 0.241ns (83.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.293ns (routing 0.599ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.662ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.293     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X59Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.241     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X63Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.506     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X63Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.430     2.225    
    SLICE_X63Y121        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.049ns (16.897%)  route 0.241ns (83.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.293ns (routing 0.599ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.662ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.293     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X59Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.241     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X63Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.506     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X63Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.430     2.225    
    SLICE_X63Y121        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.284ns (routing 0.599ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.662ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.284     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.243     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.491     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.430     2.210    
    SLICE_X61Y133        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.284ns (routing 0.599ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.662ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.284     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.243     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.491     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.430     2.210    
    SLICE_X61Y133        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.284ns (routing 0.599ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.662ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.284     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.243     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.491     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.430     2.210    
    SLICE_X61Y133        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.284ns (routing 0.599ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.662ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.284     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.243     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.118     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=468, routed)         1.491     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.430     2.210    
    SLICE_X61Y133        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       12.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.289ns (29.400%)  route 0.694ns (70.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 19.221 - 13.328 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 0.998ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.914ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.305     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y136        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X58Y136        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.532     7.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X60Y135        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.046    19.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.178    19.398    
                         clock uncertainty           -0.064    19.334    
    SLICE_X60Y135        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    19.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.252    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                 12.070    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.289ns (31.009%)  route 0.643ns (68.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 19.238 - 13.328 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.998ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.914ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.333     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.165     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y129        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.478     7.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y126        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.063    19.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.243    19.480    
                         clock uncertainty           -0.064    19.416    
    SLICE_X64Y126        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    19.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.334    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.289ns (31.009%)  route 0.643ns (68.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 19.238 - 13.328 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.998ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.914ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.333     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.165     6.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y129        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.478     7.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y126        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.063    19.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.243    19.480    
                         clock uncertainty           -0.064    19.416    
    SLICE_X64Y126        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    19.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.334    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.289ns (33.762%)  route 0.567ns (66.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 19.213 - 13.328 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 0.998ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.914ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.305     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y136        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X58Y136        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.405     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X59Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.038    19.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.178    19.390    
                         clock uncertainty           -0.064    19.326    
    SLICE_X59Y136        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 12.189    

Slack (MET) :             12.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.289ns (33.762%)  route 0.567ns (66.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 19.213 - 13.328 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 0.998ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.914ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.305     6.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y136        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X58Y136        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.405     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X59Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.038    19.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.178    19.390    
                         clock uncertainty           -0.064    19.326    
    SLICE_X59Y136        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 12.189    

Slack (MET) :             12.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 19.244 - 13.328 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.998ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.914ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.318     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.657     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.069    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.177    19.421    
                         clock uncertainty           -0.064    19.357    
    SLICE_X61Y129        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    19.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 12.292    

Slack (MET) :             12.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 19.244 - 13.328 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.998ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.914ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.318     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.657     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.069    19.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.177    19.421    
                         clock uncertainty           -0.064    19.357    
    SLICE_X61Y129        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    19.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 12.292    

Slack (MET) :             12.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 19.242 - 13.328 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.998ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.914ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.318     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.647     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.067    19.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.177    19.419    
                         clock uncertainty           -0.064    19.355    
    SLICE_X61Y129        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    19.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         19.273    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 12.300    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.114ns (15.746%)  route 0.610ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 19.245 - 13.328 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.998ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.914ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.318     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.610     6.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y126        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.070    19.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.177    19.422    
                         clock uncertainty           -0.064    19.358    
    SLICE_X61Y126        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    19.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         19.276    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 19.243 - 13.328 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.998ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.914ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.694    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.694 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.444    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.527 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.078     3.605    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     3.374 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.811    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.894 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.318     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.600     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    G31                                               0.000    13.328 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000    13.328    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.406    13.734 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.785    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.785 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    14.434    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.509 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.884    16.393    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    16.728 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    17.100    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.175 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         2.068    19.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.177    19.420    
                         clock uncertainty           -0.064    19.356    
    SLICE_X61Y126        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    19.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 12.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.012ns (routing 0.461ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.510ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.012     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y129        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.141     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X64Y129        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.195     3.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.142     3.130    
    SLICE_X64Y129        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.510ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.141     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.186     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.142     3.121    
    SLICE_X63Y127        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.510ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.141     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.186     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.142     3.121    
    SLICE_X63Y127        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.510ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.141     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.186     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.142     3.121    
    SLICE_X63Y127        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.510ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.141     3.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.186     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.142     3.121    
    SLICE_X63Y127        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     3.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.510ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.147     3.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.189     3.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.142     3.124    
    SLICE_X63Y127        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.510ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.147     3.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.189     3.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.142     3.124    
    SLICE_X63Y127        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.510ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.147     3.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.189     3.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.142     3.124    
    SLICE_X63Y127        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.510ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.147     3.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.189     3.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.142     3.124    
    SLICE_X63Y127        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.018ns (routing 0.461ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.510ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.312    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.312 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.662    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.689 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.877     1.566    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.836 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     2.003    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.030 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.018     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X64Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     3.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X63Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    G31                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.588    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    G31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.588 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.997    static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.028 r  static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.016     2.044    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.837 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     2.046    static_region_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.077 r  static_region_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y1 (CLOCK_ROOT)    net (fo=546, routed)         1.202     3.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X63Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.142     3.137    
    SLICE_X63Y126        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_region_i/xdma_0/inst/sys_clk
  To Clock:  static_region_i/xdma_0/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.114ns (13.333%)  route 0.741ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.386ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.741     2.977    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y188       FDPE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.516    11.845    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X138Y188       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.156    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X138Y188       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    11.884    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.114ns (13.333%)  route 0.741ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.386ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.741     2.977    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X138Y188       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.516    11.845    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X138Y188       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.156    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X138Y188       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    11.884    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.114ns (15.160%)  route 0.638ns (84.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.638     2.874    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X137Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X137Y189       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.114ns (15.160%)  route 0.638ns (84.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.638     2.874    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X137Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X137Y189       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.114ns (15.364%)  route 0.628ns (84.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 11.853 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.386ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.628     2.864    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X137Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.524    11.853    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X137Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.156    12.009    
                         clock uncertainty           -0.035    11.974    
    SLICE_X137Y189       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    11.892    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.068ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.114ns (16.286%)  route 0.586ns (83.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 11.851 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.386ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.586     2.822    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.522    11.851    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.156    12.007    
                         clock uncertainty           -0.035    11.972    
    SLICE_X135Y189       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    11.890    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.890    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  9.068    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.588     2.824    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.588     2.824    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.588     2.824    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_region_i/xdma_0/inst/sys_clk rise@10.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.428ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.386ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.725     2.122    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.236 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.588     2.824    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000    10.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         1.526    11.855    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.156    12.011    
                         clock uncertainty           -0.035    11.976    
    SLICE_X136Y189       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    11.894    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  9.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.049ns (17.754%)  route 0.227ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.259ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.227     1.154    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X134Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.911     1.076    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X134Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.129     0.947    
    SLICE_X134Y189       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.952    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.049ns (15.123%)  route 0.275ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.259ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.275     1.202    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.932     1.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.129     0.968    
    SLICE_X136Y189       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.049ns (15.123%)  route 0.275ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.259ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.275     1.202    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDPE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.932     1.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.129     0.968    
    SLICE_X136Y189       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.049ns (15.123%)  route 0.275ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.259ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.275     1.202    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.932     1.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.129     0.968    
    SLICE_X136Y189       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.049ns (15.123%)  route 0.275ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.259ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.275     1.202    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDPE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.932     1.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDPE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.129     0.968    
    SLICE_X136Y189       FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.049ns (15.123%)  route 0.275ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.259ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.275     1.202    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X136Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.932     1.097    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X136Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.129     0.968    
    SLICE_X136Y189       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     0.973    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.274     1.201    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.129     0.966    
    SLICE_X135Y189       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     0.971    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.274     1.201    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.129     0.966    
    SLICE_X135Y189       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     0.971    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.274     1.201    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.129     0.966    
    SLICE_X135Y189       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     0.971    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock static_region_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_region_i/xdma_0/inst/sys_clk rise@0.000ns - static_region_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.224ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.259ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.760     0.878    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X129Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y189       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.927 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=21, routed)          0.274     1.201    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X135Y189       FDCE                                         f  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_region_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y2    IBUFDS_GTE3                  0.000     0.000 r  static_region_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_region_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X4Y2 (CLOCK_ROOT)    net (fo=232, routed)         0.930     1.095    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X135Y189       FDCE                                         r  static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.129     0.966    
    SLICE_X135Y189       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.971    static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.230    





