{
    "hardlogic/bfly/hard_fpu_arch_timing": {
        "test_name": "hardlogic/bfly/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bfly.v",
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "latch": 384,
        "Hard Ip": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Total Node": 393
    },
    "hardlogic/bfly/no_arch": {
        "test_name": "hardlogic/bfly/no_arch",
        "verilog": "bfly.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\bfly' in cell `\\im_z_add' is not part of the design."
        ]
    },
    "hardlogic/bgm/hard_fpu_arch_timing": {
        "test_name": "hardlogic/bgm/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bgm.v",
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "latch": 384,
        "Hard Ip": 20,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Total Node": 405
    },
    "hardlogic/bgm/no_arch": {
        "test_name": "hardlogic/bgm/no_arch",
        "verilog": "bgm.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\bgm' in cell `\\a8_add' is not part of the design."
        ]
    },
    "hardlogic/dscg/hard_fpu_arch_timing": {
        "test_name": "hardlogic/dscg/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "dscg.v",
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "latch": 384,
        "Hard Ip": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Total Node": 393
    },
    "hardlogic/dscg/no_arch": {
        "test_name": "hardlogic/dscg/no_arch",
        "verilog": "dscg.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\dscg' in cell `\\s2_out_add' is not part of the design."
        ]
    },
    "hardlogic/fir/hard_fpu_arch_timing": {
        "test_name": "hardlogic/fir/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "fir.v",
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "latch": 608,
        "Hard Ip": 7,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Total Node": 616
    },
    "hardlogic/fir/no_arch": {
        "test_name": "hardlogic/fir/no_arch",
        "verilog": "fir.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\fir' in cell `\\out_temp_add' is not part of the design."
        ]
    },
    "hardlogic/mm3/hard_fpu_arch_timing": {
        "test_name": "hardlogic/mm3/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "mm3.v",
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "latch": 192,
        "Hard Ip": 5,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Total Node": 198
    },
    "hardlogic/mm3/no_arch": {
        "test_name": "hardlogic/mm3/no_arch",
        "verilog": "mm3.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\mm3' in cell `\\out_add' is not part of the design."
        ]
    },
    "hardlogic/ode/hard_fpu_arch_timing": {
        "test_name": "hardlogic/ode/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "ode.v",
        "exit": 1,
        "errors": [
            "ode.v:26 Module port `\\x1_control' is not declared in module header."
        ]
    },
    "hardlogic/ode/no_arch": {
        "test_name": "hardlogic/ode/no_arch",
        "verilog": "ode.v",
        "exit": 1,
        "errors": [
            "ode.v:26 Module port `\\x1_control' is not declared in module header."
        ]
    },
    "hardlogic/syn2/hard_fpu_arch_timing": {
        "test_name": "hardlogic/syn2/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn2.v",
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "latch": 192,
        "Hard Ip": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Total Node": 202
    },
    "hardlogic/syn2/no_arch": {
        "test_name": "hardlogic/syn2/no_arch",
        "verilog": "syn2.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_add' referenced in module `\\syn2' in cell `\\add5_add' is not part of the design."
        ]
    },
    "hardlogic/syn7/hard_fpu_arch_timing": {
        "test_name": "hardlogic/syn7/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn7.v",
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "latch": 160,
        "Hard Ip": 50,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 10,
        "Total Node": 211
    },
    "hardlogic/syn7/no_arch": {
        "test_name": "hardlogic/syn7/no_arch",
        "verilog": "syn7.v",
        "exit": 1,
        "errors": [
            "Module `\\fpu_mul' referenced in module `\\syn7' in cell `\\le54_mul' is not part of the design."
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
