<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Pack.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\Keyboard.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\uart_master\uart_master.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 15 13:24:59 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 239.164MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.75s, Elapsed time = 0h 0m 0.69s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.248s, Peak memory usage = 239.164MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.076s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 239.164MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.532s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 239.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.263s, Peak memory usage = 239.164MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.276s, Peak memory usage = 239.164MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 22s, Elapsed time = 0h 0m 23s, Peak memory usage = 239.164MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>775</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>242</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>126</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2330</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>230</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>588</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1512</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>208</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>208</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2638(2358 LUT, 208 ALU, 12 RAM16) / 8640</td>
<td>31%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>775 / 6693</td>
<td>12%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>43 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>732 / 6693</td>
<td>11%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 26</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>LedPrescaler[2]_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>LedPrescaler_2_s0/Q </td>
</tr>
<tr>
<td>VideoGenerator/CPU_INT_n_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>VideoGenerator/CPU_INT_n_s/F </td>
</tr>
<tr>
<td>SerialKeyboard/SerialUART/RX_Strobe_2</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.8</td>
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>25.0</td>
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>LedPrescaler[2]_3</td>
<td>50.0(MHz)</td>
<td>40.5(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>VideoGenerator/CPU_INT_n_4</td>
<td>50.0(MHz)</td>
<td>107.2(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SerialKeyboard/SerialUART/RX_Strobe_2</td>
<td>50.0(MHz)</td>
<td>181.1(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>25.0(MHz)</td>
<td>61.7(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/IR_3_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>101</td>
<td>CPU/u0/IR_3_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/n386_s23/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/n386_s23/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/n386_s21/I0</td>
</tr>
<tr>
<td>3.029</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/n386_s21/O</td>
</tr>
<tr>
<td>3.509</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/n386_s16/I0</td>
</tr>
<tr>
<td>3.672</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>CPU/u0/mcode/n386_s16/O</td>
</tr>
<tr>
<td>4.152</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s11/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s11/F</td>
</tr>
<tr>
<td>5.664</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s9/I2</td>
</tr>
<tr>
<td>6.486</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>6.966</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s6/I0</td>
</tr>
<tr>
<td>7.998</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>8.478</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegAddrA_1_s15/I3</td>
</tr>
<tr>
<td>9.104</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegAddrA_1_s15/F</td>
</tr>
<tr>
<td>9.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegAddrA_1_s22/I1</td>
</tr>
<tr>
<td>10.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegAddrA_1_s22/F</td>
</tr>
<tr>
<td>11.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegAddrA_1_s7/I1</td>
</tr>
<tr>
<td>12.262</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegAddrA_2_s8/I0</td>
</tr>
<tr>
<td>13.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegAddrA_2_s8/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegAddrA_0_s6/I1</td>
</tr>
<tr>
<td>15.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>CPU/u0/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>15.833</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>16.092</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.572</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.530</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>17.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>17.644</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>17.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.701</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>17.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>17.758</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>17.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>17.815</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>17.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>17.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>17.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>17.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>18.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>18.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>18.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>18.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>18.777</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>19.257</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s8/I1</td>
</tr>
<tr>
<td>20.356</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s8/F</td>
</tr>
<tr>
<td>20.836</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s3/I3</td>
</tr>
<tr>
<td>21.462</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s3/F</td>
</tr>
<tr>
<td>21.942</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s1/I3</td>
</tr>
<tr>
<td>22.568</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s1/F</td>
</tr>
<tr>
<td>23.048</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>24.147</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>24.627</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.166, 62.503%; route: 8.640, 35.608%; tC2Q: 0.458, 1.889%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s240</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.904</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.416</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>8.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>8.867</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>9.347</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s4/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>10.926</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/I3</td>
</tr>
<tr>
<td>11.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.925</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>14.405</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s22/I0</td>
</tr>
<tr>
<td>15.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1489_s22/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s6/I1</td>
</tr>
<tr>
<td>17.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>17.496</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>19.075</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s4/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_6_s4/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s1/I1</td>
</tr>
<tr>
<td>21.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>23.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.177, 65.094%; route: 7.680, 32.940%; tC2Q: 0.458, 1.966%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s240</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.904</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.416</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>8.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>8.867</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>9.347</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s4/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>10.926</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/I3</td>
</tr>
<tr>
<td>11.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.925</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>14.405</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s22/I0</td>
</tr>
<tr>
<td>15.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1489_s22/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s6/I1</td>
</tr>
<tr>
<td>17.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>17.496</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>19.075</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s4/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_6_s4/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>21.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>23.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.177, 65.094%; route: 7.680, 32.940%; tC2Q: 0.458, 1.966%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s240</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.904</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.416</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>8.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>8.867</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>9.347</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s4/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>10.926</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/I3</td>
</tr>
<tr>
<td>11.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.925</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>14.405</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s22/I0</td>
</tr>
<tr>
<td>15.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1489_s22/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s6/I1</td>
</tr>
<tr>
<td>17.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>17.496</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>19.075</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s4/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_6_s4/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>21.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>23.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.177, 65.094%; route: 7.680, 32.940%; tC2Q: 0.458, 1.966%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s240</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/BusB_0_s240/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.904</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.416</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>8.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>8.867</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>9.347</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s4/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/u0/alu/n23_s4/F</td>
</tr>
<tr>
<td>10.926</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/I3</td>
</tr>
<tr>
<td>11.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s5/F</td>
</tr>
<tr>
<td>12.032</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.134</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.191</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.925</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>14.405</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s22/I0</td>
</tr>
<tr>
<td>15.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1489_s22/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s6/I1</td>
</tr>
<tr>
<td>17.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1374_s6/F</td>
</tr>
<tr>
<td>17.496</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1374_s4/F</td>
</tr>
<tr>
<td>19.075</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_6_s4/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_6_s4/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>21.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>23.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.177, 65.094%; route: 7.680, 32.940%; tC2Q: 0.458, 1.966%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
