;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; COL1
COL1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
COL1__0__MASK EQU 0x02
COL1__0__PC EQU CYREG_PRT3_PC1
COL1__0__PORT EQU 3
COL1__0__SHIFT EQU 1
COL1__AG EQU CYREG_PRT3_AG
COL1__AMUX EQU CYREG_PRT3_AMUX
COL1__BIE EQU CYREG_PRT3_BIE
COL1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL1__BYP EQU CYREG_PRT3_BYP
COL1__CTL EQU CYREG_PRT3_CTL
COL1__DM0 EQU CYREG_PRT3_DM0
COL1__DM1 EQU CYREG_PRT3_DM1
COL1__DM2 EQU CYREG_PRT3_DM2
COL1__DR EQU CYREG_PRT3_DR
COL1__INP_DIS EQU CYREG_PRT3_INP_DIS
COL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL1__LCD_EN EQU CYREG_PRT3_LCD_EN
COL1__MASK EQU 0x02
COL1__PORT EQU 3
COL1__PRT EQU CYREG_PRT3_PRT
COL1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL1__PS EQU CYREG_PRT3_PS
COL1__SHIFT EQU 1
COL1__SLW EQU CYREG_PRT3_SLW

; COL2
COL2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
COL2__0__MASK EQU 0x08
COL2__0__PC EQU CYREG_PRT3_PC3
COL2__0__PORT EQU 3
COL2__0__SHIFT EQU 3
COL2__AG EQU CYREG_PRT3_AG
COL2__AMUX EQU CYREG_PRT3_AMUX
COL2__BIE EQU CYREG_PRT3_BIE
COL2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL2__BYP EQU CYREG_PRT3_BYP
COL2__CTL EQU CYREG_PRT3_CTL
COL2__DM0 EQU CYREG_PRT3_DM0
COL2__DM1 EQU CYREG_PRT3_DM1
COL2__DM2 EQU CYREG_PRT3_DM2
COL2__DR EQU CYREG_PRT3_DR
COL2__INP_DIS EQU CYREG_PRT3_INP_DIS
COL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL2__LCD_EN EQU CYREG_PRT3_LCD_EN
COL2__MASK EQU 0x08
COL2__PORT EQU 3
COL2__PRT EQU CYREG_PRT3_PRT
COL2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL2__PS EQU CYREG_PRT3_PS
COL2__SHIFT EQU 3
COL2__SLW EQU CYREG_PRT3_SLW

; COL3
COL3__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
COL3__0__MASK EQU 0x10
COL3__0__PC EQU CYREG_PRT3_PC4
COL3__0__PORT EQU 3
COL3__0__SHIFT EQU 4
COL3__AG EQU CYREG_PRT3_AG
COL3__AMUX EQU CYREG_PRT3_AMUX
COL3__BIE EQU CYREG_PRT3_BIE
COL3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL3__BYP EQU CYREG_PRT3_BYP
COL3__CTL EQU CYREG_PRT3_CTL
COL3__DM0 EQU CYREG_PRT3_DM0
COL3__DM1 EQU CYREG_PRT3_DM1
COL3__DM2 EQU CYREG_PRT3_DM2
COL3__DR EQU CYREG_PRT3_DR
COL3__INP_DIS EQU CYREG_PRT3_INP_DIS
COL3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL3__LCD_EN EQU CYREG_PRT3_LCD_EN
COL3__MASK EQU 0x10
COL3__PORT EQU 3
COL3__PRT EQU CYREG_PRT3_PRT
COL3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL3__PS EQU CYREG_PRT3_PS
COL3__SHIFT EQU 4
COL3__SLW EQU CYREG_PRT3_SLW

; PR_1
PR_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
PR_1__0__MASK EQU 0x80
PR_1__0__PC EQU CYREG_PRT2_PC7
PR_1__0__PORT EQU 2
PR_1__0__SHIFT EQU 7
PR_1__AG EQU CYREG_PRT2_AG
PR_1__AMUX EQU CYREG_PRT2_AMUX
PR_1__BIE EQU CYREG_PRT2_BIE
PR_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PR_1__BYP EQU CYREG_PRT2_BYP
PR_1__CTL EQU CYREG_PRT2_CTL
PR_1__DM0 EQU CYREG_PRT2_DM0
PR_1__DM1 EQU CYREG_PRT2_DM1
PR_1__DM2 EQU CYREG_PRT2_DM2
PR_1__DR EQU CYREG_PRT2_DR
PR_1__INP_DIS EQU CYREG_PRT2_INP_DIS
PR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PR_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PR_1__LCD_EN EQU CYREG_PRT2_LCD_EN
PR_1__MASK EQU 0x80
PR_1__PORT EQU 2
PR_1__PRT EQU CYREG_PRT2_PRT
PR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PR_1__PS EQU CYREG_PRT2_PS
PR_1__SHIFT EQU 7
PR_1__SLW EQU CYREG_PRT2_SLW

; PR_2
PR_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
PR_2__0__MASK EQU 0x04
PR_2__0__PC EQU CYREG_PRT1_PC2
PR_2__0__PORT EQU 1
PR_2__0__SHIFT EQU 2
PR_2__AG EQU CYREG_PRT1_AG
PR_2__AMUX EQU CYREG_PRT1_AMUX
PR_2__BIE EQU CYREG_PRT1_BIE
PR_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PR_2__BYP EQU CYREG_PRT1_BYP
PR_2__CTL EQU CYREG_PRT1_CTL
PR_2__DM0 EQU CYREG_PRT1_DM0
PR_2__DM1 EQU CYREG_PRT1_DM1
PR_2__DM2 EQU CYREG_PRT1_DM2
PR_2__DR EQU CYREG_PRT1_DR
PR_2__INP_DIS EQU CYREG_PRT1_INP_DIS
PR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PR_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PR_2__LCD_EN EQU CYREG_PRT1_LCD_EN
PR_2__MASK EQU 0x04
PR_2__PORT EQU 1
PR_2__PRT EQU CYREG_PRT1_PRT
PR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PR_2__PS EQU CYREG_PRT1_PS
PR_2__SHIFT EQU 2
PR_2__SLW EQU CYREG_PRT1_SLW

; ROW0
ROW0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
ROW0__0__MASK EQU 0x20
ROW0__0__PC EQU CYREG_PRT3_PC5
ROW0__0__PORT EQU 3
ROW0__0__SHIFT EQU 5
ROW0__AG EQU CYREG_PRT3_AG
ROW0__AMUX EQU CYREG_PRT3_AMUX
ROW0__BIE EQU CYREG_PRT3_BIE
ROW0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW0__BYP EQU CYREG_PRT3_BYP
ROW0__CTL EQU CYREG_PRT3_CTL
ROW0__DM0 EQU CYREG_PRT3_DM0
ROW0__DM1 EQU CYREG_PRT3_DM1
ROW0__DM2 EQU CYREG_PRT3_DM2
ROW0__DR EQU CYREG_PRT3_DR
ROW0__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW0__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW0__MASK EQU 0x20
ROW0__PORT EQU 3
ROW0__PRT EQU CYREG_PRT3_PRT
ROW0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW0__PS EQU CYREG_PRT3_PS
ROW0__SHIFT EQU 5
ROW0__SLW EQU CYREG_PRT3_SLW

; ROW1
ROW1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
ROW1__0__MASK EQU 0x40
ROW1__0__PC EQU CYREG_PRT3_PC6
ROW1__0__PORT EQU 3
ROW1__0__SHIFT EQU 6
ROW1__AG EQU CYREG_PRT3_AG
ROW1__AMUX EQU CYREG_PRT3_AMUX
ROW1__BIE EQU CYREG_PRT3_BIE
ROW1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW1__BYP EQU CYREG_PRT3_BYP
ROW1__CTL EQU CYREG_PRT3_CTL
ROW1__DM0 EQU CYREG_PRT3_DM0
ROW1__DM1 EQU CYREG_PRT3_DM1
ROW1__DM2 EQU CYREG_PRT3_DM2
ROW1__DR EQU CYREG_PRT3_DR
ROW1__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW1__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW1__MASK EQU 0x40
ROW1__PORT EQU 3
ROW1__PRT EQU CYREG_PRT3_PRT
ROW1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW1__PS EQU CYREG_PRT3_PS
ROW1__SHIFT EQU 6
ROW1__SLW EQU CYREG_PRT3_SLW

; ROW2
ROW2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ROW2__0__MASK EQU 0x80
ROW2__0__PC EQU CYREG_PRT3_PC7
ROW2__0__PORT EQU 3
ROW2__0__SHIFT EQU 7
ROW2__AG EQU CYREG_PRT3_AG
ROW2__AMUX EQU CYREG_PRT3_AMUX
ROW2__BIE EQU CYREG_PRT3_BIE
ROW2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW2__BYP EQU CYREG_PRT3_BYP
ROW2__CTL EQU CYREG_PRT3_CTL
ROW2__DM0 EQU CYREG_PRT3_DM0
ROW2__DM1 EQU CYREG_PRT3_DM1
ROW2__DM2 EQU CYREG_PRT3_DM2
ROW2__DR EQU CYREG_PRT3_DR
ROW2__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW2__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW2__MASK EQU 0x80
ROW2__PORT EQU 3
ROW2__PRT EQU CYREG_PRT3_PRT
ROW2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW2__PS EQU CYREG_PRT3_PS
ROW2__SHIFT EQU 7
ROW2__SLW EQU CYREG_PRT3_SLW

; ROW3
ROW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
ROW3__0__MASK EQU 0x01
ROW3__0__PC EQU CYREG_IO_PC_PRT15_PC0
ROW3__0__PORT EQU 15
ROW3__0__SHIFT EQU 0
ROW3__AG EQU CYREG_PRT15_AG
ROW3__AMUX EQU CYREG_PRT15_AMUX
ROW3__BIE EQU CYREG_PRT15_BIE
ROW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ROW3__BYP EQU CYREG_PRT15_BYP
ROW3__CTL EQU CYREG_PRT15_CTL
ROW3__DM0 EQU CYREG_PRT15_DM0
ROW3__DM1 EQU CYREG_PRT15_DM1
ROW3__DM2 EQU CYREG_PRT15_DM2
ROW3__DR EQU CYREG_PRT15_DR
ROW3__INP_DIS EQU CYREG_PRT15_INP_DIS
ROW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ROW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ROW3__LCD_EN EQU CYREG_PRT15_LCD_EN
ROW3__MASK EQU 0x01
ROW3__PORT EQU 15
ROW3__PRT EQU CYREG_PRT15_PRT
ROW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ROW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ROW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ROW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ROW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ROW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ROW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ROW3__PS EQU CYREG_PRT15_PS
ROW3__SHIFT EQU 0
ROW3__SLW EQU CYREG_PRT15_SLW

; RX_1
RX_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
RX_1__0__MASK EQU 0x04
RX_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
RX_1__0__PORT EQU 15
RX_1__0__SHIFT EQU 2
RX_1__AG EQU CYREG_PRT15_AG
RX_1__AMUX EQU CYREG_PRT15_AMUX
RX_1__BIE EQU CYREG_PRT15_BIE
RX_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RX_1__BYP EQU CYREG_PRT15_BYP
RX_1__CTL EQU CYREG_PRT15_CTL
RX_1__DM0 EQU CYREG_PRT15_DM0
RX_1__DM1 EQU CYREG_PRT15_DM1
RX_1__DM2 EQU CYREG_PRT15_DM2
RX_1__DR EQU CYREG_PRT15_DR
RX_1__INP_DIS EQU CYREG_PRT15_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RX_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RX_1__LCD_EN EQU CYREG_PRT15_LCD_EN
RX_1__MASK EQU 0x04
RX_1__PORT EQU 15
RX_1__PRT EQU CYREG_PRT15_PRT
RX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RX_1__PS EQU CYREG_PRT15_PS
RX_1__SHIFT EQU 2
RX_1__SLW EQU CYREG_PRT15_SLW

; SM_1
SM_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SM_1__0__MASK EQU 0x10
SM_1__0__PC EQU CYREG_PRT1_PC4
SM_1__0__PORT EQU 1
SM_1__0__SHIFT EQU 4
SM_1__AG EQU CYREG_PRT1_AG
SM_1__AMUX EQU CYREG_PRT1_AMUX
SM_1__BIE EQU CYREG_PRT1_BIE
SM_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SM_1__BYP EQU CYREG_PRT1_BYP
SM_1__CTL EQU CYREG_PRT1_CTL
SM_1__DM0 EQU CYREG_PRT1_DM0
SM_1__DM1 EQU CYREG_PRT1_DM1
SM_1__DM2 EQU CYREG_PRT1_DM2
SM_1__DR EQU CYREG_PRT1_DR
SM_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SM_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SM_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SM_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SM_1__MASK EQU 0x10
SM_1__PORT EQU 1
SM_1__PRT EQU CYREG_PRT1_PRT
SM_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SM_1__PS EQU CYREG_PRT1_PS
SM_1__SHIFT EQU 4
SM_1__SLW EQU CYREG_PRT1_SLW

; SM_2
SM_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SM_2__0__MASK EQU 0x20
SM_2__0__PC EQU CYREG_PRT1_PC5
SM_2__0__PORT EQU 1
SM_2__0__SHIFT EQU 5
SM_2__AG EQU CYREG_PRT1_AG
SM_2__AMUX EQU CYREG_PRT1_AMUX
SM_2__BIE EQU CYREG_PRT1_BIE
SM_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SM_2__BYP EQU CYREG_PRT1_BYP
SM_2__CTL EQU CYREG_PRT1_CTL
SM_2__DM0 EQU CYREG_PRT1_DM0
SM_2__DM1 EQU CYREG_PRT1_DM1
SM_2__DM2 EQU CYREG_PRT1_DM2
SM_2__DR EQU CYREG_PRT1_DR
SM_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SM_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SM_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SM_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SM_2__MASK EQU 0x20
SM_2__PORT EQU 1
SM_2__PRT EQU CYREG_PRT1_PRT
SM_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SM_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SM_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SM_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SM_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SM_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SM_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SM_2__PS EQU CYREG_PRT1_PS
SM_2__SHIFT EQU 5
SM_2__SLW EQU CYREG_PRT1_SLW

; SW_1
SW_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SW_1__0__MASK EQU 0x20
SW_1__0__PC EQU CYREG_PRT12_PC5
SW_1__0__PORT EQU 12
SW_1__0__SHIFT EQU 5
SW_1__AG EQU CYREG_PRT12_AG
SW_1__BIE EQU CYREG_PRT12_BIE
SW_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_1__BYP EQU CYREG_PRT12_BYP
SW_1__DM0 EQU CYREG_PRT12_DM0
SW_1__DM1 EQU CYREG_PRT12_DM1
SW_1__DM2 EQU CYREG_PRT12_DM2
SW_1__DR EQU CYREG_PRT12_DR
SW_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_1__MASK EQU 0x20
SW_1__PORT EQU 12
SW_1__PRT EQU CYREG_PRT12_PRT
SW_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_1__PS EQU CYREG_PRT12_PS
SW_1__SHIFT EQU 5
SW_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_1__SLW EQU CYREG_PRT12_SLW

; SW_2
SW_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SW_2__0__MASK EQU 0x10
SW_2__0__PC EQU CYREG_PRT12_PC4
SW_2__0__PORT EQU 12
SW_2__0__SHIFT EQU 4
SW_2__AG EQU CYREG_PRT12_AG
SW_2__BIE EQU CYREG_PRT12_BIE
SW_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_2__BYP EQU CYREG_PRT12_BYP
SW_2__DM0 EQU CYREG_PRT12_DM0
SW_2__DM1 EQU CYREG_PRT12_DM1
SW_2__DM2 EQU CYREG_PRT12_DM2
SW_2__DR EQU CYREG_PRT12_DR
SW_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_2__MASK EQU 0x10
SW_2__PORT EQU 12
SW_2__PRT EQU CYREG_PRT12_PRT
SW_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_2__PS EQU CYREG_PRT12_PS
SW_2__SHIFT EQU 4
SW_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_2__SLW EQU CYREG_PRT12_SLW

; SW_3
SW_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SW_3__0__MASK EQU 0x08
SW_3__0__PC EQU CYREG_PRT12_PC3
SW_3__0__PORT EQU 12
SW_3__0__SHIFT EQU 3
SW_3__AG EQU CYREG_PRT12_AG
SW_3__BIE EQU CYREG_PRT12_BIE
SW_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_3__BYP EQU CYREG_PRT12_BYP
SW_3__DM0 EQU CYREG_PRT12_DM0
SW_3__DM1 EQU CYREG_PRT12_DM1
SW_3__DM2 EQU CYREG_PRT12_DM2
SW_3__DR EQU CYREG_PRT12_DR
SW_3__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_3__MASK EQU 0x08
SW_3__PORT EQU 12
SW_3__PRT EQU CYREG_PRT12_PRT
SW_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_3__PS EQU CYREG_PRT12_PS
SW_3__SHIFT EQU 3
SW_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_3__SLW EQU CYREG_PRT12_SLW

; SW_4
SW_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SW_4__0__MASK EQU 0x04
SW_4__0__PC EQU CYREG_PRT12_PC2
SW_4__0__PORT EQU 12
SW_4__0__SHIFT EQU 2
SW_4__AG EQU CYREG_PRT12_AG
SW_4__BIE EQU CYREG_PRT12_BIE
SW_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_4__BYP EQU CYREG_PRT12_BYP
SW_4__DM0 EQU CYREG_PRT12_DM0
SW_4__DM1 EQU CYREG_PRT12_DM1
SW_4__DM2 EQU CYREG_PRT12_DM2
SW_4__DR EQU CYREG_PRT12_DR
SW_4__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_4__MASK EQU 0x04
SW_4__PORT EQU 12
SW_4__PRT EQU CYREG_PRT12_PRT
SW_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_4__PS EQU CYREG_PRT12_PS
SW_4__SHIFT EQU 2
SW_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_4__SLW EQU CYREG_PRT12_SLW

; TX_1
TX_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
TX_1__0__MASK EQU 0x02
TX_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
TX_1__0__PORT EQU 15
TX_1__0__SHIFT EQU 1
TX_1__AG EQU CYREG_PRT15_AG
TX_1__AMUX EQU CYREG_PRT15_AMUX
TX_1__BIE EQU CYREG_PRT15_BIE
TX_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
TX_1__BYP EQU CYREG_PRT15_BYP
TX_1__CTL EQU CYREG_PRT15_CTL
TX_1__DM0 EQU CYREG_PRT15_DM0
TX_1__DM1 EQU CYREG_PRT15_DM1
TX_1__DM2 EQU CYREG_PRT15_DM2
TX_1__DR EQU CYREG_PRT15_DR
TX_1__INP_DIS EQU CYREG_PRT15_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
TX_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
TX_1__LCD_EN EQU CYREG_PRT15_LCD_EN
TX_1__MASK EQU 0x02
TX_1__PORT EQU 15
TX_1__PRT EQU CYREG_PRT15_PRT
TX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
TX_1__PS EQU CYREG_PRT15_PS
TX_1__SHIFT EQU 1
TX_1__SLW EQU CYREG_PRT15_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; VDAC
VDAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC_viDAC8__D EQU CYREG_DAC0_D
VDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_viDAC8__PM_ACT_MSK EQU 0x01
VDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_viDAC8__PM_STBY_MSK EQU 0x01
VDAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC_viDAC8__TR EQU CYREG_DAC0_TR
VDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC_viDAC8__TST EQU CYREG_DAC0_TST

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LED_1__0__MASK EQU 0x01
LED_1__0__PC EQU CYREG_PRT0_PC0
LED_1__0__PORT EQU 0
LED_1__0__SHIFT EQU 0
LED_1__AG EQU CYREG_PRT0_AG
LED_1__AMUX EQU CYREG_PRT0_AMUX
LED_1__BIE EQU CYREG_PRT0_BIE
LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_1__BYP EQU CYREG_PRT0_BYP
LED_1__CTL EQU CYREG_PRT0_CTL
LED_1__DM0 EQU CYREG_PRT0_DM0
LED_1__DM1 EQU CYREG_PRT0_DM1
LED_1__DM2 EQU CYREG_PRT0_DM2
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_1__MASK EQU 0x01
LED_1__PORT EQU 0
LED_1__PRT EQU CYREG_PRT0_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 0
LED_1__SLW EQU CYREG_PRT0_SLW

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED_2__0__MASK EQU 0x02
LED_2__0__PC EQU CYREG_PRT0_PC1
LED_2__0__PORT EQU 0
LED_2__0__SHIFT EQU 1
LED_2__AG EQU CYREG_PRT0_AG
LED_2__AMUX EQU CYREG_PRT0_AMUX
LED_2__BIE EQU CYREG_PRT0_BIE
LED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_2__BYP EQU CYREG_PRT0_BYP
LED_2__CTL EQU CYREG_PRT0_CTL
LED_2__DM0 EQU CYREG_PRT0_DM0
LED_2__DM1 EQU CYREG_PRT0_DM1
LED_2__DM2 EQU CYREG_PRT0_DM2
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_2__MASK EQU 0x02
LED_2__PORT EQU 0
LED_2__PRT EQU CYREG_PRT0_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 1
LED_2__SLW EQU CYREG_PRT0_SLW

; LED_3
LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_3__0__MASK EQU 0x20
LED_3__0__PC EQU CYREG_PRT0_PC5
LED_3__0__PORT EQU 0
LED_3__0__SHIFT EQU 5
LED_3__AG EQU CYREG_PRT0_AG
LED_3__AMUX EQU CYREG_PRT0_AMUX
LED_3__BIE EQU CYREG_PRT0_BIE
LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_3__BYP EQU CYREG_PRT0_BYP
LED_3__CTL EQU CYREG_PRT0_CTL
LED_3__DM0 EQU CYREG_PRT0_DM0
LED_3__DM1 EQU CYREG_PRT0_DM1
LED_3__DM2 EQU CYREG_PRT0_DM2
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_3__MASK EQU 0x20
LED_3__PORT EQU 0
LED_3__PRT EQU CYREG_PRT0_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 5
LED_3__SLW EQU CYREG_PRT0_SLW

; LED_4
LED_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_4__0__MASK EQU 0x40
LED_4__0__PC EQU CYREG_PRT0_PC6
LED_4__0__PORT EQU 0
LED_4__0__SHIFT EQU 6
LED_4__AG EQU CYREG_PRT0_AG
LED_4__AMUX EQU CYREG_PRT0_AMUX
LED_4__BIE EQU CYREG_PRT0_BIE
LED_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_4__BYP EQU CYREG_PRT0_BYP
LED_4__CTL EQU CYREG_PRT0_CTL
LED_4__DM0 EQU CYREG_PRT0_DM0
LED_4__DM1 EQU CYREG_PRT0_DM1
LED_4__DM2 EQU CYREG_PRT0_DM2
LED_4__DR EQU CYREG_PRT0_DR
LED_4__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_4__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_4__MASK EQU 0x40
LED_4__PORT EQU 0
LED_4__PRT EQU CYREG_PRT0_PRT
LED_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_4__PS EQU CYREG_PRT0_PS
LED_4__SHIFT EQU 6
LED_4__SLW EQU CYREG_PRT0_SLW

; Timer
Timer_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_ISR__INTC_MASK EQU 0x02
Timer_ISR__INTC_NUMBER EQU 1
Timer_ISR__INTC_PRIOR_NUM EQU 7
Timer_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Timer_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; RX_ISR
RX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX_ISR__INTC_MASK EQU 0x01
RX_ISR__INTC_NUMBER EQU 0
RX_ISR__INTC_PRIOR_NUM EQU 7
RX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DAC_OUT
DAC_OUT__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DAC_OUT__0__MASK EQU 0x20
DAC_OUT__0__PC EQU CYREG_IO_PC_PRT15_PC5
DAC_OUT__0__PORT EQU 15
DAC_OUT__0__SHIFT EQU 5
DAC_OUT__AG EQU CYREG_PRT15_AG
DAC_OUT__AMUX EQU CYREG_PRT15_AMUX
DAC_OUT__BIE EQU CYREG_PRT15_BIE
DAC_OUT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DAC_OUT__BYP EQU CYREG_PRT15_BYP
DAC_OUT__CTL EQU CYREG_PRT15_CTL
DAC_OUT__DM0 EQU CYREG_PRT15_DM0
DAC_OUT__DM1 EQU CYREG_PRT15_DM1
DAC_OUT__DM2 EQU CYREG_PRT15_DM2
DAC_OUT__DR EQU CYREG_PRT15_DR
DAC_OUT__INP_DIS EQU CYREG_PRT15_INP_DIS
DAC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DAC_OUT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DAC_OUT__LCD_EN EQU CYREG_PRT15_LCD_EN
DAC_OUT__MASK EQU 0x20
DAC_OUT__PORT EQU 15
DAC_OUT__PRT EQU CYREG_PRT15_PRT
DAC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DAC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DAC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DAC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DAC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DAC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DAC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DAC_OUT__PS EQU CYREG_PRT15_PS
DAC_OUT__SHIFT EQU 5
DAC_OUT__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
