Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Feb 09 23:03:13 2015
| Host              : PC201501051553 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file joystick_timing_summary_routed.rpt -rpx joystick_timing_summary_routed.rpx
| Design            : joystick
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.060        0.000                      0                  202        0.154        0.000                      0                  202        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.060        0.000                      0                  202        0.154        0.000                      0                  202        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 tc/c15/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.729ns (24.846%)  route 2.205ns (75.154%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 8.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     3.972    tc/c15/clk_IBUF_BUFG
    SLICE_X71Y78                                                      r  tc/c15/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDRE (Prop_fdre_C_Q)         0.341     4.313 f  tc/c15/Q_reg[3]/Q
                         net (fo=3, routed)           0.862     5.175    tc/c15/n_0_Q_reg[3]
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.097     5.272 f  tc/c15/Q[10]_i_3/O
                         net (fo=2, routed)           0.588     5.860    tc/c15/n_0_Q[10]_i_3
    SLICE_X71Y80         LUT5 (Prop_lut5_I0_O)        0.097     5.957 f  tc/c15/Q[10]_i_2/O
                         net (fo=10, routed)          0.650     6.607    testfsm/c5byte/I4
    SLICE_X66Y78         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  testfsm/c5byte/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.104     6.809    testfsm/c5byte/n_0_FSM_sequential_state[1]_i_2
    SLICE_X66Y78         LUT6 (Prop_lut6_I3_O)        0.097     6.906 r  testfsm/c5byte/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.906    testfsm/n_0_c5byte
    SLICE_X66Y78         FDRE                                         r  testfsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     7.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.590 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.133     8.723    testfsm/clk_IBUF_BUFG
    SLICE_X66Y78                                                      r  testfsm/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.206     8.929    
                         clock uncertainty           -0.035     8.893    
    SLICE_X66Y78         FDRE (Setup_fdre_C_D)        0.072     8.965    testfsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 tc/c15/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.729ns (25.610%)  route 2.118ns (74.390%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 8.725 - 5.000 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     3.972    tc/c15/clk_IBUF_BUFG
    SLICE_X71Y78                                                      r  tc/c15/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y78         FDRE (Prop_fdre_C_Q)         0.341     4.313 r  tc/c15/Q_reg[3]/Q
                         net (fo=3, routed)           0.862     5.175    tc/c15/n_0_Q_reg[3]
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.097     5.272 r  tc/c15/Q[10]_i_3/O
                         net (fo=2, routed)           0.588     5.860    tc/c15/n_0_Q[10]_i_3
    SLICE_X71Y80         LUT5 (Prop_lut5_I0_O)        0.097     5.957 r  tc/c15/Q[10]_i_2/O
                         net (fo=10, routed)          0.456     6.414    testfsm/I4
    SLICE_X66Y78         LUT6 (Prop_lut6_I0_O)        0.097     6.511 r  testfsm/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.210     6.721    testfsm/n_0_FSM_sequential_state[0]_i_2
    SLICE_X69Y78         LUT5 (Prop_lut5_I4_O)        0.097     6.818 r  testfsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.818    testfsm/n_0_FSM_sequential_state[0]_i_1
    SLICE_X69Y78         FDRE                                         r  testfsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     7.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.590 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.135     8.725    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.224     8.949    
                         clock uncertainty           -0.035     8.913    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.035     8.948    testfsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.394ns  (logic 0.541ns (22.596%)  route 1.853ns (77.404%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.255    11.366    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X64Y81         FDRE                                         r  testfsm/c8bit/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X64Y81                                                      r  testfsm/c8bit/Q_reg[0]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.394ns  (logic 0.541ns (22.596%)  route 1.853ns (77.404%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.255    11.366    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X64Y81         FDRE                                         r  testfsm/c8bit/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X64Y81                                                      r  testfsm/c8bit/Q_reg[1]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.394ns  (logic 0.541ns (22.596%)  route 1.853ns (77.404%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.255    11.366    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X64Y81         FDRE                                         r  testfsm/c8bit/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X64Y81                                                      r  testfsm/c8bit/Q_reg[2]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.394ns  (logic 0.541ns (22.596%)  route 1.853ns (77.404%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.255    11.366    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X64Y81         FDRE                                         r  testfsm/c8bit/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X64Y81                                                      r  testfsm/c8bit/Q_reg[4]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.391ns  (logic 0.541ns (22.627%)  route 1.850ns (77.373%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.252    11.362    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X65Y81         FDRE                                         r  testfsm/c8bit/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X65Y81                                                      r  testfsm/c8bit/Q_reg[5]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X65Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.391ns  (logic 0.541ns (22.627%)  route 1.850ns (77.373%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.603    11.014    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.097    11.111 r  testfsm/c8bit/Q[6]_i_1__0/O
                         net (fo=6, routed)           0.252    11.362    testfsm/c8bit/n_0_Q[6]_i_1__0
    SLICE_X65Y81         FDRE                                         r  testfsm/c8bit/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X65Y81                                                      r  testfsm/c8bit/Q_reg[6]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X65Y81         FDRE (Setup_fdre_C_R)       -0.314    13.583    testfsm/c8bit/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.496ns  (logic 0.541ns (21.675%)  route 1.955ns (78.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.600    11.011    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT6 (Prop_lut6_I1_O)        0.097    11.108 r  testfsm/c8bit/Q[6]_i_2/O
                         net (fo=6, routed)           0.360    11.468    testfsm/c8bit/n_0_Q[6]_i_2
    SLICE_X65Y81         FDRE                                         r  testfsm/c8bit/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X65Y81                                                      r  testfsm/c8bit/Q_reg[5]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X65Y81         FDRE (Setup_fdre_C_CE)      -0.150    13.747    testfsm/c8bit/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 testfsm/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.496ns  (logic 0.541ns (21.675%)  route 1.955ns (78.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 8.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     6.330 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     7.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     7.735 f  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.237     8.972    testfsm/clk_IBUF_BUFG
    SLICE_X69Y78                                                      r  testfsm/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.347     9.319 r  testfsm/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.995    10.314    testfsm/c8bit/out[0]
    SLICE_X66Y81         LUT3 (Prop_lut3_I0_O)        0.097    10.411 r  testfsm/c8bit/Q[6]_i_4/O
                         net (fo=3, routed)           0.600    11.011    testfsm/c8bit/start_8bit
    SLICE_X65Y81         LUT6 (Prop_lut6_I1_O)        0.097    11.108 r  testfsm/c8bit/Q[6]_i_2/O
                         net (fo=6, routed)           0.360    11.468    testfsm/c8bit/n_0_Q[6]_i_2
    SLICE_X65Y81         FDRE                                         r  testfsm/c8bit/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.137    13.727    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X65Y81                                                      r  testfsm/c8bit/Q_reg[6]/C
                         clock pessimism              0.206    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X65Y81         FDRE (Setup_fdre_C_CE)      -0.150    13.747    testfsm/c8bit/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  2.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 testfsm/c5byte/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c5byte/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.525%)  route 0.109ns (36.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.389    testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X67Y76                                                      r  testfsm/c5byte/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  testfsm/c5byte/Q_reg[1]/Q
                         net (fo=6, routed)           0.109     1.639    testfsm/c5byte/n_0_Q_reg[1]
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.048     1.687 r  testfsm/c5byte/Q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.687    testfsm/c5byte/n_0_Q[4]_i_1__0
    SLICE_X66Y76         FDRE                                         r  testfsm/c5byte/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.825     1.894    testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X66Y76                                                      r  testfsm/c5byte/Q_reg[4]/C
                         clock pessimism             -0.491     1.402    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.131     1.533    testfsm/c5byte/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 testfsm/c5byte/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c5byte/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.153%)  route 0.109ns (36.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.556     1.389    testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X67Y76                                                      r  testfsm/c5byte/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  testfsm/c5byte/Q_reg[1]/Q
                         net (fo=6, routed)           0.109     1.639    testfsm/c5byte/n_0_Q_reg[1]
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.684 r  testfsm/c5byte/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    testfsm/c5byte/n_0_Q[3]_i_1__0
    SLICE_X66Y76         FDRE                                         r  testfsm/c5byte/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.825     1.894    testfsm/c5byte/clk_IBUF_BUFG
    SLICE_X66Y76                                                      r  testfsm/c5byte/Q_reg[3]/C
                         clock pessimism             -0.491     1.402    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.120     1.522    testfsm/c5byte/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 slr/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.773%)  route 0.107ns (43.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.606     1.439    slr/clk_IBUF_BUFG
    SLICE_X89Y57                                                      r  slr/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slr/Q_reg[6]/Q
                         net (fo=2, routed)           0.107     1.688    slr/n_0_Q_reg[6]
    SLICE_X87Y57         FDRE                                         r  slr/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     1.947    slr/clk_IBUF_BUFG
    SLICE_X87Y57                                                      r  slr/Q_reg[7]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X87Y57         FDRE (Hold_fdre_C_D)         0.070     1.525    slr/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 testfsm/c8bit/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testfsm/c8bit/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.666%)  route 0.093ns (33.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.394    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X64Y81                                                      r  testfsm/c8bit/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  testfsm/c8bit/Q_reg[4]/Q
                         net (fo=6, routed)           0.093     1.628    testfsm/c8bit/n_0_Q_reg[4]
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.673 r  testfsm/c8bit/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.673    testfsm/c8bit/n_0_Q[5]_i_1
    SLICE_X65Y81         FDRE                                         r  testfsm/c8bit/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.900    testfsm/c8bit/clk_IBUF_BUFG
    SLICE_X65Y81                                                      r  testfsm/c8bit/Q_reg[5]/C
                         clock pessimism             -0.492     1.407    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.092     1.499    testfsm/c8bit/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 slr/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.898%)  route 0.111ns (44.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.606     1.439    slr/clk_IBUF_BUFG
    SLICE_X86Y57                                                      r  slr/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slr/Q_reg[10]/Q
                         net (fo=2, routed)           0.111     1.692    slr/data1[2]
    SLICE_X88Y56         FDRE                                         r  slr/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.879     1.948    slr/clk_IBUF_BUFG
    SLICE_X88Y56                                                      r  slr/Q_reg[11]/C
                         clock pessimism             -0.491     1.456    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.059     1.515    slr/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 slr/Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.606     1.439    slr/clk_IBUF_BUFG
    SLICE_X89Y57                                                      r  slr/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slr/Q_reg[22]/Q
                         net (fo=2, routed)           0.124     1.704    slr/data2[6]
    SLICE_X89Y56         FDRE                                         r  slr/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.879     1.948    slr/clk_IBUF_BUFG
    SLICE_X89Y56                                                      r  slr/Q_reg[23]/C
                         clock pessimism             -0.491     1.456    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.070     1.526    slr/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 slr/Q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.607     1.440    slr/clk_IBUF_BUFG
    SLICE_X87Y56                                                      r  slr/Q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  slr/Q_reg[32]/Q
                         net (fo=2, routed)           0.119     1.700    slr/data4[0]
    SLICE_X86Y57         FDRE                                         r  slr/Q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     1.947    slr/clk_IBUF_BUFG
    SLICE_X86Y57                                                      r  slr/Q_reg[33]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.066     1.521    slr/Q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 slr/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.606     1.439    slr/clk_IBUF_BUFG
    SLICE_X88Y57                                                      r  slr/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  slr/Q_reg[14]/Q
                         net (fo=2, routed)           0.119     1.723    slr/data1[6]
    SLICE_X89Y58         FDRE                                         r  slr/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     1.947    slr/clk_IBUF_BUFG
    SLICE_X89Y58                                                      r  slr/Q_reg[15]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X89Y58         FDRE (Hold_fdre_C_D)         0.070     1.525    slr/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 slr/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slr/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.866%)  route 0.115ns (41.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.607     1.440    slr/clk_IBUF_BUFG
    SLICE_X88Y56                                                      r  slr/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  slr/Q_reg[13]/Q
                         net (fo=2, routed)           0.115     1.719    slr/data1[5]
    SLICE_X88Y57         FDRE                                         r  slr/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     1.947    slr/clk_IBUF_BUFG
    SLICE_X88Y57                                                      r  slr/Q_reg[14]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.059     1.514    slr/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.779%)  route 0.147ns (44.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.560     1.393    gc/clk_IBUF_BUFG
    SLICE_X63Y80                                                      r  gc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  gc/counter_reg[1]/Q
                         net (fo=6, routed)           0.147     1.682    gc/n_0_counter_reg[1]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  gc/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.727    gc/p_0_in[5]
    SLICE_X64Y80         FDRE                                         r  gc/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.899    gc/clk_IBUF_BUFG
    SLICE_X64Y80                                                      r  gc/counter_reg[5]/C
                         clock pessimism             -0.469     1.429    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.092     1.521    gc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                          
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I         
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X63Y80    gc/counter_reg[0]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X63Y80    gc/counter_reg[1]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X63Y80    gc/counter_reg[2]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X63Y80    gc/counter_reg[3]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X63Y80    gc/counter_reg[4]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y80    gc/counter_reg[5]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y80    gc/counter_reg[6]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X64Y80    gc/counter_reg[7]/C          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y75    nolabel_line56/cnt_reg/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[0]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[1]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[2]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X66Y81    testfsm/c8bit/Q_reg[3]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[4]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y81    testfsm/c8bit/Q_reg[5]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y81    testfsm/c8bit/Q_reg[6]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X71Y77    testfsm/p_recei/cnt_reg/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X71Y77    testfsm/p_recei/pulse_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X71Y77    testfsm/p_recei/reset_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y55    slr/Q_reg[38]/C              
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X89Y55    slr/Q_reg[39]/C              
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[0]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[1]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[2]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X66Y81    testfsm/c8bit/Q_reg[3]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X64Y81    testfsm/c8bit/Q_reg[4]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y81    testfsm/c8bit/Q_reg[5]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X65Y81    testfsm/c8bit/Q_reg[6]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X63Y80    gc/counter_reg[0]/C          



