// Seed: 3043242221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_5 = id_2;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  assign id_3 = id_4[1] + 1'h0;
  logic id_6;
  assign id_3 = id_6;
  logic id_7;
endmodule
