
---------- Begin Simulation Statistics ----------
final_tick                               2542162050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.20                       # Real time elapsed on the host
host_tick_rate                              667850041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195756                       # Number of instructions simulated
sim_ops                                       4195756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012152                       # Number of seconds simulated
sim_ticks                                 12152205500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.458459                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               736707                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2659                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111733                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            940358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          207746                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           176869                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1142235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70275                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195756                       # Number of instructions committed
system.cpu.committedOps                       4195756                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789324                       # CPI: cycles per instruction
system.cpu.discardedOps                        303420                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616447                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1476082                       # DTB hits
system.cpu.dtb.data_misses                       8286                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414993                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872427                       # DTB read hits
system.cpu.dtb.read_misses                       7418                       # DTB read misses
system.cpu.dtb.write_accesses                  201454                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603655                       # DTB write hits
system.cpu.dtb.write_misses                       868                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18265                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3662862                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1149799                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682413                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17092315                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172732                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  981835                       # ITB accesses
system.cpu.itb.fetch_acv                          387                       # ITB acv
system.cpu.itb.fetch_hits                      975869                       # ITB hits
system.cpu.itb.fetch_misses                      5966                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11192926500     92.07%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9344000      0.08%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19445000      0.16%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934774500      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12156490000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8201009500     67.46%     67.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3955480500     32.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24290591                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541403     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839233     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592468     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195756                       # Class of committed instruction
system.cpu.quiesceCycles                        13820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7198276                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22918459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22918459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22918459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22918459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117530.558974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117530.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117530.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117530.558974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13156492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13156492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13156492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13156492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67469.189744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67469.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67469.189744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67469.189744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22568962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22568962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117546.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117546.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12956995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12956995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67484.348958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67484.348958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.304283                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539651327000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.304283                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206518                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206518                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131030                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34886                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89017                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34565                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28984                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41317                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11427712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11427712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18159801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160323                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002763                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052493                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159880     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160323                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837699036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378196250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475164000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5730624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10229568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5730624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5730624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471570696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370216254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841786950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471570696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471570696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183728295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183728295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183728295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471570696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370216254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025515245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123678                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2033262250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4833237250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13615.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32365.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82138                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.557298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.342019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.451662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35245     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24607     29.60%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10214     12.28%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4781      5.75%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2461      2.96%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1507      1.81%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          896      1.08%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          617      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2816      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.359594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.692086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1332     17.80%     17.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5668     75.75%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.10%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            75      1.00%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.17%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6645     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.41%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.47%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.86%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9557248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7785024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10229568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12152200500                       # Total gap between requests
system.mem_ctrls.avgGap                      42862.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7785024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418905358.373013019562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367556654.633597135544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640626427.852952241898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579868000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253369250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298430889750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28812.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32055.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412966.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319550700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169818660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568479660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314985240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5307713460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836179880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.836024                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    459425750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11287179750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145712820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497750820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319980780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5240557770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253345920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7690362510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.836773                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    604681000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11141924500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145005500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1698143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698143                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1698143                       # number of overall hits
system.cpu.icache.overall_hits::total         1698143                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89608                       # number of overall misses
system.cpu.icache.overall_misses::total         89608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510557000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510557000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510557000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510557000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1787751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1787751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1787751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1787751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61496.261495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61496.261495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61496.261495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61496.261495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89017                       # number of writebacks
system.cpu.icache.writebacks::total             89017                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89608                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60496.272654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60496.272654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60496.272654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60496.272654                       # average overall mshr miss latency
system.cpu.icache.replacements                  89017                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1698143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698143                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510557000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510557000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1787751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1787751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61496.261495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61496.261495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60496.272654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60496.272654                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.852901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1751931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89095                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.663629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.852901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3665109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3665109                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333228                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333228                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106075                       # number of overall misses
system.cpu.dcache.overall_misses::total        106075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792654000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792654000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439303                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64036.332783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64036.332783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64036.332783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64036.332783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34710                       # number of writebacks
system.cpu.dcache.writebacks::total             34710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4415976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4415976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4415976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4415976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63606.032235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63606.032235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63606.032235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63606.032235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3314257000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3314257000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66788.727002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66788.727002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2693175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2693175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66613.294583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66613.294583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096133                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096133                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61616.895770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61616.895770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59413.059972                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59413.059972                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62518500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62518500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70562.641084                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70562.641084                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69562.641084                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69562.641084                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542162050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.424970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.135769                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.424970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993514                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552055716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 661118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   661111                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.69                       # Real time elapsed on the host
host_tick_rate                              649726008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7729982                       # Number of instructions simulated
sim_ops                                       7729982                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007597                       # Number of seconds simulated
sim_ticks                                  7596881000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.670793                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  184512                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               453672                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12400                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68305                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            490023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20236                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           141232                       # Number of indirect misses.
system.cpu.branchPred.lookups                  659990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   80980                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2794793                       # Number of instructions committed
system.cpu.committedOps                       2794793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.384479                       # CPI: cycles per instruction
system.cpu.discardedOps                        263280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   352278                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       878910                       # DTB hits
system.cpu.dtb.data_misses                       2286                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   235196                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546371                       # DTB read hits
system.cpu.dtb.read_misses                       1815                       # DTB read misses
system.cpu.dtb.write_accesses                  117082                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332539                       # DTB write hits
system.cpu.dtb.write_misses                       471                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204925                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2385909                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            714745                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           382935                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10517100                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185719                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582079                       # ITB accesses
system.cpu.itb.fetch_acv                          228                       # ITB acv
system.cpu.itb.fetch_hits                      580356                       # ITB hits
system.cpu.itb.fetch_misses                      1723                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.74% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4355     82.36%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.63%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      308      5.82%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.13%     96.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5288                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7350                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1830     38.84%     38.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.89%     39.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2832     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4712                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1827     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      1.13%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1828     49.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3705                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5119534000     67.37%     67.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72358500      0.95%     68.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8826000      0.12%     68.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2398853000     31.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7599571500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998361                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645480                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786290                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 268                      
system.cpu.kern.mode_good::user                   263                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               485                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 263                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  10                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.552577                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707124                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5913062000     77.81%     77.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1487475500     19.57%     97.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            199034000      2.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15048505                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108410      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701426     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4404      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470763     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295872     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40265      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2794793                       # Class of committed instruction
system.cpu.quiesceCycles                       145257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4531405                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2977199691                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2977199691                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2977199691                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2977199691                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118058.517369                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118058.517369                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118058.517369                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118058.517369                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           154                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    19.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1714872025                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1714872025                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1714872025                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1714872025                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68001.904394                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68001.904394                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68001.904394                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68001.904394                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7612968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7612968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115348                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115348                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4312968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4312968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65348                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65348                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2969586723                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2969586723                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118065.629890                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118065.629890                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1710559057                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1710559057                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68008.868360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68008.868360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 733                       # Transaction distribution
system.membus.trans_dist::ReadResp              81100                       # Transaction distribution
system.membus.trans_dist::WriteReq                732                       # Transaction distribution
system.membus.trans_dist::WriteResp               732                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38944                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67581                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9349                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10360                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67582                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12785                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       202733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       202733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8649664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8649664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2359744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2362362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12621754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117358                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001474                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038366                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117185     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     173      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117358                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2516000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           668723110                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126911500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          359306000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1477056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5801536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4324480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4324480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569244141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194429266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763673408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569244141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569244141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      328084118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328084118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      328084118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569244141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194429266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091757525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000432016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              250422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106457                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   921                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5173                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1348874250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  435320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2981324250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15492.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34242.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       129                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    452                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.739380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.896606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.970293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22727     40.51%     40.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16864     30.06%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7057     12.58%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3204      5.71%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1785      3.18%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          976      1.74%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          604      1.08%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          419      0.75%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2461      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.438870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.943459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1564     24.14%     24.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              41      0.63%     24.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            139      2.15%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           604      9.32%     36.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3474     53.63%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           399      6.16%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           110      1.70%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            66      1.02%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.52%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.32%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.389700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5944     91.76%     91.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           471      7.27%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            37      0.57%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5572096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6753856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5801536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6813248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       889.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    896.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7596881000                       # Total gap between requests
system.mem_ctrls.avgGap                      38542.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4102016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1470080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6753856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539960544.333918094635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193510994.841172337532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 889030116.438575267792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2157084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    824239750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190756024250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31923.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35713.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1791859.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223182120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118601340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           332745420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288378900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     599888640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3097385130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        310883040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4971064590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.355990                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    780976000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    253760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6567366000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177671760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94412010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289384200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          262832220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     599888640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3200073480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        224301120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4848563430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.230799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554680750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    253760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6793381250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  799                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 799                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25884                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25884                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2618                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612874                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               217000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131264691                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1482000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              706000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     802448.453608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283868.821345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1037500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9815828500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     77837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1032299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1032299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1032299                       # number of overall hits
system.cpu.icache.overall_hits::total         1032299                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67582                       # number of overall misses
system.cpu.icache.overall_misses::total         67582                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4429112000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4429112000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4429112000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4429112000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1099881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1099881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1099881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1099881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061445                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061445                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061445                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061445                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65536.858927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65536.858927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65536.858927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65536.858927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67581                       # number of writebacks
system.cpu.icache.writebacks::total             67581                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4361530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4361530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4361530000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4361530000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64536.858927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64536.858927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64536.858927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64536.858927                       # average overall mshr miss latency
system.cpu.icache.replacements                  67581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1032299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1032299                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67582                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4429112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4429112000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1099881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1099881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65536.858927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65536.858927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4361530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4361530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64536.858927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64536.858927                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998553                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1146448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.964058                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2267344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2267344                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       814377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           814377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       814377                       # number of overall hits
system.cpu.dcache.overall_hits::total          814377                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33927                       # number of overall misses
system.cpu.dcache.overall_misses::total         33927                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2250504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2250504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2250504500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2250504500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       848304                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848304                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848304                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848304                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66333.731246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66333.731246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66333.731246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66333.731246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13792                       # number of writebacks
system.cpu.dcache.writebacks::total             13792                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1525610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1525610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1525610500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1525610500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    139121000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    139121000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67287.544657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67287.544657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67287.544657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67287.544657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94963.139932                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94963.139932                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23075                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       512466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          512466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1028176500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1028176500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72734.613752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72734.613752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    901632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    901632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    139121000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    139121000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73285.540112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73285.540112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189796.725784                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189796.725784                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1222328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1222328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61761.810924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61761.810924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60171.504339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60171.504339                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6636                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6636                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          421                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33883000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33883000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059657                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059657                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80482.185273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80482.185273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          420                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79628.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79628.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6925                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6925                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6925                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6925                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9893666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.881553                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              828299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.889727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.881553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1747651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1747651                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3201708252500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   443631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.73                       # Real time elapsed on the host
host_tick_rate                              368130762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   782889771                       # Number of instructions simulated
sim_ops                                     782889771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.649653                       # Number of seconds simulated
sim_ticks                                649652536000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.246393                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20106312                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23312641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2198                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6001155                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23064616                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             718087                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1765437                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1047350                       # Number of indirect misses.
system.cpu.branchPred.lookups                33524928                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4275775                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       351864                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   775159789                       # Number of instructions committed
system.cpu.committedOps                     775159789                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.675362                       # CPI: cycles per instruction
system.cpu.discardedOps                      16541161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                174175476                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    175736268                       # DTB hits
system.cpu.dtb.data_misses                       4848                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124844551                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    125566192                       # DTB read hits
system.cpu.dtb.read_misses                       4157                       # DTB read misses
system.cpu.dtb.write_accesses                49330925                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50170076                       # DTB write hits
system.cpu.dtb.write_misses                       691                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              510912                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          598529976                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         136889199                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         53184411                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       605564045                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596886                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               120626545                       # ITB accesses
system.cpu.itb.fetch_acv                          228                       # ITB acv
system.cpu.itb.fetch_hits                   120597005                       # ITB hits
system.cpu.itb.fetch_misses                     29540                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13988     82.41%     82.77% # number of callpals executed
system.cpu.kern.callpal::rdps                    1470      8.66%     91.43% # number of callpals executed
system.cpu.kern.callpal::rti                     1225      7.22%     98.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16974                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      47403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4423     27.83%     27.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     665      4.18%     32.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10790     67.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15893                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4384     46.40%     46.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      665      7.04%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4384     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9448                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             637400789500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29076000      0.00%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               919613500      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10782580500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         649132059500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991182                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.406302                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.594476                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1161                      
system.cpu.kern.mode_good::user                  1159                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1282                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1159                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.905616                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.949693                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20806482500      3.21%      3.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         628243606000     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81868000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1298673391                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48878415      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               548674369     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5212254      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                505312      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              121682627     15.70%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49942425      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12350      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9103      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               242582      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                775159789                       # Class of committed instruction
system.cpu.quiesceCycles                       631681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       693109346                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5512551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11025051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035259489                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035259489                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035259489                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035259489                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117951.868386                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117951.868386                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117951.868386                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117951.868386                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           146                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171534449                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171534449                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171534449                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171534449                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67895.360707                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67895.360707                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67895.360707                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67895.360707                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4886485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4886485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125294.487179                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125294.487179                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2936485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2936485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75294.487179                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75294.487179                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030373004                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030373004                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117935.234898                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117935.234898                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168597964                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168597964                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67878.599210                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67878.599210                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5360039                       # Transaction distribution
system.membus.trans_dist::WriteReq               1215                       # Transaction distribution
system.membus.trans_dist::WriteResp              1215                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226979                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5080475                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205051                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135695                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135695                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5080475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279119                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15235285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15235285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1247649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16517446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    649907840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    649907840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39970432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39977177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               690986969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6177                       # Total snoops (count)
system.membus.snoopTraffic                     395328                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5514169                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001384                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037175                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5506538     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7631      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5514169                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3474000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32692764725                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2245380000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26824230750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      324757440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26545600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          351303168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    324757440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     324757440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14526656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14526656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5074335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          414775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5489112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         499894054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40861227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540755479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    499894054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        499894054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22360655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22360655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22360655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        499894054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40861227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            563116133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5262068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4914217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    412148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000627912500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15754749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4941439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5489112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5300023                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5489112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5300023                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37955                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            872472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            155206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            534216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            222487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           226728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           386658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           745897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            850704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            188267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            537468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            285933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            329575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           214383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           357844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           739902                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56479112250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26631835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156348493500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10603.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29353.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4518814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4278244                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5489112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5300023                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5154729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 313017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 325465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 325107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 325288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 325730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 325945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 325150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    119                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1791389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.288624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.708587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.478847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       433450     24.20%     24.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       413531     23.08%     47.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       242678     13.55%     60.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158339      8.84%     69.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110315      6.16%     75.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92922      5.19%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61442      3.43%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46523      2.60%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       232189     12.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1791389                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.396178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.112968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.199637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2502      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28623      8.81%      9.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        289628     89.16%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2907      0.89%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           591      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           231      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           127      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            68      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            42      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            30      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           19      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.659518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           294666     90.71%     90.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2566      0.79%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23153      7.13%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2750      0.85%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1502      0.46%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              158      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              340887488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10415680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336772352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               351303168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            339201472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       524.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    522.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  649649760500                       # Total gap between requests
system.mem_ctrls.avgGap                      60213.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    314509888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26377472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336772352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 484120157.425199389458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40602430.589141890407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 197.028400424808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518388420.483284354210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5074335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       414775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5300023                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141728199750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14619930000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       363750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15801796928250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27930.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35247.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    181875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2981458.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6294359820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3345554355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19532855160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14092094700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51283103040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233154763080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53125720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       380828450475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.203285                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135827136750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21693360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492132039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6496071960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3452766900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18497405220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13375900260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51283103040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     230362183740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55477366080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       378944797200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.303807                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142121589000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21693360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 485837587000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18431                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18431                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108881                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1746500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2105000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89905489                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              693500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131550.371160                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       245500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    649330535500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    116886135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        116886135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    116886135                       # number of overall hits
system.cpu.icache.overall_hits::total       116886135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5080474                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5080474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5080474                       # number of overall misses
system.cpu.icache.overall_misses::total       5080474                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 315901288500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 315901288500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 315901288500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 315901288500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    121966609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    121966609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    121966609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    121966609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041655                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041655                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041655                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041655                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62179.491225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62179.491225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62179.491225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62179.491225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5080475                       # number of writebacks
system.cpu.icache.writebacks::total           5080475                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5080474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5080474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5080474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5080474                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 310820813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 310820813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 310820813500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 310820813500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041655                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61179.491028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61179.491028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61179.491028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61179.491028                       # average overall mshr miss latency
system.cpu.icache.replacements                5080475                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    116886135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       116886135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5080474                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5080474                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 315901288500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 315901288500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    121966609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    121966609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62179.491225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62179.491225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5080474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5080474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 310820813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 310820813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61179.491028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61179.491028                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121974544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5080987                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.006073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         249013693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        249013693                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    169940084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        169940084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    169940084                       # number of overall hits
system.cpu.dcache.overall_hits::total       169940084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       556646                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         556646                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       556646                       # number of overall misses
system.cpu.dcache.overall_misses::total        556646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37173447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37173447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37173447500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37173447500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170496730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170496730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170496730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170496730                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003265                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66781.127503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66781.127503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66781.127503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66781.127503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209763                       # number of writebacks
system.cpu.dcache.writebacks::total            209763                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       143325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       143325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       413321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       413321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       413321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       413321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1660                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1660                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27713442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27713442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27713442000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27713442000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87644500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67050.650705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67050.650705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67050.650705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67050.650705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52797.891566                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52797.891566                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 414775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120249570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120249570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       313004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        313004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21652215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21652215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120562574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120562574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69175.523316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69175.523316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       277625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       277625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18992202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18992202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68409.554255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68409.554255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196953.932584                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49690514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49690514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15521232000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15521232000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49934156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49934156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63705.075480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63705.075480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8721239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8721239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64270.424331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64270.424331                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10800                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10800                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1459                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1459                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107613500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107613500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.119015                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119015                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73758.396162                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73758.396162                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1458                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1458                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    106094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    106094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.118933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72766.803841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72766.803841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12237                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12237                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12237                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12237                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 649652536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170432128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            415799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.890664                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         341457227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        341457227                       # Number of data accesses

---------- End Simulation Statistics   ----------
