
*** Running vivado
    with args -log memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source memory.tcl -notrace
Command: synth_design -top memory -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7736 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.141 ; gain = 0.000 ; free physical = 137 ; free virtual = 4281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/memory.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/memory.v:82]
INFO: [Synth 8-6157] synthesizing module 'one_row_cells' [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_row_cells.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_row_cells.v:63]
INFO: [Synth 8-6157] synthesizing module 'one_b_cell' [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_b_cell.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_b_cell' (1#1) [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_b_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'tag_valid' [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/tag_valid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tag_valid' (2#1) [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/tag_valid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_row_cells' (3#1) [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/one_row_cells.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (4#1) [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sources_1/new/memory.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.543 ; gain = 15.402 ; free physical = 191 ; free virtual = 4292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.543 ; gain = 15.402 ; free physical = 191 ; free virtual = 4293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.547 ; gain = 23.406 ; free physical = 191 ; free virtual = 4293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.562 ; gain = 39.422 ; free physical = 177 ; free virtual = 4279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module one_b_cell 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module tag_valid 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module one_row_cells 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 200 ; free virtual = 4108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 200 ; free virtual = 4108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT3  |     1|
|3     |LUT4  |    12|
|4     |LUT5  |    15|
|5     |LUT6  |   108|
|6     |MUXF7 |    32|
|7     |MUXF8 |     1|
|8     |FDRE  |   288|
|9     |IBUF  |    21|
|10    |OBUF  |     9|
+------+------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   488|
|2     |  r1     |one_row_cells   |    58|
|3     |    c1   |one_b_cell_40   |     9|
|4     |    c2   |one_b_cell_41   |     9|
|5     |    c3   |one_b_cell_42   |     9|
|6     |    c4   |one_b_cell_43   |    24|
|7     |    t_v  |tag_valid_44    |     7|
|8     |  r2     |one_row_cells_0 |    57|
|9     |    c1   |one_b_cell_35   |     9|
|10    |    c2   |one_b_cell_36   |     9|
|11    |    c3   |one_b_cell_37   |     9|
|12    |    c4   |one_b_cell_38   |    20|
|13    |    t_v  |tag_valid_39    |    10|
|14    |  r3     |one_row_cells_1 |    58|
|15    |    c1   |one_b_cell_30   |     9|
|16    |    c2   |one_b_cell_31   |     9|
|17    |    c3   |one_b_cell_32   |     9|
|18    |    c4   |one_b_cell_33   |    24|
|19    |    t_v  |tag_valid_34    |     7|
|20    |  r4     |one_row_cells_2 |    53|
|21    |    c1   |one_b_cell_25   |     9|
|22    |    c2   |one_b_cell_26   |     9|
|23    |    c3   |one_b_cell_27   |     9|
|24    |    c4   |one_b_cell_28   |    18|
|25    |    t_v  |tag_valid_29    |     8|
|26    |  r5     |one_row_cells_3 |    58|
|27    |    c1   |one_b_cell_20   |     9|
|28    |    c2   |one_b_cell_21   |     9|
|29    |    c3   |one_b_cell_22   |     9|
|30    |    c4   |one_b_cell_23   |    24|
|31    |    t_v  |tag_valid_24    |     7|
|32    |  r6     |one_row_cells_4 |    55|
|33    |    c1   |one_b_cell_15   |     9|
|34    |    c2   |one_b_cell_16   |     9|
|35    |    c3   |one_b_cell_17   |     9|
|36    |    c4   |one_b_cell_18   |    19|
|37    |    t_v  |tag_valid_19    |     9|
|38    |  r7     |one_row_cells_5 |    65|
|39    |    c1   |one_b_cell_10   |     9|
|40    |    c2   |one_b_cell_11   |     9|
|41    |    c3   |one_b_cell_12   |     9|
|42    |    c4   |one_b_cell_13   |    31|
|43    |    t_v  |tag_valid_14    |     7|
|44    |  r8     |one_row_cells_6 |    53|
|45    |    c1   |one_b_cell      |     9|
|46    |    c2   |one_b_cell_7    |     9|
|47    |    c3   |one_b_cell_8    |     9|
|48    |    c4   |one_b_cell_9    |    18|
|49    |    t_v  |tag_valid       |     8|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 201 ; free virtual = 4108
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.930 ; gain = 177.789 ; free physical = 203 ; free virtual = 4110
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.938 ; gain = 177.789 ; free physical = 203 ; free virtual = 4110
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.930 ; gain = 0.000 ; free physical = 124 ; free virtual = 4032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.930 ; gain = 243.887 ; free physical = 178 ; free virtual = 4087
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.930 ; gain = 0.000 ; free physical = 178 ; free virtual = 4087
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.runs/synth_1/memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_utilization_synth.rpt -pb memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 19:38:04 2020...
