#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fce66710580 .scope module, "testfixture" "testfixture" 2 8;
 .timescale -9 -11;
P_0x7fce66721970 .param/l "TEST_N_PAT" 0 2 9, +C4<00000000000000000000000001100100>;
v0x7fce6673c9e0_0 .var/i "charcount", 31 0;
v0x7fce6673ca70_0 .var "clk", 0 0;
v0x7fce6673cb00_0 .var "cycle", 31 0;
v0x7fce6673cbb0_0 .var "data", 3 0;
v0x7fce6673cc60_0 .var/i "fail", 31 0;
v0x7fce6673cd30_0 .var/i "fd", 31 0;
v0x7fce6673cde0_0 .var/i "fg", 31 0;
v0x7fce6673ce90_0 .var "first", 0 0;
v0x7fce6673cf30_0 .var "get_result", 0 0;
v0x7fce6673d040_0 .var/i "golden_result", 31 0;
v0x7fce6673d0e0_0 .var/i "in_count", 31 0;
v0x7fce6673d190_0 .var "num", 3 0;
v0x7fce6673d240_0 .var/i "pass", 31 0;
v0x7fce6673d2f0_0 .var/i "pattern_count", 31 0;
v0x7fce6673d3a0_0 .var "reset", 0 0;
v0x7fce6673d450_0 .net "result", 0 0, v0x7fce6673c820_0;  1 drivers
v0x7fce6673d4e0_0 .net "valid", 0 0, v0x7fce6673c8c0_0;  1 drivers
v0x7fce6673d670_0 .var "wait_valid", 0 0;
E_0x7fce66726190 .event negedge, v0x7fce6673c0b0_0;
E_0x7fce66726d70 .event posedge, v0x7fce6673c0b0_0;
S_0x7fce667106f0 .scope module, "u_rails" "rails" 2 25, 3 1 0, S_0x7fce66710580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "data";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /OUTPUT 1 "result";
P_0x7fce667214a0 .param/l "IDLE" 0 3 16, C4<00>;
P_0x7fce667214e0 .param/l "OUT" 0 3 19, C4<11>;
P_0x7fce66721520 .param/l "PROC" 0 3 18, C4<10>;
P_0x7fce66721560 .param/l "READ" 0 3 17, C4<01>;
v0x7fce667273f0_0 .array/port v0x7fce667273f0, 0;
L_0x7fce6673cfc0 .functor BUFZ 4, v0x7fce667273f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fce667273f0 .array "buff", 10 0, 3 0;
v0x7fce6673c0b0_0 .net "clk", 0 0, v0x7fce6673ca70_0;  1 drivers
v0x7fce6673c150_0 .var "cnt", 3 0;
v0x7fce6673c210_0 .var "cur_state", 1 0;
v0x7fce6673c2c0_0 .net "data", 3 0, v0x7fce6673cbb0_0;  1 drivers
v0x7fce6673c3b0_0 .var/i "i", 31 0;
v0x7fce6673c460_0 .var "index", 3 0;
v0x7fce6673c510_0 .var "max", 3 0;
v0x7fce6673c5c0_0 .var "next_state", 1 0;
v0x7fce6673c6d0_0 .net "num", 3 0, L_0x7fce6673cfc0;  1 drivers
v0x7fce6673c780_0 .net "reset", 0 0, v0x7fce6673d3a0_0;  1 drivers
v0x7fce6673c820_0 .var "result", 0 0;
v0x7fce6673c8c0_0 .var "valid", 0 0;
E_0x7fce66721d70 .event posedge, v0x7fce6673c780_0, v0x7fce6673c0b0_0;
E_0x7fce66721330/0 .event edge, v0x7fce6673c210_0, v0x7fce6673c150_0, v0x7fce6673c6d0_0, v0x7fce667273f0_0;
v0x7fce667273f0_1 .array/port v0x7fce667273f0, 1;
v0x7fce667273f0_2 .array/port v0x7fce667273f0, 2;
v0x7fce667273f0_3 .array/port v0x7fce667273f0, 3;
v0x7fce667273f0_4 .array/port v0x7fce667273f0, 4;
E_0x7fce66721330/1 .event edge, v0x7fce667273f0_1, v0x7fce667273f0_2, v0x7fce667273f0_3, v0x7fce667273f0_4;
v0x7fce667273f0_5 .array/port v0x7fce667273f0, 5;
v0x7fce667273f0_6 .array/port v0x7fce667273f0, 6;
v0x7fce667273f0_7 .array/port v0x7fce667273f0, 7;
v0x7fce667273f0_8 .array/port v0x7fce667273f0, 8;
E_0x7fce66721330/2 .event edge, v0x7fce667273f0_5, v0x7fce667273f0_6, v0x7fce667273f0_7, v0x7fce667273f0_8;
v0x7fce667273f0_9 .array/port v0x7fce667273f0, 9;
v0x7fce667273f0_10 .array/port v0x7fce667273f0, 10;
E_0x7fce66721330/3 .event edge, v0x7fce667273f0_9, v0x7fce667273f0_10, v0x7fce6673c510_0, v0x7fce6673c460_0;
E_0x7fce66721330 .event/or E_0x7fce66721330/0, E_0x7fce66721330/1, E_0x7fce66721330/2, E_0x7fce66721330/3;
    .scope S_0x7fce667106f0;
T_0 ;
    %wait E_0x7fce66721d70;
    %load/vec4 v0x7fce6673c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fce6673c210_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fce6673c5c0_0;
    %assign/vec4 v0x7fce6673c210_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fce667106f0;
T_1 ;
    %wait E_0x7fce66721330;
    %load/vec4 v0x7fce6673c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fce6673c150_0;
    %load/vec4 v0x7fce6673c6d0_0;
    %cmp/e;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fce6673c510_0;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fce667273f0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fce667273f0, 4;
    %load/vec4 v0x7fce6673c460_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x7fce6673c150_0;
    %load/vec4 v0x7fce6673c6d0_0;
    %cmp/e;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fce6673c5c0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fce667106f0;
T_2 ;
    %wait E_0x7fce66721d70;
    %load/vec4 v0x7fce6673c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce6673c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce6673c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce6673c820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce6673c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce6673c460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673c3b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fce6673c3b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x7fce6673c3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fce667273f0, 0, 4;
    %load/vec4 v0x7fce6673c3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673c3b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fce6673c210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7fce6673c2c0_0;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fce667273f0, 0, 4;
    %load/vec4 v0x7fce6673c150_0;
    %load/vec4 v0x7fce6673c6d0_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fce6673c150_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fce667273f0, 4;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fce6673c460_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fce667273f0, 4;
    %assign/vec4 v0x7fce6673c510_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fce6673c150_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fce6673c150_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7fce6673c150_0;
    %load/vec4 v0x7fce6673c6d0_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce6673c150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce6673c8c0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7fce6673c150_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fce6673c150_0, 0;
T_2.11 ;
    %load/vec4 v0x7fce6673c510_0;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fce667273f0, 4;
    %cmp/u;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fce667273f0, 4;
    %assign/vec4 v0x7fce6673c510_0, 0;
T_2.12 ;
    %load/vec4 v0x7fce6673c460_0;
    %load/vec4 v0x7fce6673c150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fce667273f0, 4;
    %cmp/e;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7fce6673c460_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fce6673c460_0, 0;
T_2.14 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce6673c8c0_0, 0;
    %load/vec4 v0x7fce6673c150_0;
    %load/vec4 v0x7fce6673c6d0_0;
    %cmp/e;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce6673c820_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce6673c820_0, 0;
T_2.17 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fce66710580;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673d240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673cc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673d2f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673cb00_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fce66710580;
T_4 ;
    %delay 2500, 0;
    %load/vec4 v0x7fce6673ca70_0;
    %inv;
    %store/vec4 v0x7fce6673ca70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fce66710580;
T_5 ;
    %vpi_call 2 34 "$display", "----------------------" {0 0 0};
    %vpi_call 2 35 "$display", "-- Simulation Start --" {0 0 0};
    %vpi_call 2 36 "$display", "----------------------" {0 0 0};
    %wait E_0x7fce66726d70;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce6673d3a0_0, 0, 1;
    %delay 10000, 0;
    %wait E_0x7fce66726d70;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673d3a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fce66710580;
T_6 ;
    %wait E_0x7fce66726d70;
    %load/vec4 v0x7fce6673cb00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673cb00_0, 0, 32;
    %load/vec4 v0x7fce6673cb00_0;
    %cmpi/u 1000000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.0, 5;
    %vpi_call 2 47 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 48 "$display", "-- Failed waiting valid signal, Simulation STOP --" {0 0 0};
    %vpi_call 2 49 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 50 "$fclose", v0x7fce6673cd30_0 {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fce66710580;
T_7 ;
    %vpi_func 2 56 "$fopen" 32, "test_data_rails.dat", "r" {0 0 0};
    %store/vec4 v0x7fce6673cd30_0, 0, 32;
    %load/vec4 v0x7fce6673cd30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 58 "$display", "pattern handle null" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
T_7.0 ;
    %end;
    .thread T_7;
    .scope S_0x7fce66710580;
T_8 ;
    %vpi_func 2 64 "$fopen" 32, "golden_data_rails.dat", "r" {0 0 0};
    %store/vec4 v0x7fce6673cde0_0, 0, 32;
    %load/vec4 v0x7fce6673cde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 66 "$display", "golden handle null" {0 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .thread T_8;
    .scope S_0x7fce66710580;
T_9 ;
    %wait E_0x7fce66726d70;
    %load/vec4 v0x7fce6673d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673d670_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fce6673d670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fce6673d0e0_0;
    %load/vec4 v0x7fce6673d190_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce6673d670_0, 0, 1;
T_9.4 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fce6673d4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673d670_0, 0, 1;
    %load/vec4 v0x7fce6673d450_0;
    %store/vec4 v0x7fce6673cf30_0, 0, 1;
    %vpi_func 2 93 "$fscanf" 32, v0x7fce6673cde0_0, "%d", v0x7fce6673d040_0 {0 0 0};
    %store/vec4 v0x7fce6673c9e0_0, 0, 32;
    %load/vec4 v0x7fce6673cf30_0;
    %pad/u 32;
    %load/vec4 v0x7fce6673d040_0;
    %cmp/e;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fce6673d240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673d240_0, 0, 32;
    %vpi_call 2 96 "$display", "Pattern%0d: Expect= %1d Get= %d, PASS\012", v0x7fce6673d2f0_0, v0x7fce6673d040_0, v0x7fce6673cf30_0 {0 0 0};
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fce6673cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673cc60_0, 0, 32;
    %vpi_call 2 100 "$display", "Pattern%0d: Expect= %1d Get= %d, FAIL\012", v0x7fce6673d2f0_0, v0x7fce6673d040_0, v0x7fce6673cf30_0 {0 0 0};
T_9.9 ;
    %load/vec4 v0x7fce6673d2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673d2f0_0, 0, 32;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fce66710580;
T_10 ;
    %wait E_0x7fce66726190;
    %load/vec4 v0x7fce6673d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673d0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce6673ce90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fce6673d2f0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz  T_10.2, 5;
    %load/vec4 v0x7fce6673d670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7fce6673ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce6673ce90_0, 0, 1;
    %vpi_func 2 118 "$fscanf" 32, v0x7fce6673cd30_0, "%d", v0x7fce6673d190_0 {0 0 0};
    %store/vec4 v0x7fce6673c9e0_0, 0, 32;
    %load/vec4 v0x7fce6673d190_0;
    %store/vec4 v0x7fce6673cbb0_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_func 2 122 "$fscanf" 32, v0x7fce6673cd30_0, "%d", v0x7fce6673cbb0_0 {0 0 0};
    %store/vec4 v0x7fce6673c9e0_0, 0, 32;
    %load/vec4 v0x7fce6673d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce6673d0e0_0, 0, 32;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fce6673cbb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce6673ce90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce6673d0e0_0, 0, 32;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 133 "$fclose", v0x7fce6673cd30_0 {0 0 0};
    %vpi_call 2 134 "$display", "-----------------------------------------------------------" {0 0 0};
    %load/vec4 v0x7fce6673cc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 2 136 "$display", "----    Simulation finish,  ALL PASS,  Score = %2d     ----", v0x7fce6673d240_0 {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call 2 138 "$display", "-- Simulation finish,  Pass = %2d , Fail = %2d, Score = %2d --", v0x7fce6673d240_0, v0x7fce6673cc60_0, v0x7fce6673d240_0 {0 0 0};
T_10.9 ;
    %vpi_call 2 139 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./rails.v";
