-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/ddcduc/DDC_src_pack_IQ.vhd
-- Created: 2023-01-04 14:03:18
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DDC_src_pack_IQ
-- Source Path: ddcduc/DDC/pack_IQ
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DDC_src_pack_IQ IS
  PORT( complex_dataIn_re                 :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        complex_dataIn_im                 :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        dataOut                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END DDC_src_pack_IQ;


ARCHITECTURE rtl OF DDC_src_pack_IQ IS

  -- Signals
  SIGNAL complex_dataIn_re_signed         : signed(17 DOWNTO 0);  -- sfix18_En16
  SIGNAL complex_dataIn_im_signed         : signed(17 DOWNTO 0);  -- sfix18_En16
  SIGNAL Data_Type_Conversion_out1_re     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Data_Type_Conversion_out1_im     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Bit_Concat_out1                  : unsigned(31 DOWNTO 0);  -- uint32

BEGIN
  complex_dataIn_re_signed <= signed(complex_dataIn_re);

  complex_dataIn_im_signed <= signed(complex_dataIn_im);

  Data_Type_Conversion_out1_re <= complex_dataIn_re_signed(16 DOWNTO 1);
  Data_Type_Conversion_out1_im <= complex_dataIn_im_signed(16 DOWNTO 1);

  Bit_Concat_out1 <= unsigned(Data_Type_Conversion_out1_im) & unsigned(Data_Type_Conversion_out1_re);

  dataOut <= std_logic_vector(Bit_Concat_out1);

END rtl;

