<h1 id="NoC101ShortCourse-Purpose"><span class="confluence-embedded-file-wrapper image-right-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-right" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156580/graduate.png?api=v2"></span><br/>Purpose</h1><p>This self-study short course is meant for all Arteris IP employees. The purpose is to provide a common context for what we do. More specifically, we need to ensure we all have a common understanding of NoC interconnects, a shared terminology for typical technical terms, and an individual-specific concept of how the work you do interrelates to the other internal work done here at Arteris IP as well as the actions our users perform to create their specific interconnect IP implementations.</p><h1 id="NoC101ShortCourse-LearningOutcomes">Learning Outcomes</h1><p>Desired learning outcomes at the end of this course vary by job type:</p><p><span class="legacy-color-text-orange2"><strong style="font-size: 16.0px;">R&amp;D Engineers</strong></span></p><p>Although all R&amp;D engineers (SW, HW, DV, etc.) are expected to read all the materials in this course, each person should allocate a portion of &quot;deep dive&quot; time for learning the context of her/his particular work items and adjacent work items in both the internal engineering development flow and the external customer product use case flow. Specifically:</p><ul><li>Each engineer should understand<strong> how<strong> the items she/he works on</strong> relate to what is learned in this course</strong>. This includes understanding the metrics for those items: What makes them &quot;good&quot; or &quot;bad&quot;?</li><li>Each engineer should understand the <strong>care-abouts of her/his internal customers and suppliers</strong> in our internal development process. How do the work items fit into the overall product architecture and design flow? How can what you do ease overall product integration, or make it harder?</li><li>Each engineer should understand <strong>how her/his work items contribute to the functionality of the external customer-facing product</strong>, and the <strong>flow of actions that our customers use to configure their own NoC.</strong></li></ul><p><span class="legacy-color-text-orange2"><strong>AE/CAE</strong></span> - AEs need to <strong>know everything</strong> in this course, cold!</p><p><span class="legacy-color-text-orange2"><strong>Sales and Executive Management</strong></span> - Understand the terminology and concepts, and the relationships and connections between them. In other words, you should be able to play a great game of <strong>Buzzword Bingo</strong> after this course!</p><h2 id="NoC101ShortCourse-ReadingMaterials">Reading Materials</h2><p><span>A </span><a class="external-link" href="https://arteris.sharepoint.com/:u:/g/marketing/ETXXEELeMSxPgBw2xdmNVNUBGhffdnJ6uFPfqzDbiQSk-Q?e=5BBNHL" rel="nofollow" style="text-decoration: underline;">.zip file</a><span> contenting all the materials listed below is </span><a class="external-link" href="https://arteris.sharepoint.com/:u:/g/marketing/ETXXEELeMSxPgBw2xdmNVNUBGhffdnJ6uFPfqzDbiQSk-Q?e=5BBNHL" rel="nofollow" style="text-decoration: underline;">here</a><span> for your convenience.</span></p><h1 id="NoC101ShortCourse-Syllabus">Syllabus</h1><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Assignment</th><th colspan="1" class="confluenceTh">Time</th><th class="confluenceTh">Action and Goals (with SHAREPOINT links)</th><th class="confluenceTh">Readings (with Confluence links)</th></tr><tr><td colspan="1" class="confluenceTd">Assignment #1: <strong>NoC history</strong></td><td colspan="1" class="confluenceTd">30 minutes</td><td colspan="1" class="confluenceTd"><p>Read these two IEEE Computer magazine articles:</p><ol><li><strong><a class="external-link" href="https://arteris.sharepoint.com/marketing/NoC%20101%20Course%20Materials/Forms/AllItems.aspx?id=%2Fmarketing%2FNoC%20101%20Course%20Materials%2FNoC%20%2D%20New%20SoC%20Paradigm%20%2D%202002%20%2D%20Benini%20%2D%20DeMicheli%20%2D%20IEEE%2Epdf&amp;parent=%2Fmarketing%2FNoC%20101%20Course%20Materials&amp;p=true&amp;cid=268b09c8-13e3-4b33-9a73-1a8af4d1e831" rel="nofollow">Networks on Chips: A New SoC Paradigm</a></strong> - The seminal paper that popularized NoCs.</li><li><strong><a class="external-link" href="https://arteris.sharepoint.com/marketing/NoC%20101%20Course%20Materials/Forms/AllItems.aspx?id=%2Fmarketing%2FNoC%20101%20Course%20Materials%2FNoC%20%2D%2015%20Years%20Later%2D%202017%20%2D%20Benini%20%2D%20DeMicheli%20%2D%20IEEE%2Epdf&amp;parent=%2Fmarketing%2FNoC%20101%20Course%20Materials&amp;p=true&amp;cid=69d702b7-b8f2-46b2-b247-2f0bc5b0133c" rel="nofollow">Networks on Chips: 15 Years Later</a></strong> - A progress report with some nice mentions of Arteris IP!</li></ol><p>After reading these articles you will understand why NoC interconnects are so important to SoCs. You will also gain an appreciation of how important your company has been to the development of large scale SoCs.</p></td><td colspan="1" class="confluenceTd"><ol><li>Benini, L., and G. De Micheli. “<strong><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=5570928&amp;preview=/5570928/12353630/NoC%20-%20New%20SoC%20Paradigm%20-%202002%20-%20Benini%20-%20DeMicheli%20-%20IEEE.pdf" rel="nofollow">Networks on Chips: A New SoC Paradigm</a></strong>.” <em>Computer</em>, vol. 35, no. 1, 2002, pp. 70–78., doi:10.1109/2.976921.</li><li><p>Micheli, Giovanni De, and Luca Benini. “<a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=5570928&amp;preview=/5570928/12353631/NoC%20-%2015%20Years%20Later-%202017%20-%20Benini%20-%20DeMicheli%20-%20IEEE.pdf" rel="nofollow"><strong>Networks on Chips: 15 Years Later</strong></a>.” Computer (IEEE), vol. 50, no. 5, 2017, pp. 10–11., doi:10.1109/mc.2017.140.</p></li></ol></td></tr><tr><td class="confluenceTd"><p>Assignment #2: <strong>View from the user perspective</strong></p><p><strong><br/></strong></p><p> </p></td><td colspan="1" class="confluenceTd">40 minutes</td><td class="confluenceTd"><p><span>Read the 26-page <strong><a href="https://arterisip.atlassian.net/wiki/download/attachments/16026652/Springer-AppDrivenNoCArchitecture8.5x11.pdf?version=3&amp;modificationDate=1563458704923&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16024525" data-linked-resource-version="3" data-linked-resource-type="attachment" data-linked-resource-default-alias="Springer-AppDrivenNoCArchitecture8.5x11.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16026652" data-linked-resource-container-version="2">&ldquo;Application Driven Network-on-Chip Architecture Exploration &amp; Refinement for a Complex SoC&rdquo;</a> </strong>paper to learn how a user of configurable interconnect IP</span> designs the interconnect using the tooling / configuration &quot;cockpit&quot; that comes with commercial NoC IP. The product described is an Arteris IP product, FlexNoC, but the design flow described is applicable to any highly configurable IP or network-on-chip (NoC).</p><p>After reading this paper you will have an understanding of the tradeoffs that SoC architects and interconnect implementation engineers, who are our customers and users, make when configuring an on-chip interconnect IP. You will understand the types of information and outputs that the NoC IP tooling must provide for users to make configuration decisions and for the implementation team to take the IP though the RTL synthesis, timing closure and layout processes.</p></td><td class="confluenceTd"><p><span class="legacy-color-text-default">Lecler, Jean-Jacques, and Gilles Baillieu. <strong><a href="https://arterisip.atlassian.net/wiki/download/attachments/16026652/Springer-AppDrivenNoCArchitecture8.5x11.pdf?version=3&amp;modificationDate=1563458704923&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16024525" data-linked-resource-version="3" data-linked-resource-type="attachment" data-linked-resource-default-alias="Springer-AppDrivenNoCArchitecture8.5x11.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16026652" data-linked-resource-container-version="2">&ldquo;Application Driven Network-on-Chip Architecture Exploration &amp; Refinement for a Complex SoC&rdquo;</a>, </strong></span><em style="text-align: center;">Design Automation for Embedded Systems</em><span class="legacy-color-text-default">, vol. 15, no. 2, July 2011, pp. 133–158., doi:10.1007/s10617-011-9075-5.</span></p></td></tr><tr><td class="confluenceTd">Assignment #3: <strong>NoC Fundamentals</strong></td><td colspan="1" class="confluenceTd">3 hours</td><td class="confluenceTd"><p>Read the 113-slide presentation, &quot;<strong><a class="external-link" href="https://arteris.sharepoint.com/:p:/g/marketing/EY6gWGu-ZU1CjQKsa-1K7VABWyli_xFMmJ-FJPlLuSzneA?rtime=myJDAZQT10g" rel="nofollow">NoC Fundamentals: A quick introduction to Network-on-Chip</a></strong>&quot;.</p><p>This presentation provides a overview of the on-chip hardware functions that make up a NoC interconnect. You can use this as a <span>contextual &quot;roadmap&quot; to remind you where the subsequent assignments below fit into the overall product or use case flow. </span></p></td><td class="confluenceTd"><p>De Lescure, Benoit. <span><strong><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=5570928&amp;preview=/5570928/12354022/NoC%20Fundamentals.pptx" rel="nofollow">NoC Fundamentals: A quick introduction to Network-on-Chip</a></strong>. </span>Arteris IP, 2019.</p></td></tr><tr><td class="confluenceTd">Assignment #4: <strong>On-Chip Networks</strong></td><td colspan="1" class="confluenceTd">4 hours</td><td class="confluenceTd"><p>Read the book, &quot;<strong><a class="external-link" href="https://arteris.sharepoint.com/marketing/NoC%20101%20Course%20Materials/Forms/AllItems.aspx?id=%2Fmarketing%2FNoC%20101%20Course%20Materials%2FOn%2DChip%5FNetworks%5F2nd%5Fedition%2Epdf&amp;parent=%2Fmarketing%2FNoC%20101%20Course%20Materials&amp;p=true&amp;cid=74940649-f9da-466b-9d77-05a02ba7dbd1" rel="nofollow">On-Chip Networks, Second Edition</a></strong>&quot;.</p><p>This book(let) is the best modern (published 2017) overview of the current state-of-the-art in interconnect technology. It covers all the topics in the NoC Fundamentals presentation you read in Assignment #4 in more detail. Importantly, it has a chapter on Modeling and Evaluation (Chapter 7) that describes the importance of performance modeling to NoC technology. After all, how can our customers configure a NoC if they don't know how the power, performance, and area (PPA) will change based on their configuration changes? The first 10 employees that can tell Kurt on what page Arteris is mentioned will get a (small) gift!</p></td><td class="confluenceTd"><p>Pe, Natalie Enright Jerger;Tushar Krishna;Li-Shiuan. S.L., <strong><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=5570928&amp;preview=/4853651/4853650/On-Chip_Networks_2nd_edition.pdf" rel="nofollow">On-Chip Networks, Second Edition</a></strong><span>. </span>Morgan &amp; Claypool Publish, 2017.</p></td></tr></tbody></table></div><p> </p><p> </p>