{
  "constraints": {
    "clocks__count": 1,
    "clocks__details": [
      "core_clock: 7.7042"
    ]
  },
  "cts": {
    "clock__skew__hold": 0.00718167,
    "clock__skew__setup": 0.00718167,
    "cpu__total": 2.06,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7756.19,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7756.19,
    "design__instance__count": 1265,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1265,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.453342,
    "design__instance__utilization__stdcell": 0.453342,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 138772.0,
    "power__internal__total": 0.000791231,
    "power__leakage__total": 3.4666e-09,
    "power__switching__total": 0.000336294,
    "power__total": 0.00112753,
    "route__wirelength__estimated": 17201.6,
    "runtime__total": "0:02.39",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.741276,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.539563,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 243337000.0,
    "timing__fmax__clock:core_clock": 243337000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.429054,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.59467
  },
  "design": {
    "io__hpwl": 439818,
    "violations": 0
  },
  "detailedplace": {
    "cpu__total": 1.61,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7460.91,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7460.91,
    "design__instance__count": 1249,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1249,
    "design__instance__displacement__max": 5.175,
    "design__instance__displacement__mean": 1.279,
    "design__instance__displacement__total": 1597.85,
    "design__instance__utilization": 0.436083,
    "design__instance__utilization__stdcell": 0.436083,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 115144.0,
    "power__internal__total": 0.000573549,
    "power__leakage__total": 3.3244e-09,
    "power__switching__total": 0.000112171,
    "power__total": 0.000685723,
    "route__wirelength__estimated": 17360.1,
    "runtime__total": "0:02.32",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.741276,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.543823,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 222752000.0,
    "timing__fmax__clock:core_clock": 222752000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.419586,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.21489
  },
  "detailedroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.00323225,
    "clock__skew__setup": 0.00323225,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7756.19,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7756.19,
    "design__instance__count": 1265,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1265,
    "design__instance__utilization": 0.453342,
    "design__instance__utilization__stdcell": 0.453342,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "power__internal__total": 0.000788022,
    "power__leakage__total": 3.4666e-09,
    "power__switching__total": 0.000214906,
    "power__total": 0.00100293,
    "route__drc_errors": 0,
    "route__drc_errors__iter:0": 599,
    "route__drc_errors__iter:1": 419,
    "route__drc_errors__iter:2": 277,
    "route__drc_errors__iter:3": 59,
    "route__drc_errors__iter:4": 10,
    "route__drc_errors__iter:5": 0,
    "route__net": 1103,
    "route__net__special": 2,
    "route__vias": 6515,
    "route__vias__multicut": 0,
    "route__vias__singlecut": 6515,
    "route__wirelength": 20606,
    "route__wirelength__iter:0": 20897,
    "route__wirelength__iter:1": 20680,
    "route__wirelength__iter:2": 20642,
    "route__wirelength__iter:3": 20599,
    "route__wirelength__iter:4": 20615,
    "route__wirelength__iter:5": 20606,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.919542,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.74466,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 301173000.0,
    "timing__fmax__clock:core_clock": 301173000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.406655,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.38385
  },
  "finish": {
    "clock__skew__hold": 0.00893705,
    "clock__skew__setup": 0.00893705,
    "cpu__total": 3.4,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7756.19,
    "design__instance__area__class:clock_buffer": 225.216,
    "design__instance__area__class:clock_inverter": 70.0672,
    "design__instance__area__class:fill_cell": 9352.72,
    "design__instance__area__class:inverter": 412.896,
    "design__instance__area__class:multi_input_combinational_cell": 4266.59,
    "design__instance__area__class:sequential_cell": 2422.32,
    "design__instance__area__class:tap_cell": 281.52,
    "design__instance__area__class:timing_repair_buffer": 77.5744,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7756.19,
    "design__instance__count": 1265,
    "design__instance__count__class:clock_buffer": 9,
    "design__instance__count__class:clock_inverter": 7,
    "design__instance__count__class:fill_cell": 1745,
    "design__instance__count__class:inverter": 110,
    "design__instance__count__class:multi_input_combinational_cell": 815,
    "design__instance__count__class:sequential_cell": 89,
    "design__instance__count__class:tap_cell": 225,
    "design__instance__count__class:timing_repair_buffer": 10,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1265,
    "design__instance__utilization": 0.453342,
    "design__instance__utilization__stdcell": 0.453342,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
    "design_powergrid__drop__average__net:VSS__corner:default": 1.36257e-05,
    "design_powergrid__drop__worst__net:VDD__corner:default": 8.73093e-05,
    "design_powergrid__drop__worst__net:VSS__corner:default": 8.81292e-05,
    "design_powergrid__voltage__worst__net:VDD__corner:default": 1.79991,
    "design_powergrid__voltage__worst__net:VSS__corner:default": 8.81292e-05,
    "flow__errors__count": 0,
    "flow__warnings__count": 1,
    "flow__warnings__count:GUI-0076": 1,
    "flow__warnings__type_count": 1,
    "mem__peak": 186492.0,
    "power__internal__total": 0.000791203,
    "power__leakage__total": 3.4666e-09,
    "power__switching__total": 0.000326258,
    "power__total": 0.00111746,
    "runtime__total": "0:03.52",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.738753,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.508433,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 239181000.0,
    "timing__fmax__clock:core_clock": 239181000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.419564,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.52326,
    "timing__wns_percent_delay": 83.36212
  },
  "finish_merge": {
    "cpu__total": 1.55,
    "mem__peak": 439008.0,
    "runtime__total": "0:01.74"
  },
  "floorplan": {
    "cpu__total": 1.34,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7467.16,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7467.16,
    "design__instance__count": 1066,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1066,
    "design__instance__utilization": 0.436449,
    "design__instance__utilization__stdcell": 0.436449,
    "design__io": 34,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "flow__errors__count": 0,
    "flow__warnings__count": 3,
    "flow__warnings__count:EST-0027": 1,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__count:STA-0347": 1,
    "flow__warnings__type_count": 3,
    "mem__peak": 133412.0,
    "power__internal__total": 0.000571396,
    "power__leakage__total": 3.53008e-09,
    "power__switching__total": 7.74328e-05,
    "power__total": 0.000648833,
    "runtime__total": "0:02.66",
    "timing__fmax": 291180000.0,
    "timing__fmax__clock:core_clock": 291180000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.399219,
    "timing__setup__tns": 0,
    "timing__setup__ws": 4.26985
  },
  "flow": {
    "errors__count": 0,
    "warnings__count": 0,
    "warnings__type_count": 0
  },
  "globalplace": {
    "cpu__total": 1344.4,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7460.91,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7460.91,
    "design__instance__count": 1249,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1249,
    "design__instance__utilization": 0.436083,
    "design__instance__utilization__stdcell": 0.436083,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 196356.0,
    "power__internal__total": 0.000573601,
    "power__leakage__total": 3.3244e-09,
    "power__switching__total": 0.000112762,
    "power__total": 0.000686367,
    "runtime__total": "6:01.37",
    "timing__fmax": 222242000.0,
    "timing__fmax__clock:core_clock": 222242000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.412477,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.2046
  },
  "globalplace_io": {
    "cpu__total": 0.6,
    "mem__peak": 107536.0,
    "runtime__total": "0:00.87"
  },
  "globalplace_skip_io": {
    "cpu__total": 567.33,
    "mem__peak": 109788.0,
    "runtime__total": "4:20.79"
  },
  "globalroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.013918,
    "clock__skew__setup": 0.013918,
    "cpu__total": 66.62,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7756.19,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7756.19,
    "design__instance__count": 1265,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1265,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.453342,
    "design__instance__utilization__stdcell": 0.453342,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "global_route__vias": 6012,
    "global_route__wirelength": 32988,
    "mem__peak": 211948.0,
    "power__internal__total": 0.000792837,
    "power__leakage__total": 3.4666e-09,
    "power__switching__total": 0.000375067,
    "power__total": 0.00116791,
    "route__net": 1103,
    "route__net__special": 2,
    "route__wirelength__estimated": 17201.6,
    "runtime__total": "0:18.90",
    "timing__clock__slack": 3.201,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.731474,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.51088,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 222059000.0,
    "timing__fmax__clock:core_clock": 222059000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.452957,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.20089
  },
  "placeopt": {
    "cpu__total": 1.46,
    "design__core__area": 17108.9,
    "design__die__area": 18553.9,
    "design__instance__area": 7460.91,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7460.91,
    "design__instance__count": 1249,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1249,
    "design__instance__utilization": 0.436083,
    "design__instance__utilization__stdcell": 0.436083,
    "design__io": 36,
    "design__rows": 43,
    "design__rows:unithd": 43,
    "design__sites": 13674,
    "design__sites:unithd": 13674,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 129588.0,
    "power__internal__total": 0.000573601,
    "power__leakage__total": 3.3244e-09,
    "power__switching__total": 0.000112762,
    "power__total": 0.000686367,
    "runtime__total": "0:02.06",
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.723987,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.532669,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 222242000.0,
    "timing__fmax__clock:core_clock": 222242000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.412477,
    "timing__setup__tns": 0,
    "timing__setup__ws": 3.2046
  },
  "run": {
    "flow__design": "miniRISC",
    "flow__generate_date": "2025-12-26 12:37",
    "flow__metrics_version": "Metrics_2.1.2",
    "flow__openroad_commit": "N/A",
    "flow__openroad_version": "24Q3-10178-g83ff256997",
    "flow__platform": "sky130hd",
    "flow__platform__capacitance_units": "1pF",
    "flow__platform__current_units": "1mA",
    "flow__platform__distance_units": "1um",
    "flow__platform__power_units": "1nW",
    "flow__platform__resistance_units": "1kohm",
    "flow__platform__time_units": "1ns",
    "flow__platform__voltage_units": "1v",
    "flow__platform_commit": "N/A",
    "flow__scripts_commit": "not a git repo",
    "flow__uuid": "b7520dfc-80cb-4c5f-9eb6-cbd851ef7d19",
    "flow__variant": "miniRISC_tune-tune/variant-AutoTunerBase-8edba3d0-or-0"
  },
  "synth": {
    "cpu__total": 3.33,
    "design__instance__area__stdcell": 7339.5392,
    "design__instance__count__stdcell": "N/A",
    "mem__peak": 60760.0,
    "runtime__total": "0:04.49"
  }
}