ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/adc.c"
  20              		.section	.text.MX_ADC1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_ADC1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_ADC1_Init:
  28              	.LFB239:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
  29:Core/Src/adc.c **** 
  30:Core/Src/adc.c **** /* ADC1 init function */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 2


  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  45:Core/Src/adc.c ****   */
  46:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 46 3 is_stmt 1 view .LVU3
  48              		.loc 1 46 18 is_stmt 0 view .LVU4
  49 000e 6A48     		ldr	r0, .L33
  50 0010 6A4A     		ldr	r2, .L33+4
  51 0012 0260     		str	r2, [r0]
  47:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  52              		.loc 1 47 3 is_stmt 1 view .LVU5
  53              		.loc 1 47 29 is_stmt 0 view .LVU6
  54 0014 4360     		str	r3, [r0, #4]
  48:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  55              		.loc 1 48 3 is_stmt 1 view .LVU7
  56              		.loc 1 48 25 is_stmt 0 view .LVU8
  57 0016 8360     		str	r3, [r0, #8]
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ENABLE;
  58              		.loc 1 49 3 is_stmt 1 view .LVU9
  59              		.loc 1 49 27 is_stmt 0 view .LVU10
  60 0018 0122     		movs	r2, #1
  61 001a 0261     		str	r2, [r0, #16]
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  62              		.loc 1 50 3 is_stmt 1 view .LVU11
  63              		.loc 1 50 33 is_stmt 0 view .LVU12
  64 001c 0276     		strb	r2, [r0, #24]
  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 3


  65              		.loc 1 51 3 is_stmt 1 view .LVU13
  66              		.loc 1 51 36 is_stmt 0 view .LVU14
  67 001e 80F82030 		strb	r3, [r0, #32]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  68              		.loc 1 52 3 is_stmt 1 view .LVU15
  69              		.loc 1 52 35 is_stmt 0 view .LVU16
  70 0022 C362     		str	r3, [r0, #44]
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  71              		.loc 1 53 3 is_stmt 1 view .LVU17
  72              		.loc 1 53 31 is_stmt 0 view .LVU18
  73 0024 6649     		ldr	r1, .L33+8
  74 0026 8162     		str	r1, [r0, #40]
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  75              		.loc 1 54 3 is_stmt 1 view .LVU19
  76              		.loc 1 54 24 is_stmt 0 view .LVU20
  77 0028 C360     		str	r3, [r0, #12]
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 14;
  78              		.loc 1 55 3 is_stmt 1 view .LVU21
  79              		.loc 1 55 30 is_stmt 0 view .LVU22
  80 002a 0E23     		movs	r3, #14
  81 002c C361     		str	r3, [r0, #28]
  56:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  82              		.loc 1 56 3 is_stmt 1 view .LVU23
  83              		.loc 1 56 36 is_stmt 0 view .LVU24
  84 002e 80F83020 		strb	r2, [r0, #48]
  57:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  85              		.loc 1 57 3 is_stmt 1 view .LVU25
  86              		.loc 1 57 27 is_stmt 0 view .LVU26
  87 0032 4261     		str	r2, [r0, #20]
  58:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  88              		.loc 1 58 3 is_stmt 1 view .LVU27
  89              		.loc 1 58 7 is_stmt 0 view .LVU28
  90 0034 FFF7FEFF 		bl	HAL_ADC_Init
  91              	.LVL0:
  92              		.loc 1 58 6 view .LVU29
  93 0038 0028     		cmp	r0, #0
  94 003a 40F08F80 		bne	.L18
  95              	.L2:
  59:Core/Src/adc.c ****   {
  60:Core/Src/adc.c ****     Error_Handler();
  61:Core/Src/adc.c ****   }
  62:Core/Src/adc.c **** 
  63:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  64:Core/Src/adc.c ****   */
  65:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_0;
  96              		.loc 1 65 3 is_stmt 1 view .LVU30
  97              		.loc 1 65 19 is_stmt 0 view .LVU31
  98 003e 0023     		movs	r3, #0
  99 0040 0093     		str	r3, [sp]
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
 100              		.loc 1 66 3 is_stmt 1 view .LVU32
 101              		.loc 1 66 16 is_stmt 0 view .LVU33
 102 0042 0123     		movs	r3, #1
 103 0044 0193     		str	r3, [sp, #4]
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 104              		.loc 1 67 3 is_stmt 1 view .LVU34
 105              		.loc 1 67 24 is_stmt 0 view .LVU35
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 4


 106 0046 0423     		movs	r3, #4
 107 0048 0293     		str	r3, [sp, #8]
  68:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 108              		.loc 1 68 3 is_stmt 1 view .LVU36
 109              		.loc 1 68 7 is_stmt 0 view .LVU37
 110 004a 6946     		mov	r1, sp
 111 004c 5A48     		ldr	r0, .L33
 112 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 113              	.LVL1:
 114              		.loc 1 68 6 view .LVU38
 115 0052 0028     		cmp	r0, #0
 116 0054 40F08580 		bne	.L19
 117              	.L3:
  69:Core/Src/adc.c ****   {
  70:Core/Src/adc.c ****     Error_Handler();
  71:Core/Src/adc.c ****   }
  72:Core/Src/adc.c **** 
  73:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  74:Core/Src/adc.c ****   */
  75:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
 118              		.loc 1 75 3 is_stmt 1 view .LVU39
 119              		.loc 1 75 19 is_stmt 0 view .LVU40
 120 0058 0123     		movs	r3, #1
 121 005a 0093     		str	r3, [sp]
  76:Core/Src/adc.c ****   sConfig.Rank = 2;
 122              		.loc 1 76 3 is_stmt 1 view .LVU41
 123              		.loc 1 76 16 is_stmt 0 view .LVU42
 124 005c 0223     		movs	r3, #2
 125 005e 0193     		str	r3, [sp, #4]
  77:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 126              		.loc 1 77 3 is_stmt 1 view .LVU43
 127              		.loc 1 77 7 is_stmt 0 view .LVU44
 128 0060 6946     		mov	r1, sp
 129 0062 5548     		ldr	r0, .L33
 130 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 131              	.LVL2:
 132              		.loc 1 77 6 view .LVU45
 133 0068 0028     		cmp	r0, #0
 134 006a 7DD1     		bne	.L20
 135              	.L4:
  78:Core/Src/adc.c ****   {
  79:Core/Src/adc.c ****     Error_Handler();
  80:Core/Src/adc.c ****   }
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  83:Core/Src/adc.c ****   */
  84:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_2;
 136              		.loc 1 84 3 is_stmt 1 view .LVU46
 137              		.loc 1 84 19 is_stmt 0 view .LVU47
 138 006c 0223     		movs	r3, #2
 139 006e 0093     		str	r3, [sp]
  85:Core/Src/adc.c ****   sConfig.Rank = 3;
 140              		.loc 1 85 3 is_stmt 1 view .LVU48
 141              		.loc 1 85 16 is_stmt 0 view .LVU49
 142 0070 0323     		movs	r3, #3
 143 0072 0193     		str	r3, [sp, #4]
  86:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 5


 144              		.loc 1 86 3 is_stmt 1 view .LVU50
 145              		.loc 1 86 7 is_stmt 0 view .LVU51
 146 0074 6946     		mov	r1, sp
 147 0076 5048     		ldr	r0, .L33
 148 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 149              	.LVL3:
 150              		.loc 1 86 6 view .LVU52
 151 007c 0028     		cmp	r0, #0
 152 007e 76D1     		bne	.L21
 153              	.L5:
  87:Core/Src/adc.c ****   {
  88:Core/Src/adc.c ****     Error_Handler();
  89:Core/Src/adc.c ****   }
  90:Core/Src/adc.c **** 
  91:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  92:Core/Src/adc.c ****   */
  93:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_3;
 154              		.loc 1 93 3 is_stmt 1 view .LVU53
 155              		.loc 1 93 19 is_stmt 0 view .LVU54
 156 0080 0323     		movs	r3, #3
 157 0082 0093     		str	r3, [sp]
  94:Core/Src/adc.c ****   sConfig.Rank = 4;
 158              		.loc 1 94 3 is_stmt 1 view .LVU55
 159              		.loc 1 94 16 is_stmt 0 view .LVU56
 160 0084 0423     		movs	r3, #4
 161 0086 0193     		str	r3, [sp, #4]
  95:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 162              		.loc 1 95 3 is_stmt 1 view .LVU57
 163              		.loc 1 95 7 is_stmt 0 view .LVU58
 164 0088 6946     		mov	r1, sp
 165 008a 4B48     		ldr	r0, .L33
 166 008c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 167              	.LVL4:
 168              		.loc 1 95 6 view .LVU59
 169 0090 0028     		cmp	r0, #0
 170 0092 6FD1     		bne	.L22
 171              	.L6:
  96:Core/Src/adc.c ****   {
  97:Core/Src/adc.c ****     Error_Handler();
  98:Core/Src/adc.c ****   }
  99:Core/Src/adc.c **** 
 100:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 101:Core/Src/adc.c ****   */
 102:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_4;
 172              		.loc 1 102 3 is_stmt 1 view .LVU60
 173              		.loc 1 102 19 is_stmt 0 view .LVU61
 174 0094 0423     		movs	r3, #4
 175 0096 0093     		str	r3, [sp]
 103:Core/Src/adc.c ****   sConfig.Rank = 5;
 176              		.loc 1 103 3 is_stmt 1 view .LVU62
 177              		.loc 1 103 16 is_stmt 0 view .LVU63
 178 0098 0523     		movs	r3, #5
 179 009a 0193     		str	r3, [sp, #4]
 104:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 180              		.loc 1 104 3 is_stmt 1 view .LVU64
 181              		.loc 1 104 7 is_stmt 0 view .LVU65
 182 009c 6946     		mov	r1, sp
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 6


 183 009e 4648     		ldr	r0, .L33
 184 00a0 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 185              	.LVL5:
 186              		.loc 1 104 6 view .LVU66
 187 00a4 0028     		cmp	r0, #0
 188 00a6 68D1     		bne	.L23
 189              	.L7:
 105:Core/Src/adc.c ****   {
 106:Core/Src/adc.c ****     Error_Handler();
 107:Core/Src/adc.c ****   }
 108:Core/Src/adc.c **** 
 109:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 110:Core/Src/adc.c ****   */
 111:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_5;
 190              		.loc 1 111 3 is_stmt 1 view .LVU67
 191              		.loc 1 111 19 is_stmt 0 view .LVU68
 192 00a8 0523     		movs	r3, #5
 193 00aa 0093     		str	r3, [sp]
 112:Core/Src/adc.c ****   sConfig.Rank = 6;
 194              		.loc 1 112 3 is_stmt 1 view .LVU69
 195              		.loc 1 112 16 is_stmt 0 view .LVU70
 196 00ac 0623     		movs	r3, #6
 197 00ae 0193     		str	r3, [sp, #4]
 113:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 198              		.loc 1 113 3 is_stmt 1 view .LVU71
 199              		.loc 1 113 7 is_stmt 0 view .LVU72
 200 00b0 6946     		mov	r1, sp
 201 00b2 4148     		ldr	r0, .L33
 202 00b4 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 203              	.LVL6:
 204              		.loc 1 113 6 view .LVU73
 205 00b8 0028     		cmp	r0, #0
 206 00ba 61D1     		bne	.L24
 207              	.L8:
 114:Core/Src/adc.c ****   {
 115:Core/Src/adc.c ****     Error_Handler();
 116:Core/Src/adc.c ****   }
 117:Core/Src/adc.c **** 
 118:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 119:Core/Src/adc.c ****   */
 120:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_6;
 208              		.loc 1 120 3 is_stmt 1 view .LVU74
 209              		.loc 1 120 19 is_stmt 0 view .LVU75
 210 00bc 0623     		movs	r3, #6
 211 00be 0093     		str	r3, [sp]
 121:Core/Src/adc.c ****   sConfig.Rank = 7;
 212              		.loc 1 121 3 is_stmt 1 view .LVU76
 213              		.loc 1 121 16 is_stmt 0 view .LVU77
 214 00c0 0723     		movs	r3, #7
 215 00c2 0193     		str	r3, [sp, #4]
 122:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 216              		.loc 1 122 3 is_stmt 1 view .LVU78
 217              		.loc 1 122 7 is_stmt 0 view .LVU79
 218 00c4 6946     		mov	r1, sp
 219 00c6 3C48     		ldr	r0, .L33
 220 00c8 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 221              	.LVL7:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 7


 222              		.loc 1 122 6 view .LVU80
 223 00cc 0028     		cmp	r0, #0
 224 00ce 5AD1     		bne	.L25
 225              	.L9:
 123:Core/Src/adc.c ****   {
 124:Core/Src/adc.c ****     Error_Handler();
 125:Core/Src/adc.c ****   }
 126:Core/Src/adc.c **** 
 127:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 128:Core/Src/adc.c ****   */
 129:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_7;
 226              		.loc 1 129 3 is_stmt 1 view .LVU81
 227              		.loc 1 129 19 is_stmt 0 view .LVU82
 228 00d0 0723     		movs	r3, #7
 229 00d2 0093     		str	r3, [sp]
 130:Core/Src/adc.c ****   sConfig.Rank = 8;
 230              		.loc 1 130 3 is_stmt 1 view .LVU83
 231              		.loc 1 130 16 is_stmt 0 view .LVU84
 232 00d4 0823     		movs	r3, #8
 233 00d6 0193     		str	r3, [sp, #4]
 131:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 234              		.loc 1 131 3 is_stmt 1 view .LVU85
 235              		.loc 1 131 7 is_stmt 0 view .LVU86
 236 00d8 6946     		mov	r1, sp
 237 00da 3748     		ldr	r0, .L33
 238 00dc FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 239              	.LVL8:
 240              		.loc 1 131 6 view .LVU87
 241 00e0 0028     		cmp	r0, #0
 242 00e2 53D1     		bne	.L26
 243              	.L10:
 132:Core/Src/adc.c ****   {
 133:Core/Src/adc.c ****     Error_Handler();
 134:Core/Src/adc.c ****   }
 135:Core/Src/adc.c **** 
 136:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 137:Core/Src/adc.c ****   */
 138:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_8;
 244              		.loc 1 138 3 is_stmt 1 view .LVU88
 245              		.loc 1 138 19 is_stmt 0 view .LVU89
 246 00e4 0823     		movs	r3, #8
 247 00e6 0093     		str	r3, [sp]
 139:Core/Src/adc.c ****   sConfig.Rank = 9;
 248              		.loc 1 139 3 is_stmt 1 view .LVU90
 249              		.loc 1 139 16 is_stmt 0 view .LVU91
 250 00e8 0923     		movs	r3, #9
 251 00ea 0193     		str	r3, [sp, #4]
 140:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 252              		.loc 1 140 3 is_stmt 1 view .LVU92
 253              		.loc 1 140 7 is_stmt 0 view .LVU93
 254 00ec 6946     		mov	r1, sp
 255 00ee 3248     		ldr	r0, .L33
 256 00f0 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 257              	.LVL9:
 258              		.loc 1 140 6 view .LVU94
 259 00f4 0028     		cmp	r0, #0
 260 00f6 4CD1     		bne	.L27
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 8


 261              	.L11:
 141:Core/Src/adc.c ****   {
 142:Core/Src/adc.c ****     Error_Handler();
 143:Core/Src/adc.c ****   }
 144:Core/Src/adc.c **** 
 145:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 146:Core/Src/adc.c ****   */
 147:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_9;
 262              		.loc 1 147 3 is_stmt 1 view .LVU95
 263              		.loc 1 147 19 is_stmt 0 view .LVU96
 264 00f8 0923     		movs	r3, #9
 265 00fa 0093     		str	r3, [sp]
 148:Core/Src/adc.c ****   sConfig.Rank = 10;
 266              		.loc 1 148 3 is_stmt 1 view .LVU97
 267              		.loc 1 148 16 is_stmt 0 view .LVU98
 268 00fc 0A23     		movs	r3, #10
 269 00fe 0193     		str	r3, [sp, #4]
 149:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 270              		.loc 1 149 3 is_stmt 1 view .LVU99
 271              		.loc 1 149 7 is_stmt 0 view .LVU100
 272 0100 6946     		mov	r1, sp
 273 0102 2D48     		ldr	r0, .L33
 274 0104 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 275              	.LVL10:
 276              		.loc 1 149 6 view .LVU101
 277 0108 0028     		cmp	r0, #0
 278 010a 45D1     		bne	.L28
 279              	.L12:
 150:Core/Src/adc.c ****   {
 151:Core/Src/adc.c ****     Error_Handler();
 152:Core/Src/adc.c ****   }
 153:Core/Src/adc.c **** 
 154:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 155:Core/Src/adc.c ****   */
 156:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_10;
 280              		.loc 1 156 3 is_stmt 1 view .LVU102
 281              		.loc 1 156 19 is_stmt 0 view .LVU103
 282 010c 0A23     		movs	r3, #10
 283 010e 0093     		str	r3, [sp]
 157:Core/Src/adc.c ****   sConfig.Rank = 11;
 284              		.loc 1 157 3 is_stmt 1 view .LVU104
 285              		.loc 1 157 16 is_stmt 0 view .LVU105
 286 0110 0B23     		movs	r3, #11
 287 0112 0193     		str	r3, [sp, #4]
 158:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 288              		.loc 1 158 3 is_stmt 1 view .LVU106
 289              		.loc 1 158 7 is_stmt 0 view .LVU107
 290 0114 6946     		mov	r1, sp
 291 0116 2848     		ldr	r0, .L33
 292 0118 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 293              	.LVL11:
 294              		.loc 1 158 6 view .LVU108
 295 011c 0028     		cmp	r0, #0
 296 011e 3ED1     		bne	.L29
 297              	.L13:
 159:Core/Src/adc.c ****   {
 160:Core/Src/adc.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 9


 161:Core/Src/adc.c ****   }
 162:Core/Src/adc.c **** 
 163:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 164:Core/Src/adc.c ****   */
 165:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_11;
 298              		.loc 1 165 3 is_stmt 1 view .LVU109
 299              		.loc 1 165 19 is_stmt 0 view .LVU110
 300 0120 0B23     		movs	r3, #11
 301 0122 0093     		str	r3, [sp]
 166:Core/Src/adc.c ****   sConfig.Rank = 12;
 302              		.loc 1 166 3 is_stmt 1 view .LVU111
 303              		.loc 1 166 16 is_stmt 0 view .LVU112
 304 0124 0C23     		movs	r3, #12
 305 0126 0193     		str	r3, [sp, #4]
 167:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 306              		.loc 1 167 3 is_stmt 1 view .LVU113
 307              		.loc 1 167 7 is_stmt 0 view .LVU114
 308 0128 6946     		mov	r1, sp
 309 012a 2348     		ldr	r0, .L33
 310 012c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 311              	.LVL12:
 312              		.loc 1 167 6 view .LVU115
 313 0130 C0BB     		cbnz	r0, .L30
 314              	.L14:
 168:Core/Src/adc.c ****   {
 169:Core/Src/adc.c ****     Error_Handler();
 170:Core/Src/adc.c ****   }
 171:Core/Src/adc.c **** 
 172:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 173:Core/Src/adc.c ****   */
 174:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_12;
 315              		.loc 1 174 3 is_stmt 1 view .LVU116
 316              		.loc 1 174 19 is_stmt 0 view .LVU117
 317 0132 0C23     		movs	r3, #12
 318 0134 0093     		str	r3, [sp]
 175:Core/Src/adc.c ****   sConfig.Rank = 13;
 319              		.loc 1 175 3 is_stmt 1 view .LVU118
 320              		.loc 1 175 16 is_stmt 0 view .LVU119
 321 0136 0D23     		movs	r3, #13
 322 0138 0193     		str	r3, [sp, #4]
 176:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 323              		.loc 1 176 3 is_stmt 1 view .LVU120
 324              		.loc 1 176 7 is_stmt 0 view .LVU121
 325 013a 6946     		mov	r1, sp
 326 013c 1E48     		ldr	r0, .L33
 327 013e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 328              	.LVL13:
 329              		.loc 1 176 6 view .LVU122
 330 0142 90BB     		cbnz	r0, .L31
 331              	.L15:
 177:Core/Src/adc.c ****   {
 178:Core/Src/adc.c ****     Error_Handler();
 179:Core/Src/adc.c ****   }
 180:Core/Src/adc.c **** 
 181:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 182:Core/Src/adc.c ****   */
 183:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_13;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 10


 332              		.loc 1 183 3 is_stmt 1 view .LVU123
 333              		.loc 1 183 19 is_stmt 0 view .LVU124
 334 0144 0D23     		movs	r3, #13
 335 0146 0093     		str	r3, [sp]
 184:Core/Src/adc.c ****   sConfig.Rank = 14;
 336              		.loc 1 184 3 is_stmt 1 view .LVU125
 337              		.loc 1 184 16 is_stmt 0 view .LVU126
 338 0148 0E23     		movs	r3, #14
 339 014a 0193     		str	r3, [sp, #4]
 185:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 340              		.loc 1 185 3 is_stmt 1 view .LVU127
 341              		.loc 1 185 7 is_stmt 0 view .LVU128
 342 014c 6946     		mov	r1, sp
 343 014e 1A48     		ldr	r0, .L33
 344 0150 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 345              	.LVL14:
 346              		.loc 1 185 6 view .LVU129
 347 0154 60BB     		cbnz	r0, .L32
 348              	.L1:
 186:Core/Src/adc.c ****   {
 187:Core/Src/adc.c ****     Error_Handler();
 188:Core/Src/adc.c ****   }
 189:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 190:Core/Src/adc.c **** 
 191:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
 192:Core/Src/adc.c **** 
 193:Core/Src/adc.c **** }
 349              		.loc 1 193 1 view .LVU130
 350 0156 05B0     		add	sp, sp, #20
 351              	.LCFI2:
 352              		.cfi_remember_state
 353              		.cfi_def_cfa_offset 4
 354              		@ sp needed
 355 0158 5DF804FB 		ldr	pc, [sp], #4
 356              	.L18:
 357              	.LCFI3:
 358              		.cfi_restore_state
  60:Core/Src/adc.c ****   }
 359              		.loc 1 60 5 is_stmt 1 view .LVU131
 360 015c FFF7FEFF 		bl	Error_Handler
 361              	.LVL15:
 362 0160 6DE7     		b	.L2
 363              	.L19:
  70:Core/Src/adc.c ****   }
 364              		.loc 1 70 5 view .LVU132
 365 0162 FFF7FEFF 		bl	Error_Handler
 366              	.LVL16:
 367 0166 77E7     		b	.L3
 368              	.L20:
  79:Core/Src/adc.c ****   }
 369              		.loc 1 79 5 view .LVU133
 370 0168 FFF7FEFF 		bl	Error_Handler
 371              	.LVL17:
 372 016c 7EE7     		b	.L4
 373              	.L21:
  88:Core/Src/adc.c ****   }
 374              		.loc 1 88 5 view .LVU134
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 11


 375 016e FFF7FEFF 		bl	Error_Handler
 376              	.LVL18:
 377 0172 85E7     		b	.L5
 378              	.L22:
  97:Core/Src/adc.c ****   }
 379              		.loc 1 97 5 view .LVU135
 380 0174 FFF7FEFF 		bl	Error_Handler
 381              	.LVL19:
 382 0178 8CE7     		b	.L6
 383              	.L23:
 106:Core/Src/adc.c ****   }
 384              		.loc 1 106 5 view .LVU136
 385 017a FFF7FEFF 		bl	Error_Handler
 386              	.LVL20:
 387 017e 93E7     		b	.L7
 388              	.L24:
 115:Core/Src/adc.c ****   }
 389              		.loc 1 115 5 view .LVU137
 390 0180 FFF7FEFF 		bl	Error_Handler
 391              	.LVL21:
 392 0184 9AE7     		b	.L8
 393              	.L25:
 124:Core/Src/adc.c ****   }
 394              		.loc 1 124 5 view .LVU138
 395 0186 FFF7FEFF 		bl	Error_Handler
 396              	.LVL22:
 397 018a A1E7     		b	.L9
 398              	.L26:
 133:Core/Src/adc.c ****   }
 399              		.loc 1 133 5 view .LVU139
 400 018c FFF7FEFF 		bl	Error_Handler
 401              	.LVL23:
 402 0190 A8E7     		b	.L10
 403              	.L27:
 142:Core/Src/adc.c ****   }
 404              		.loc 1 142 5 view .LVU140
 405 0192 FFF7FEFF 		bl	Error_Handler
 406              	.LVL24:
 407 0196 AFE7     		b	.L11
 408              	.L28:
 151:Core/Src/adc.c ****   }
 409              		.loc 1 151 5 view .LVU141
 410 0198 FFF7FEFF 		bl	Error_Handler
 411              	.LVL25:
 412 019c B6E7     		b	.L12
 413              	.L29:
 160:Core/Src/adc.c ****   }
 414              		.loc 1 160 5 view .LVU142
 415 019e FFF7FEFF 		bl	Error_Handler
 416              	.LVL26:
 417 01a2 BDE7     		b	.L13
 418              	.L30:
 169:Core/Src/adc.c ****   }
 419              		.loc 1 169 5 view .LVU143
 420 01a4 FFF7FEFF 		bl	Error_Handler
 421              	.LVL27:
 422 01a8 C3E7     		b	.L14
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 12


 423              	.L31:
 178:Core/Src/adc.c ****   }
 424              		.loc 1 178 5 view .LVU144
 425 01aa FFF7FEFF 		bl	Error_Handler
 426              	.LVL28:
 427 01ae C9E7     		b	.L15
 428              	.L32:
 187:Core/Src/adc.c ****   }
 429              		.loc 1 187 5 view .LVU145
 430 01b0 FFF7FEFF 		bl	Error_Handler
 431              	.LVL29:
 432              		.loc 1 193 1 is_stmt 0 view .LVU146
 433 01b4 CFE7     		b	.L1
 434              	.L34:
 435 01b6 00BF     		.align	2
 436              	.L33:
 437 01b8 00000000 		.word	hadc1
 438 01bc 00200140 		.word	1073815552
 439 01c0 0100000F 		.word	251658241
 440              		.cfi_endproc
 441              	.LFE239:
 443              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_ADC_MspInit
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	HAL_ADC_MspInit:
 451              	.LVL30:
 452              	.LFB240:
 194:Core/Src/adc.c **** 
 195:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 196:Core/Src/adc.c **** {
 453              		.loc 1 196 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 40
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		.loc 1 196 1 is_stmt 0 view .LVU148
 458 0000 70B5     		push	{r4, r5, r6, lr}
 459              	.LCFI4:
 460              		.cfi_def_cfa_offset 16
 461              		.cfi_offset 4, -16
 462              		.cfi_offset 5, -12
 463              		.cfi_offset 6, -8
 464              		.cfi_offset 14, -4
 465 0002 8AB0     		sub	sp, sp, #40
 466              	.LCFI5:
 467              		.cfi_def_cfa_offset 56
 197:Core/Src/adc.c **** 
 198:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 468              		.loc 1 198 3 is_stmt 1 view .LVU149
 469              		.loc 1 198 20 is_stmt 0 view .LVU150
 470 0004 0023     		movs	r3, #0
 471 0006 0593     		str	r3, [sp, #20]
 472 0008 0693     		str	r3, [sp, #24]
 473 000a 0793     		str	r3, [sp, #28]
 474 000c 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 13


 475 000e 0993     		str	r3, [sp, #36]
 199:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 476              		.loc 1 199 3 is_stmt 1 view .LVU151
 477              		.loc 1 199 15 is_stmt 0 view .LVU152
 478 0010 0268     		ldr	r2, [r0]
 479              		.loc 1 199 5 view .LVU153
 480 0012 03F18043 		add	r3, r3, #1073741824
 481 0016 03F59033 		add	r3, r3, #73728
 482 001a 9A42     		cmp	r2, r3
 483 001c 01D0     		beq	.L39
 484              	.LVL31:
 485              	.L35:
 200:Core/Src/adc.c ****   {
 201:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 202:Core/Src/adc.c **** 
 203:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 204:Core/Src/adc.c ****     /* ADC1 clock enable */
 205:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 206:Core/Src/adc.c **** 
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 209:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 210:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 211:Core/Src/adc.c ****     PC0     ------> ADC1_IN10
 212:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 213:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 214:Core/Src/adc.c ****     PC3     ------> ADC1_IN13
 215:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 216:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 217:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
 218:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 219:Core/Src/adc.c ****     PA4     ------> ADC1_IN4
 220:Core/Src/adc.c ****     PA5     ------> ADC1_IN5
 221:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
 222:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 223:Core/Src/adc.c ****     PB0     ------> ADC1_IN8
 224:Core/Src/adc.c ****     PB1     ------> ADC1_IN9
 225:Core/Src/adc.c ****     */
 226:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 227:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 228:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 230:Core/Src/adc.c **** 
 231:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 232:Core/Src/adc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 233:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 234:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236:Core/Src/adc.c **** 
 237:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 238:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 239:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 240:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 241:Core/Src/adc.c **** 
 242:Core/Src/adc.c ****     /* ADC1 DMA Init */
 243:Core/Src/adc.c ****     /* ADC1 Init */
 244:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 14


 245:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 246:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 247:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 248:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 249:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 250:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 251:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 252:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 253:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 254:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 255:Core/Src/adc.c ****     {
 256:Core/Src/adc.c ****       Error_Handler();
 257:Core/Src/adc.c ****     }
 258:Core/Src/adc.c **** 
 259:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 260:Core/Src/adc.c **** 
 261:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 262:Core/Src/adc.c **** 
 263:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 264:Core/Src/adc.c ****   }
 265:Core/Src/adc.c **** }
 486              		.loc 1 265 1 view .LVU154
 487 001e 0AB0     		add	sp, sp, #40
 488              	.LCFI6:
 489              		.cfi_remember_state
 490              		.cfi_def_cfa_offset 16
 491              		@ sp needed
 492 0020 70BD     		pop	{r4, r5, r6, pc}
 493              	.LVL32:
 494              	.L39:
 495              	.LCFI7:
 496              		.cfi_restore_state
 497              		.loc 1 265 1 view .LVU155
 498 0022 0446     		mov	r4, r0
 205:Core/Src/adc.c **** 
 499              		.loc 1 205 5 is_stmt 1 view .LVU156
 500              	.LBB2:
 205:Core/Src/adc.c **** 
 501              		.loc 1 205 5 view .LVU157
 502 0024 0025     		movs	r5, #0
 503 0026 0195     		str	r5, [sp, #4]
 205:Core/Src/adc.c **** 
 504              		.loc 1 205 5 view .LVU158
 505 0028 03F58C33 		add	r3, r3, #71680
 506 002c 5A6C     		ldr	r2, [r3, #68]
 507 002e 42F48072 		orr	r2, r2, #256
 508 0032 5A64     		str	r2, [r3, #68]
 205:Core/Src/adc.c **** 
 509              		.loc 1 205 5 view .LVU159
 510 0034 5A6C     		ldr	r2, [r3, #68]
 511 0036 02F48072 		and	r2, r2, #256
 512 003a 0192     		str	r2, [sp, #4]
 205:Core/Src/adc.c **** 
 513              		.loc 1 205 5 view .LVU160
 514 003c 019A     		ldr	r2, [sp, #4]
 515              	.LBE2:
 205:Core/Src/adc.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 15


 516              		.loc 1 205 5 view .LVU161
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 517              		.loc 1 207 5 view .LVU162
 518              	.LBB3:
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 519              		.loc 1 207 5 view .LVU163
 520 003e 0295     		str	r5, [sp, #8]
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 521              		.loc 1 207 5 view .LVU164
 522 0040 1A6B     		ldr	r2, [r3, #48]
 523 0042 42F00402 		orr	r2, r2, #4
 524 0046 1A63     		str	r2, [r3, #48]
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 525              		.loc 1 207 5 view .LVU165
 526 0048 1A6B     		ldr	r2, [r3, #48]
 527 004a 02F00402 		and	r2, r2, #4
 528 004e 0292     		str	r2, [sp, #8]
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 529              		.loc 1 207 5 view .LVU166
 530 0050 029A     		ldr	r2, [sp, #8]
 531              	.LBE3:
 207:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 532              		.loc 1 207 5 view .LVU167
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 533              		.loc 1 208 5 view .LVU168
 534              	.LBB4:
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 535              		.loc 1 208 5 view .LVU169
 536 0052 0395     		str	r5, [sp, #12]
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 537              		.loc 1 208 5 view .LVU170
 538 0054 1A6B     		ldr	r2, [r3, #48]
 539 0056 42F00102 		orr	r2, r2, #1
 540 005a 1A63     		str	r2, [r3, #48]
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 541              		.loc 1 208 5 view .LVU171
 542 005c 1A6B     		ldr	r2, [r3, #48]
 543 005e 02F00102 		and	r2, r2, #1
 544 0062 0392     		str	r2, [sp, #12]
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 545              		.loc 1 208 5 view .LVU172
 546 0064 039A     		ldr	r2, [sp, #12]
 547              	.LBE4:
 208:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 548              		.loc 1 208 5 view .LVU173
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 549              		.loc 1 209 5 view .LVU174
 550              	.LBB5:
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 551              		.loc 1 209 5 view .LVU175
 552 0066 0495     		str	r5, [sp, #16]
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 553              		.loc 1 209 5 view .LVU176
 554 0068 1A6B     		ldr	r2, [r3, #48]
 555 006a 42F00202 		orr	r2, r2, #2
 556 006e 1A63     		str	r2, [r3, #48]
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 16


 557              		.loc 1 209 5 view .LVU177
 558 0070 1B6B     		ldr	r3, [r3, #48]
 559 0072 03F00203 		and	r3, r3, #2
 560 0076 0493     		str	r3, [sp, #16]
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 561              		.loc 1 209 5 view .LVU178
 562 0078 049B     		ldr	r3, [sp, #16]
 563              	.LBE5:
 209:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 564              		.loc 1 209 5 view .LVU179
 226:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 565              		.loc 1 226 5 view .LVU180
 226:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 566              		.loc 1 226 25 is_stmt 0 view .LVU181
 567 007a 0F23     		movs	r3, #15
 568 007c 0593     		str	r3, [sp, #20]
 227:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 227 5 is_stmt 1 view .LVU182
 227:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 570              		.loc 1 227 26 is_stmt 0 view .LVU183
 571 007e 0326     		movs	r6, #3
 572 0080 0696     		str	r6, [sp, #24]
 228:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 573              		.loc 1 228 5 is_stmt 1 view .LVU184
 229:Core/Src/adc.c **** 
 574              		.loc 1 229 5 view .LVU185
 575 0082 05A9     		add	r1, sp, #20
 576 0084 1748     		ldr	r0, .L41
 577              	.LVL33:
 229:Core/Src/adc.c **** 
 578              		.loc 1 229 5 is_stmt 0 view .LVU186
 579 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 580              	.LVL34:
 231:Core/Src/adc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 581              		.loc 1 231 5 is_stmt 1 view .LVU187
 231:Core/Src/adc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 582              		.loc 1 231 25 is_stmt 0 view .LVU188
 583 008a FF23     		movs	r3, #255
 584 008c 0593     		str	r3, [sp, #20]
 233:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 585              		.loc 1 233 5 is_stmt 1 view .LVU189
 233:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 586              		.loc 1 233 26 is_stmt 0 view .LVU190
 587 008e 0696     		str	r6, [sp, #24]
 234:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 588              		.loc 1 234 5 is_stmt 1 view .LVU191
 234:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 589              		.loc 1 234 26 is_stmt 0 view .LVU192
 590 0090 0795     		str	r5, [sp, #28]
 235:Core/Src/adc.c **** 
 591              		.loc 1 235 5 is_stmt 1 view .LVU193
 592 0092 05A9     		add	r1, sp, #20
 593 0094 1448     		ldr	r0, .L41+4
 594 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 595              	.LVL35:
 237:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 596              		.loc 1 237 5 view .LVU194
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 17


 237:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 597              		.loc 1 237 25 is_stmt 0 view .LVU195
 598 009a 0596     		str	r6, [sp, #20]
 238:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 599              		.loc 1 238 5 is_stmt 1 view .LVU196
 238:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 600              		.loc 1 238 26 is_stmt 0 view .LVU197
 601 009c 0696     		str	r6, [sp, #24]
 239:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 602              		.loc 1 239 5 is_stmt 1 view .LVU198
 239:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 603              		.loc 1 239 26 is_stmt 0 view .LVU199
 604 009e 0795     		str	r5, [sp, #28]
 240:Core/Src/adc.c **** 
 605              		.loc 1 240 5 is_stmt 1 view .LVU200
 606 00a0 05A9     		add	r1, sp, #20
 607 00a2 1248     		ldr	r0, .L41+8
 608 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 609              	.LVL36:
 244:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 610              		.loc 1 244 5 view .LVU201
 244:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 611              		.loc 1 244 24 is_stmt 0 view .LVU202
 612 00a8 1148     		ldr	r0, .L41+12
 613 00aa 124B     		ldr	r3, .L41+16
 614 00ac 0360     		str	r3, [r0]
 245:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 615              		.loc 1 245 5 is_stmt 1 view .LVU203
 245:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 616              		.loc 1 245 28 is_stmt 0 view .LVU204
 617 00ae 4560     		str	r5, [r0, #4]
 246:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 618              		.loc 1 246 5 is_stmt 1 view .LVU205
 246:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 619              		.loc 1 246 30 is_stmt 0 view .LVU206
 620 00b0 8560     		str	r5, [r0, #8]
 247:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 621              		.loc 1 247 5 is_stmt 1 view .LVU207
 247:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 622              		.loc 1 247 30 is_stmt 0 view .LVU208
 623 00b2 C560     		str	r5, [r0, #12]
 248:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 624              		.loc 1 248 5 is_stmt 1 view .LVU209
 248:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 625              		.loc 1 248 27 is_stmt 0 view .LVU210
 626 00b4 4FF48063 		mov	r3, #1024
 627 00b8 0361     		str	r3, [r0, #16]
 249:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 628              		.loc 1 249 5 is_stmt 1 view .LVU211
 249:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 629              		.loc 1 249 40 is_stmt 0 view .LVU212
 630 00ba 4FF40063 		mov	r3, #2048
 631 00be 4361     		str	r3, [r0, #20]
 250:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 632              		.loc 1 250 5 is_stmt 1 view .LVU213
 250:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 633              		.loc 1 250 37 is_stmt 0 view .LVU214
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 18


 634 00c0 4FF40053 		mov	r3, #8192
 635 00c4 8361     		str	r3, [r0, #24]
 251:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 636              		.loc 1 251 5 is_stmt 1 view .LVU215
 251:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 637              		.loc 1 251 25 is_stmt 0 view .LVU216
 638 00c6 4FF48073 		mov	r3, #256
 639 00ca C361     		str	r3, [r0, #28]
 252:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 640              		.loc 1 252 5 is_stmt 1 view .LVU217
 252:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 641              		.loc 1 252 29 is_stmt 0 view .LVU218
 642 00cc 0562     		str	r5, [r0, #32]
 253:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 643              		.loc 1 253 5 is_stmt 1 view .LVU219
 253:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 644              		.loc 1 253 29 is_stmt 0 view .LVU220
 645 00ce 4562     		str	r5, [r0, #36]
 254:Core/Src/adc.c ****     {
 646              		.loc 1 254 5 is_stmt 1 view .LVU221
 254:Core/Src/adc.c ****     {
 647              		.loc 1 254 9 is_stmt 0 view .LVU222
 648 00d0 FFF7FEFF 		bl	HAL_DMA_Init
 649              	.LVL37:
 254:Core/Src/adc.c ****     {
 650              		.loc 1 254 8 view .LVU223
 651 00d4 18B9     		cbnz	r0, .L40
 652              	.L37:
 259:Core/Src/adc.c **** 
 653              		.loc 1 259 5 is_stmt 1 view .LVU224
 259:Core/Src/adc.c **** 
 654              		.loc 1 259 5 view .LVU225
 655 00d6 064B     		ldr	r3, .L41+12
 656 00d8 A363     		str	r3, [r4, #56]
 259:Core/Src/adc.c **** 
 657              		.loc 1 259 5 view .LVU226
 658 00da 9C63     		str	r4, [r3, #56]
 259:Core/Src/adc.c **** 
 659              		.loc 1 259 5 view .LVU227
 660              		.loc 1 265 1 is_stmt 0 view .LVU228
 661 00dc 9FE7     		b	.L35
 662              	.L40:
 256:Core/Src/adc.c ****     }
 663              		.loc 1 256 7 is_stmt 1 view .LVU229
 664 00de FFF7FEFF 		bl	Error_Handler
 665              	.LVL38:
 666 00e2 F8E7     		b	.L37
 667              	.L42:
 668              		.align	2
 669              	.L41:
 670 00e4 00080240 		.word	1073874944
 671 00e8 00000240 		.word	1073872896
 672 00ec 00040240 		.word	1073873920
 673 00f0 00000000 		.word	hdma_adc1
 674 00f4 10640240 		.word	1073898512
 675              		.cfi_endproc
 676              	.LFE240:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 19


 678              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 679              		.align	1
 680              		.global	HAL_ADC_MspDeInit
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	HAL_ADC_MspDeInit:
 686              	.LVL39:
 687              	.LFB241:
 266:Core/Src/adc.c **** 
 267:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 268:Core/Src/adc.c **** {
 688              		.loc 1 268 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 269:Core/Src/adc.c **** 
 270:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 692              		.loc 1 270 3 view .LVU231
 693              		.loc 1 270 15 is_stmt 0 view .LVU232
 694 0000 0268     		ldr	r2, [r0]
 695              		.loc 1 270 5 view .LVU233
 696 0002 0D4B     		ldr	r3, .L50
 697 0004 9A42     		cmp	r2, r3
 698 0006 00D0     		beq	.L49
 699 0008 7047     		bx	lr
 700              	.L49:
 268:Core/Src/adc.c **** 
 701              		.loc 1 268 1 view .LVU234
 702 000a 10B5     		push	{r4, lr}
 703              	.LCFI8:
 704              		.cfi_def_cfa_offset 8
 705              		.cfi_offset 4, -8
 706              		.cfi_offset 14, -4
 707 000c 0446     		mov	r4, r0
 271:Core/Src/adc.c ****   {
 272:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 273:Core/Src/adc.c **** 
 274:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 275:Core/Src/adc.c ****     /* Peripheral clock disable */
 276:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 708              		.loc 1 276 5 is_stmt 1 view .LVU235
 709 000e 0B4A     		ldr	r2, .L50+4
 710 0010 536C     		ldr	r3, [r2, #68]
 711 0012 23F48073 		bic	r3, r3, #256
 712 0016 5364     		str	r3, [r2, #68]
 277:Core/Src/adc.c **** 
 278:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 279:Core/Src/adc.c ****     PC0     ------> ADC1_IN10
 280:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 281:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 282:Core/Src/adc.c ****     PC3     ------> ADC1_IN13
 283:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 284:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 285:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
 286:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 287:Core/Src/adc.c ****     PA4     ------> ADC1_IN4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 20


 288:Core/Src/adc.c ****     PA5     ------> ADC1_IN5
 289:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
 290:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 291:Core/Src/adc.c ****     PB0     ------> ADC1_IN8
 292:Core/Src/adc.c ****     PB1     ------> ADC1_IN9
 293:Core/Src/adc.c ****     */
 294:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 713              		.loc 1 294 5 view .LVU236
 714 0018 0F21     		movs	r1, #15
 715 001a 0948     		ldr	r0, .L50+8
 716              	.LVL40:
 717              		.loc 1 294 5 is_stmt 0 view .LVU237
 718 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 719              	.LVL41:
 295:Core/Src/adc.c **** 
 296:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 720              		.loc 1 296 5 is_stmt 1 view .LVU238
 721 0020 FF21     		movs	r1, #255
 722 0022 0848     		ldr	r0, .L50+12
 723 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 724              	.LVL42:
 297:Core/Src/adc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 298:Core/Src/adc.c **** 
 299:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 725              		.loc 1 299 5 view .LVU239
 726 0028 0321     		movs	r1, #3
 727 002a 0748     		ldr	r0, .L50+16
 728 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 729              	.LVL43:
 300:Core/Src/adc.c **** 
 301:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 302:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 730              		.loc 1 302 5 view .LVU240
 731 0030 A06B     		ldr	r0, [r4, #56]
 732 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 733              	.LVL44:
 303:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 304:Core/Src/adc.c **** 
 305:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 306:Core/Src/adc.c ****   }
 307:Core/Src/adc.c **** }
 734              		.loc 1 307 1 is_stmt 0 view .LVU241
 735 0036 10BD     		pop	{r4, pc}
 736              	.LVL45:
 737              	.L51:
 738              		.loc 1 307 1 view .LVU242
 739              		.align	2
 740              	.L50:
 741 0038 00200140 		.word	1073815552
 742 003c 00380240 		.word	1073887232
 743 0040 00080240 		.word	1073874944
 744 0044 00000240 		.word	1073872896
 745 0048 00040240 		.word	1073873920
 746              		.cfi_endproc
 747              	.LFE241:
 749              		.global	hdma_adc1
 750              		.section	.bss.hdma_adc1,"aw",%nobits
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 21


 751              		.align	2
 754              	hdma_adc1:
 755 0000 00000000 		.space	96
 755      00000000 
 755      00000000 
 755      00000000 
 755      00000000 
 756              		.global	hadc1
 757              		.section	.bss.hadc1,"aw",%nobits
 758              		.align	2
 761              	hadc1:
 762 0000 00000000 		.space	72
 762      00000000 
 762      00000000 
 762      00000000 
 762      00000000 
 763              		.text
 764              	.Letext0:
 765              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 766              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 767              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 768              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 769              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 770              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 771              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 772              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 773              		.file 10 "Core/Inc/adc.h"
 774              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:21     .text.MX_ADC1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:27     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:437    .text.MX_ADC1_Init:000001b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:761    .bss.hadc1:00000000 hadc1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:444    .text.HAL_ADC_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:450    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:670    .text.HAL_ADC_MspInit:000000e4 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:754    .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:679    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:685    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:741    .text.HAL_ADC_MspDeInit:00000038 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:751    .bss.hdma_adc1:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//cccB639P.s:758    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
