-- VHDL for IBM SMS ALD page 45.20.09.1
-- Title: CONS CYCLE CTRL MATRIX INTRSCTNS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/30/2020 3:28:49 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_20_09_1_CONS_CYCLE_CTRL_MATRIX_INTRSCTNS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_MX_Y2_POS:	 in STD_LOGIC;
		PS_CONS_MX_X6_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y3_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y4_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y5_POS:	 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		PS_CONS_MX_X1A_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y6_POS:	 in STD_LOGIC;
		PS_CONS_MX_32_POS:	 out STD_LOGIC;
		MS_CONS_MX_32_POS:	 out STD_LOGIC;
		PS_CONS_MX_33_POS:	 out STD_LOGIC;
		MS_CONS_MX_33_POS:	 out STD_LOGIC;
		MS_CONS_MX_34_POS:	 out STD_LOGIC;
		MS_CONS_MX_35_POS:	 out STD_LOGIC;
		PS_CONS_MX_35_POS:	 out STD_LOGIC;
		MS_CONS_MX_6A_POS:	 out STD_LOGIC;
		LAMP_11C8B05:	 out STD_LOGIC;
		LAMP_11C8B04:	 out STD_LOGIC);
end ALD_45_20_09_1_CONS_CYCLE_CTRL_MATRIX_INTRSCTNS;

architecture behavioral of ALD_45_20_09_1_CONS_CYCLE_CTRL_MATRIX_INTRSCTNS is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_3A_B: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_5I_D: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_CONS_MX_Y2_POS AND PS_CONS_MX_X6_POS );
	OUT_3A_B <= OUT_5A_C;
	OUT_2A_B <= NOT OUT_3A_B;
	OUT_2B_D <= NOT OUT_3A_B;
	LAMP_11C8B05 <= OUT_2B_D;
	OUT_5C_D <= NOT(PS_CONS_MX_X6_POS AND PS_CONS_MX_Y3_POS );
	OUT_3C_A <= OUT_5C_D;
	OUT_1C_C <= NOT OUT_3C_A;
	OUT_2D_B <= NOT OUT_3C_A;
	LAMP_11C8B04 <= OUT_2D_B;
	OUT_5E_D <= NOT(PS_CONS_MX_X6_POS AND PS_CONS_MX_Y4_POS );
	OUT_2F_D <= NOT(OUT_3G_D );
	OUT_5G_C <= NOT(PS_CONS_MX_X6_POS AND PS_CONS_MX_Y5_POS );
	OUT_3G_D <= NOT(OUT_5G_C );
	OUT_5I_D <= NOT(MS_ADDRESS_SET_ROUTINE AND PS_CONS_MX_X1A_POS AND PS_CONS_MX_Y6_POS );

	MS_CONS_MX_32_POS <= OUT_3A_B;
	PS_CONS_MX_32_POS <= OUT_2A_B;
	MS_CONS_MX_33_POS <= OUT_3C_A;
	PS_CONS_MX_33_POS <= OUT_1C_C;
	MS_CONS_MX_34_POS <= OUT_5E_D;
	MS_CONS_MX_35_POS <= OUT_2F_D;
	PS_CONS_MX_35_POS <= OUT_3G_D;
	MS_CONS_MX_6A_POS <= OUT_5I_D;


end;
