Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Delay
Name "a"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "b"
SID "67"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "c"
SID "57"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "d"
SID "58"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "e"
SID "66"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "f"
SID "67"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "p"
SID "68"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "p"
SID "69"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "p"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Sum
Name "f"
SID "2"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Sqrt
Name "g"
SID "3"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Reference
Name "h"
SID "4"
Ports [2, 1]
SourceBlock "simulink/Math\nOperations/MinMax\nRunning\nResettable"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
OutValues "[-594759972.791855, 917919853.339579, -410638145.305740, 423943595.915594, -590550556.745069, 129195995.195292, -249764621.338215, 579919369.895794]"
TimeValues "[0 0.1 0.5 0.6 1].'"
LookUpMeth "Interpolation-Use End Values"
tsamp "0.01"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(0,8)"
OutScaling "2^-10"
LockScale off
}
Block {
BlockType SubSystem
Name "i"
SID "5"
Ports [3, 2]
RequestExecContextInheritance off
System {
Name "i"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "6"
}
Block {
BlockType Inport
Name "f"
SID "13"
Port "2"
}
Block {
BlockType Inport
Name "g"
SID "14"
Port "3"
}
Block {
BlockType Product
Name "c"
SID "9"
Ports [1, 1]
Inputs "*"
}
Block {
BlockType ComplexToMagnitudeAngle
Name "d"
SID "10"
Ports [1, 2]
}
Block {
BlockType Sum
Name "e"
SID "11"
Ports [2, 1]
IconShape "rectangular"
Inputs "--"
}
Block {
BlockType Constant
Name "g"
SID "12"
Value "[-151254941.936760]"
SampleTime "1"
}
Block {
BlockType Outport
Name "d"
SID "6"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "j"
SID "13"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "j"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "i"
SID "14"
Ports [3, 1]
RequestExecContextInheritance off
System {
Name "i"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "25"
}
Block {
BlockType Inport
Name "b"
SID "36"
Port "2"
}
Block {
BlockType Inport
Name "c"
SID "28"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "36"
Port "4"
}
Block {
BlockType Inport
Name "g"
SID "37"
Port "4"
}
Block {
BlockType ActionPort
Name "l" Port"
SID "27"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "d"
SID "29"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType DiscreteIntegrator
Name "e"
SID "22"
Ports [1, 1]
}
Block {
BlockType Reshape
Name "f"
SID "23"
Ports [1, 1]
}
Block {
BlockType Outport
Name "b"
SID "21"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "e"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "m"
SID "27"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "n"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Sum
Name "k"
SID "2"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Constant
Name "f"
SID "3"
Value "[422132587.227619]"
SampleTime "1"
}
Block {
BlockType SubSystem
Name "j"
SID "4"
Ports [3, 1]
RequestExecContextInheritance off
System {
Name "j"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "5"
}
Block {
BlockType Inport
Name "l"
SID "13"
Port "2"
}
Block {
BlockType Inport
Name "m"
SID "14"
Port "3"
}
Block {
BlockType Delay
Name "b"
SID "15"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "e"
SID "7"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
SampleTime "1"
}
Block {
BlockType Sqrt
Name "n"
SID "8"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Sum
Name "o"
SID "9"
Ports [2, 1]
IconShape "rectangular"
}
Block {
BlockType Gain
Name "p"
SID "10"
Gain "[-567629404.697969]"
}
Block {
BlockType Assignment
Name "p"
SID "11"
Ports [2, 1]
DiagnosticForDimensions "Warning"
IndexOptions "Index vector (dialog)"
Indices "1"
OutputSizes "1"
}
Block {
BlockType Sqrt
Name "m"
SID "12"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Sum
Name "n"
SID "13"
Ports [2, 1]
IconShape "rectangular"
Inputs "+-"
}
Block {
BlockType Constant
Name "o"
SID "14"
Value "[-26665918.616659]"
SampleTime "1"
}
Block {
BlockType Outport
Name "h"
SID "7"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "c"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "i"
SID "17"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "j"
SID "18"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "k"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Outport
Name "e"
SID "4"
VectorParamsAs1DForOutWhenUnconnected off
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 2
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}