No,Url,Valid,Message,Issue-url,Tag,Category
0,https://api.github.com/repos/enjoy-digital/litex/commits/ce5864983d9432fa8a3ce57516a89ee4156be0e5,False, soc add_cpu add memory mapping override build log make exception cpunone case regular cpu provides specific mapping constraint overriding provided mapping constraint case cpunone different opposite give priority user mapping regular cpu case override done silently logged build, , ,None
1,https://api.github.com/repos/enjoy-digital/litex/commits/c80d5723c957f7b9f169c9b121891102eb231937,False, soc add_spi_flash reduce default_divisor, , ,None
2,https://api.github.com/repos/enjoy-digital/litex/commits/610062063450cb2f37f46f971c44f0f59306447d,False, bios main display flash soc capability, , ,None
3,https://api.github.com/repos/enjoy-digital/litex/commits/518a3e1f6583a636f8e024a6f03bb2d2b49c15b6,False, liblitespi spiflash use software defined constant fix mmap renamed core, , ,None
4,https://api.github.com/repos/enjoy-digital/litex/commits/ab48461d6a1933f26671d6d006af0329b81976a1,False, soc add_spi_flash generate useful software constant spiflash module, , ,None
5,https://api.github.com/repos/enjoy-digital/litex/commits/f0a258e0a7f3e1d6625526bef32d239c8ba5aa79,False, soc add_spi_flash use cached socregion fix 981, , ,None
6,https://api.github.com/repos/enjoy-digital/litex/commits/bb9701b5f65a14e08da5402685bc3ef7a2d1f344,False, soc add_spi_flash move integration code previous litex spi flash core compat, , ,None
7,https://api.github.com/repos/enjoy-digital/litex/commits/60c4a1b667b81c5d4d3dab6b8d63b457e05ce18c,True, liblitespi spiflash review 979 cleanup rename optional define allow defining externally add comment rename rename instruction used quad qpi probably different chip could imagine providing litex integration based passed spi flash module,https://api.github.com/repos/enjoy-digital/litex/issues/979, ,None
8,https://api.github.com/repos/enjoy-digital/litex/commits/1933beadb109d4931069117c81b5ca1b9d07ff74,True, merge pull request 979 antmicro litespi qpi wip enable qpi mode liblitespi,https://api.github.com/repos/enjoy-digital/litex/issues/979, ,None
9,https://api.github.com/repos/enjoy-digital/litex/commits/c5b5abd1032d26879f88f0a584568935836d0937,False, soc add_spi_flash rename spiflash_mmap spi_flash_core since litespi inclule mmap master interface, , ,None
10,https://api.github.com/repos/enjoy-digital/litex/commits/505c8b85d6be58b291021c8a16b0e19535715a36,False, soc add_spi_flash reduce litespiphy default divisor max clk_freq one small fpgas running bios spi flash default divisor slowing much bios boot time reboot liblitespi auto calibration reduce default divisor avoid, , ,None
11,https://api.github.com/repos/enjoy-digital/litex/commits/14d60661b9a06ae092d3ee81fed5833db094d4dd,False, software bios main generate initialization banner spiflash, , ,None
12,https://api.github.com/repos/enjoy-digital/litex/commits/8415e5d6acdf8ba35eee48489b324c281edaaa23,False, integration soc add_spi_flash add litespi initial support enabled module provided test icebreaker mode future could probably deprecate support old spiflash core, , ,None
13,https://api.github.com/repos/enjoy-digital/litex/commits/80e9d2cea9198b38f62a68bc420328222b3b6709,False, soc interconnect stream support case multiplexer demultiplexer required litespi one core connected phy disabling master mmap, , ,None
14,https://api.github.com/repos/enjoy-digital/litex/commits/94c934d2fbac5568cd509311aa84d3ee3f513a22,True, merge pull request 980 developandplay update blackparrot imafd update blackparrot imafd,https://api.github.com/repos/enjoy-digital/litex/issues/980, ,None
15,https://api.github.com/repos/enjoy-digital/litex/commits/c36e2ae4e81d75713c0b7bb3b6fb2fb3ee223818,False, add imafd support, , ,None
16,https://api.github.com/repos/enjoy-digital/litex/commits/6ba514ee963ff7fa6c839aeb3089319d239ba590,False, separate blackparrot code adapter code, , ,None
17,https://api.github.com/repos/enjoy-digital/litex/commits/3387853b6b8831c57ab81d56da3bc0eba757e598,True, merge pull request 977 antmicro jboc gtkw endpoint gtkwsave improved support endpoint,https://api.github.com/repos/enjoy-digital/litex/issues/977, ,None
18,https://api.github.com/repos/enjoy-digital/litex/commits/0a0e337754a01ebfba275a3c9300bd01f9a0e042,False, soc software liblitespi enter qpi mode using mx25l12833f, , ,None
19,https://api.github.com/repos/enjoy-digital/litex/commits/1ce48a973b13ab6e0434408265133bcfc28fbdbb,False, clock lattice_ecp5 fix rework output solver implementation implementation causing regression actual design rework done keep common iteration loop add iteration clko divider fall vco range iteration find clock suitable feedback use feedback clock found create least one free output available raise error, , ,None
20,https://api.github.com/repos/enjoy-digital/litex/commits/4636a841d3b8113bcc41574d0a9e57dcd607a3a3,False, build sim gtkwave automate handling endpoint stream primitive, , ,None
21,https://api.github.com/repos/enjoy-digital/litex/commits/751e99690e34d78bedab21b723932da0b1d49444,True, merge pull request 965 ecp5 pll ecp5pll implement output solver,https://api.github.com/repos/enjoy-digital/litex/issues/965,needs-review,None
22,https://api.github.com/repos/enjoy-digital/litex/commits/a782596513aef6cc9c1af40296d688adc29d922e,True, merge pull request 975 cklarhorst master soc add_sdcard fix irq code add irqs depending mode,https://api.github.com/repos/enjoy-digital/litex/issues/975, ,None
23,https://api.github.com/repos/enjoy-digital/litex/commits/e17a01086666c86cfbcad9e8eb0efa3231a0fe8a,False, soc add_sdcard fix irq code add irqs depending mode, , ,None
24,https://api.github.com/repos/enjoy-digital/litex/commits/c64c6e40564daee3014a21659926a3a2b922a6ad,False, cpu blackparrot map csr keep lower 128mbs soc auto allocation, , ,None
25,https://api.github.com/repos/enjoy-digital/litex/commits/1bf7abfc8af5bb31fc09365370c20b7f11c01e12,True, merge pull request 970 trabucayre openfpgaloader improves freq conversion type,https://api.github.com/repos/enjoy-digital/litex/issues/970, ,None
26,https://api.github.com/repos/enjoy-digital/litex/commits/e3f577e0be979eae76c546955695666498445cca,False, openfpgaloader improves freq conversion type, , ,None
27,https://api.github.com/repos/enjoy-digital/litex/commits/e0d5a7bff55923def45f8b1b6bf0a62eded77a31,False, interconnect packet packetizer depacketizer avoid generating unaligned logic aligned, , ,None
28,https://api.github.com/repos/enjoy-digital/litex/commits/0a919e709f08b2825e86853529dea504629d4965,False, interconnect packet improve packetfifo handle payload param separately useful save resource store stream params efficiently, , ,None
29,https://api.github.com/repos/enjoy-digital/litex/commits/b2f8fa5464840f51ba7d8fc783ef0fffb1463b50,False, gen fhdl verilog make dict, , ,None
30,https://api.github.com/repos/enjoy-digital/litex/commits/bf52c1083feab912e0ab0de0e06427d2991575a1,True, merge pull request 969 trabucayre openfpgaloader add cable freq option,https://api.github.com/repos/enjoy-digital/litex/issues/969, ,None
31,https://api.github.com/repos/enjoy-digital/litex/commits/730b57d9cde01dc7844379d568481852cdb32546,False, build gowin add initial timing constraint support, , ,None
32,https://api.github.com/repos/enjoy-digital/litex/commits/10ea45da55c3d9d83501342495eb3f28304615c2,False, build microsemi common cleanup, , ,None
33,https://api.github.com/repos/enjoy-digital/litex/commits/2b393254da902902c57e906dfbafa33ef9f7f188,False, build simplify attr_translate automatically default none explicitely listed attribute xilinx specific doe make sense provide fpga device, , ,None
34,https://api.github.com/repos/enjoy-digital/litex/commits/bdc32171fd70a7eb9ab6f83017a0f556c0597448,False, gen fhdl verilog _printattr avoid trying translating attribute supported toolchain, , ,None
35,https://api.github.com/repos/enjoy-digital/litex/commits/4fd974be10d3a970218ac064c9c4803325af9d1d,False, build gowin minor cleanup, , ,None
36,https://api.github.com/repos/enjoy-digital/litex/commits/3706ed74165d9d26f3f792f0937e9e373a7d34cf,False, cast int str, , ,None
37,https://api.github.com/repos/enjoy-digital/litex/commits/c984a4dbc8a35f8dcb9e9435109420e5552b3425,False, openfpgaloader add cable freq option, , ,None
38,https://api.github.com/repos/enjoy-digital/litex/commits/756503ab924e7d9900333bbf3c5054374ea38364,False, clock gowin_gw1n add initial chip oscillator support gw1nosc device gw1n9k freq 10e6, , ,None
39,https://api.github.com/repos/enjoy-digital/litex/commits/6fc87f7c852279172a13c3f49d6f0616c8d6ae66,False, build gowin common add ddrinput ddroutput implementation, , ,None
40,https://api.github.com/repos/enjoy-digital/litex/commits/a8cea15b95417867264c9de75fc9fc96adf32926,False, core clock gowin_gw1n create_clkout add reset support enable default based pll lock doe seem stable use reset input, , ,None
41,https://api.github.com/repos/enjoy-digital/litex/commits/cfbc06c2977d0828175094c23e5103cdbadc404d,False, build gowin common add implementation, , ,None
42,https://api.github.com/repos/enjoy-digital/litex/commits/fab6512928bc3d01ed670d22e973be1e5bd86d82,True, merge pull request 967 josephbushagour make generated soc.h able included assembly file,https://api.github.com/repos/enjoy-digital/litex/issues/967, ,None
43,https://api.github.com/repos/enjoy-digital/litex/commits/df67b65a0a5865bb44e8ba3099ff4200506a9eb5,True, merge pull request 957 pftbest fix_fst fix compile error fst trace enabled macos,https://api.github.com/repos/enjoy-digital/litex/issues/957, ,None
44,https://api.github.com/repos/enjoy-digital/litex/commits/c79e428fe195f357a4bf616a643250904e848188,False, add soc.h assembly, , ,None
45,https://api.github.com/repos/enjoy-digital/litex/commits/bc77aa37f0bf27c026ff68fe1dc2d477aad7d34a,False, include common fix _csr_rd_buf _csr_wr_buf sizeof buf csr_dw_bytes case shift _csr_rd_buf done buf set csr size exact multiple csr data width gap low address high one offset introduced take account, , ,None
46,https://api.github.com/repos/enjoy-digital/litex/commits/b29a99cd0b5f322ae76bf1b91c60e73d21792271,False, liblitedram sdram.c fix computation dfii csr size necessarily multiple often case ecc example, , ,None
47,https://api.github.com/repos/enjoy-digital/litex/commits/8954041a9314c53c5f2b395aef00bd367384a2af,False, clock lattice_ecp5 ecp5pll consider non dpa clock feedback dynamically adjusting phase feedback cause unlock phase adjust port shared output technical way prevent allow user indicate adjust clock requesting output setting uses_dpa false consider user promised use, , ,None
48,https://api.github.com/repos/enjoy-digital/litex/commits/2b49430f2c53c4a8caa66b678af4660127b546e4,False, readme.md rewrite welcome section update copyright, , ,None
49,https://api.github.com/repos/enjoy-digital/litex/commits/9a51dfb50e878c1da4342ef681e9f228b18d1d0c,False, tool litex_sim let sdramphymodel pick default setting, , ,None
50,https://api.github.com/repos/enjoy-digital/litex/commits/fced79631ed3f18baaa0e03c86bc4793012b8b70,False, tool litex_sim directly integrated, , ,None
51,https://api.github.com/repos/enjoy-digital/litex/commits/34ba649f380c37ad9d9a302b6d1a260fe5c32bf9,False, clock lattice_ecp5 ecp5pll implement output solver reimplement configuration loop allow output used user one suitable use vco feedback new strategy first iterate requested output see used feedback source one selected output suitable attempt instantiate one feedback path selected vco frequency known attempt calculate remaining output setting addition implementation respect datasheet limit two new way respect post input divider minimum frequency 10mhz respect max output frequency 400mhz instantiated feedback output slightly unhappy seemingly repetitive loop however one slightly different sematics see way combine hinder readability, , ,None
52,https://api.github.com/repos/enjoy-digital/litex/commits/dd5413bc9f5407f0c8e9569bfa45cfbf95d779d3,True, merge pull request 964 niw increase delay tty.usbmodem macos,https://api.github.com/repos/enjoy-digital/litex/issues/964, ,None
53,https://api.github.com/repos/enjoy-digital/litex/commits/8b9f03efba5210780f1458a88bdc725624159139,False, clock lattice_ecp5 ecp5pll expose standby signal, , ,None
54,https://api.github.com/repos/enjoy-digital/litex/commits/0953c52eeada5f993052b2990e692a8cb766dd8b,False, increase delay tty.usbmodem macos problem macos usb cdc acm appears dev tty.usbmodem somehow lxterm keep failing send payload solution increase delay unknown however probably macos usb cdc acm driver implementation issue testing tested macbook air 2020 orangecrab rev.0.2 target linux litex soc bitstream build current commit load prebuild linux litex image, , ,None
55,https://api.github.com/repos/enjoy-digital/litex/commits/f9f1b8e25db6d6db1aa47a135a5f898c433d516e,False, liblitedram consider window valid indirectly seen start long enough, , ,None
56,https://api.github.com/repos/enjoy-digital/litex/commits/8192ad335f2226be1012334b57c02c522ee54b37,True, merge pull request 958 sergachev master soc interconnect axi fix valid signal connect_to_pads axi lite,https://api.github.com/repos/enjoy-digital/litex/issues/958, ,None
57,https://api.github.com/repos/enjoy-digital/litex/commits/65babd65009cddc59f4285f8105aea886c7b6ef0,False, soc interconnect axi fix valid signal connect_to_pads axi lite, , ,None
58,https://api.github.com/repos/enjoy-digital/litex/commits/4d959bbc813952ccb41027fb259a114cc28cf232,True, merge pull request 956 developandplay simplify blackparrot setup simplify blackparrot setup,https://api.github.com/repos/enjoy-digital/litex/issues/956, ,None
59,https://api.github.com/repos/enjoy-digital/litex/commits/35204225e823cce15f37c64cf5725aa21d6b0f59,False, fix compile error fst trace enabled macos compile option platform, , ,None
60,https://api.github.com/repos/enjoy-digital/litex/commits/9fd9eaea073dfbef1c5185787419a3fdd77af780,False, move patch script python data, , ,None
61,https://api.github.com/repos/enjoy-digital/litex/commits/ac217d818fadcda6e570811b6df732ff0b42b880,False, set environmental variable python, , ,None
62,https://api.github.com/repos/enjoy-digital/litex/commits/e3f6d8349be6257449c1bd31dde9ceabd80e7043,False, use method expand env var, , ,None
63,https://api.github.com/repos/enjoy-digital/litex/commits/b787ee4411601331b1bd5ed12dbe872b31269be0,False, move systemverilog file python data, , ,None
64,https://api.github.com/repos/enjoy-digital/litex/commits/16b3e08c17113fd49bb72f6e30f255c9b1742cdc,False, copy config loader python, , ,None
65,https://api.github.com/repos/enjoy-digital/litex/commits/23afca3de8b9d17546be31e53eb92992549418d8,True, merge pull request 953 developandplay blackparrot 32bit csr blackparrot 32bit csr,https://api.github.com/repos/enjoy-digital/litex/issues/953, ,None
66,https://api.github.com/repos/enjoy-digital/litex/commits/edc4c856151103afbc249a5f84fd7761b5edb3bc,False, build lattice common add ecp5 differential output support, , ,None
67,https://api.github.com/repos/enjoy-digital/litex/commits/adb71bde8c0f2288bbd27e9fa51f375aa783aff7,False, adjust wishbone adapter 32bits, , ,None
68,https://api.github.com/repos/enjoy-digital/litex/commits/b795f848a2cd3cac0bcce0b63c5ae381a05938df,False, fixup blackparrot, , ,None
69,https://api.github.com/repos/enjoy-digital/litex/commits/c395a8068a211421e700e8660d2b169d9a1b2b78,False, core prbs minor cleanup make sure generate error idle, , ,None
70,https://api.github.com/repos/enjoy-digital/litex/commits/2cd6224acfacbc45cb902a1808ef16dde6db232b,False, clock lattice_ecp5 ecp5pll add expose_dpa method dynamic phase adjustment move code, , ,None
71,https://api.github.com/repos/enjoy-digital/litex/commits/09a3ca6fd0423bd7a328034db72af229119cad08,True, merge pull request 949 zyp core clock ecp5 add dynamic phase adjustment signal,https://api.github.com/repos/enjoy-digital/litex/issues/949, ,None
72,https://api.github.com/repos/enjoy-digital/litex/commits/26df3fa2c47caf4a6fb143dcf39b7e76a57f50fa,True, merge pull request 952 smunaut dfu build dfuprog allow specify alt interface reboot,https://api.github.com/repos/enjoy-digital/litex/issues/952, ,None
73,https://api.github.com/repos/enjoy-digital/litex/commits/3d81c9a4379efb1fac654caf42f8d990fb3427f4,False, build lattice pgrcmd always seems return non zero value disable check, , ,None
74,https://api.github.com/repos/enjoy-digital/litex/commits/f381cdcd1af39fd89d39d8f017d5205c54fa00be,False, build add check parameter make check optional, , ,None
75,https://api.github.com/repos/enjoy-digital/litex/commits/38e46bb3d39b616a5c9703811c3c0facfa9f5f03,False, build dfuprog allow specify alt interface reboot target multiple alt setting dfu different zone flash allowing specify one flash rebooting immediately allows flash several signed sylvain munaut tnt 246tnt.com, , ,None
76,https://api.github.com/repos/enjoy-digital/litex/commits/d6f24f2f68285b72d9345b5d25cb4cf56da3c87c,False, core uart avoid reset phase signal improve timing resource ice40, , ,None
77,https://api.github.com/repos/enjoy-digital/litex/commits/4c8184fbb6f9822cb682583aea8475acce93745b,False, core uart fix refactoring typo tick bit signal thanks tnt, , ,None
78,https://api.github.com/repos/enjoy-digital/litex/commits/b58c416a2426ed9000cc887975c42e55360e8019,False, core clock ecp5 add dynamic phase adjustment signal, , ,None
79,https://api.github.com/repos/enjoy-digital/litex/commits/e7d04a2d1b3478592ff85feb2673e3a6bee453ea,True, merge pull request 948 developandplay non interactive expose non interactive mode,https://api.github.com/repos/enjoy-digital/litex/issues/948, ,None
80,https://api.github.com/repos/enjoy-digital/litex/commits/7d2e19ac269d0747fb0f783d3b66e88620bdccbe,False, enable non interactive mode, , ,None
81,https://api.github.com/repos/enjoy-digital/litex/commits/fdb278838cef6802e2401239f99bf05a5da3ecd1,True, merge pull request 881 developandplay patch add non interactive option simulation,https://api.github.com/repos/enjoy-digital/litex/issues/881,needs-review,None
82,https://api.github.com/repos/enjoy-digital/litex/commits/5205356d248e1759ef792559c3fb633ae58b771b,False, tool litex_json2dts simplify switch interrupt support make similar interrupt, , ,None
83,https://api.github.com/repos/enjoy-digital/litex/commits/291374e66f243ebb3076f54dedd2a84d1fa9ec10,True, merge pull request 854 mczerski gpio_dts_irq dts gpio interrupt controller definition switch,https://api.github.com/repos/enjoy-digital/litex/issues/854,needs-review,None
84,https://api.github.com/repos/enjoy-digital/litex/commits/98676162a3e240a809af61de55d81fb4156a2f74,False, vexriscv smp review cleanup 906, , ,None
85,https://api.github.com/repos/enjoy-digital/litex/commits/58c533668c4130ca9423ec4ec62087d395aa419e,True, merge pull request 906 rdolbeau configurable tlb vexriscv improved dts,https://api.github.com/repos/enjoy-digital/litex/issues/906,needs-review,None
86,https://api.github.com/repos/enjoy-digital/litex/commits/8ce7c583e61d5973a3a7a12a741df0e53ffe0992,False, core spi add manual mode allow bulk xfers without external change also cleanup simplify bit csr description, , ,None
87,https://api.github.com/repos/enjoy-digital/litex/commits/ac73474d66f933f97c2c7073de0d4f6ab1e63e91,False, contributor update, , ,None
88,https://api.github.com/repos/enjoy-digital/litex/commits/a4be067d91cd652f7eb3c78e156b6cfa5fce84f7,False, tool add script easily update contributor file, , ,None
89,https://api.github.com/repos/enjoy-digital/litex/commits/7179d88e8ca273c02215ee4ab956fbf0c45cec22,False, ram lattice_nx add init parameter rename method add_init init empty call add_init automatically similar memory, , ,None
90,https://api.github.com/repos/enjoy-digital/litex/commits/869b5c24a8379360fa21f9551a797cd87f3187bc,True, merge pull request 941 danc86 nxlram initval soc core ram allow populating initial value nexus lram,https://api.github.com/repos/enjoy-digital/litex/issues/941, ,None
91,https://api.github.com/repos/enjoy-digital/litex/commits/b0e685115074789afca263b0a11d4a4c5aec8ed2,True, merge pull request 942 zyp allow external software package linked bios,https://api.github.com/repos/enjoy-digital/litex/issues/942, ,None
92,https://api.github.com/repos/enjoy-digital/litex/commits/aad64bbf9b5a5df195c86f055af77e5e6cbc1fd9,True, merge pull request 943 josephbushagour replace deprecated,https://api.github.com/repos/enjoy-digital/litex/issues/943, ,None
93,https://api.github.com/repos/enjoy-digital/litex/commits/deda54a9baeddeca84bb127d9049288b96fd923d,True, merge pull request 945 tcal symbiflow make force symbiflow make non parallel,https://api.github.com/repos/enjoy-digital/litex/issues/945, ,None
94,https://api.github.com/repos/enjoy-digital/litex/commits/e59530ab50e10ec53a9d6d27e084541867ec0b21,False, force symbiflow make non parallel signed tim callahan tcal google.com, , ,None
95,https://api.github.com/repos/enjoy-digital/litex/commits/8a644c90865249952ca953ba1e0a426f5de9840a,False, soc add_video_xy allow passing phy phy endpoint, , ,None
96,https://api.github.com/repos/enjoy-digital/litex/commits/62ea48940ade55098e9d149187e3c5e2dc990f23,False, replace deprecated, , ,None
97,https://api.github.com/repos/enjoy-digital/litex/commits/8d527a1f3fd9d03417bb4cc57556f420ab038764,False, soc software bios allow registering init function, , ,None
98,https://api.github.com/repos/enjoy-digital/litex/commits/61636f1248501761fbe6bf0d8ee50f5379bd4aed,False, soc integration builder allow linking external software package, , ,None
99,https://api.github.com/repos/enjoy-digital/litex/commits/be4c7cfb3419364a615d1c83c87ffab380bde752,False, soc core ram allow populating initial value nexus lram design use nexus part without external memory difficult fit embedded rom program larger kib radiant infer lram refuse infer ebram many circumstance large memory tend consume huge number luts patch make possible explicitly wire lram rom populate initial value program execute directly let embed program 64kib, , ,None
100,https://api.github.com/repos/enjoy-digital/litex/commits/6b8a35a2f8e3e90f505357c73f659774ade9a6c8,True, merge pull request 940 betrusted keyclear_merge breakout keyclearb pin integration elsewhere,https://api.github.com/repos/enjoy-digital/litex/issues/940, ,None
101,https://api.github.com/repos/enjoy-digital/litex/commits/311b633a1175aa773f44c7446acc40ef65b0fc31,False, breakout keyclearb pin integration elsewhere, , ,None
102,https://api.github.com/repos/enjoy-digital/litex/commits/0a932be4919ab7b6cdce05e77def94d4a1eedbbc,True, merge pull request 936 developandplay patch sync main_ram location,https://api.github.com/repos/enjoy-digital/litex/issues/936, ,None
103,https://api.github.com/repos/enjoy-digital/litex/commits/d5cfe09f4c8a9d5f56aedaa7b5371cf3e955976e,True, merge pull request 931 madscientist159 add 1920 1200 mode add 1920x1200 rbv2 litex video mode,https://api.github.com/repos/enjoy-digital/litex/issues/931, ,None
104,https://api.github.com/repos/enjoy-digital/litex/commits/8cdb0b8db37caee9b2f979834389554792c177b6,True, merge pull request 932 developandplay patch fix base_address,https://api.github.com/repos/enjoy-digital/litex/issues/932, ,None
105,https://api.github.com/repos/enjoy-digital/litex/commits/5061a368daa9028c7720f10aec25286e09687099,False, core video regroup vga dvi phy videogenericphy support variation positive negative hsync vsync etc ..., , ,None
106,https://api.github.com/repos/enjoy-digital/litex/commits/e0352a1f0f827a8f086a49b992e963adcdd256d8,False, sync main_ram location rocket blackparrot main_ram start 0x80000000 vexriscv main_ram start 0x40000000, , ,None
107,https://api.github.com/repos/enjoy-digital/litex/commits/25ead1ad693d88b0af362c112998531549e01da6,False, interconnect stream add gate, , ,None
108,https://api.github.com/repos/enjoy-digital/litex/commits/bd1463514b32bee13d70fac67e3a4f105e699738,False, litex_setup remove travis specific code longer run travis, , ,None
109,https://api.github.com/repos/enjoy-digital/litex/commits/f2caeaf83acb12ae52f047627713db51bbb30942,False, fix base_address fix origin none due http github.com litex hub litex board commit ba01776, , ,None
110,https://api.github.com/repos/enjoy-digital/litex/commits/47c19933fa8b184eb96b7ace75f2b556f988d432,False, add 1920x1200 rbv2 litex video mode tested raptor sparrowhawk, , ,None
111,https://api.github.com/repos/enjoy-digital/litex/commits/a064e9d0486821f09aa477834edffdabc62e0db4,False, soc interconnect wishbone fix sel propagation upconverter thanks dolu1990, , ,None
112,https://api.github.com/repos/enjoy-digital/litex/commits/0b329c3dcef89043d6e4cb47d54973b19039bcbe,False, tool litex_json2dts add initial usb ohci support, , ,None
113,https://api.github.com/repos/enjoy-digital/litex/commits/acebc949c685e85d05311266e9859c2020dcb186,False, litex_setup add usb ohci pythondata, , ,None
114,https://api.github.com/repos/enjoy-digital/litex/commits/a17ded2ce6c8e72ffac6e400848f60826082a3eb,False, soc core add initial usb ohci core wrapper, , ,None
115,https://api.github.com/repos/enjoy-digital/litex/commits/6c8e839cef74279b3f6ef5b72263f205ecd8af9c,False, soc core freqmeter minor simplification, , ,None
116,https://api.github.com/repos/enjoy-digital/litex/commits/26db10701acdfaf1d3533769b7c5020e0c0d6fc7,False, integration soc connect uart fifo instead source allow uart displayed terminal auto flush, , ,None
117,https://api.github.com/repos/enjoy-digital/litex/commits/ad1fe143cc32017589976b0934ffe73e696af9e4,False, core uart cleanup code add optional automatic flush socs uart phy managed externally bridge necessarily want uart wait phy ready stall cpu want let cpu print uart connect useful handle backpressure connected possible calling method soc sys_clk_freq, , ,None
118,https://api.github.com/repos/enjoy-digital/litex/commits/f6b2135cc9b638f97a53be984f48e0a852929568,False, test test_timer update, , ,None
119,https://api.github.com/repos/enjoy-digital/litex/commits/d11dc0b503c7b6d6086e8deb0cb5d73fb5553604,False, libbase memtest print size digit decimal point, , ,None
120,https://api.github.com/repos/enjoy-digital/litex/commits/9b85769499b4daa336dd842acb54d98bed4dba9a,True, merge pull request 923 gsomlo gls fix gcc warn software lib address gcc warning,https://api.github.com/repos/enjoy-digital/litex/issues/923, ,None
121,https://api.github.com/repos/enjoy-digital/litex/commits/d7f4293743c4997cd4026ce4024be05230e061a7,True, merge pull request 924 developandplay patch use add_etherbone simulation,https://api.github.com/repos/enjoy-digital/litex/issues/924, ,None
122,https://api.github.com/repos/enjoy-digital/litex/commits/34df4541575cc7d61c2c1b3a790abe168397e4cb,False, core timer uart use edge rising timer uart make code easier understand, , ,None
123,https://api.github.com/repos/enjoy-digital/litex/commits/9a24034d1d0a2f7950bd131571e1d77e27e582c3,False, software lib address gcc warning fix gcc warning use unsigned long represent memory address remove static definition cdelay called multiple file, , ,None
124,https://api.github.com/repos/enjoy-digital/litex/commits/c17421bccb08ea3db41dccab9523d2fd00052b55,False, use add_etherbone simulation fix working analyzer example wiki, , ,None
125,https://api.github.com/repos/enjoy-digital/litex/commits/5fd215fe3a16b8f604fa2d61f49e03d89bc28007,False, soc interconnect stream pipeline improve comment, , ,None
126,https://api.github.com/repos/enjoy-digital/litex/commits/b1d8fe61f8613babeb486877a094bff759e31fd0,False, core cpu add initial femtorv support femtorv minimalist risc cpu design process documented available http github.com brunolevy learn fpga cpu nice way discover learn risc litex support useful learn integrate custom cpu litex support femtorv directly usable litex sim litex_sim cpu type femtorv also enable use board available litex board repository tested yet python3 cpu type femtorv build, , ,None
127,https://api.github.com/repos/enjoy-digital/litex/commits/d3560e57729493320fe28c7334bebaffbea73d22,False, liblitedram sdram.c update return value changed also required update, , ,None
128,https://api.github.com/repos/enjoy-digital/litex/commits/8085cc3c971fe0b9af59e029c4ce16859a26709d,True, merge pull request 915 zyp software liblitespi remove manual mode control,https://api.github.com/repos/enjoy-digital/litex/issues/915, ,None
129,https://api.github.com/repos/enjoy-digital/litex/commits/c06bd2c77d023aab739f056d31fecef0a53de283,False, make tlb size configurable litex expand dts include cache tlb topology cpu generate required information vexriscv, , ,None
130,https://api.github.com/repos/enjoy-digital/litex/commits/5e40709cbcd263926b04b4fa0fd602a0c13872ed,False, readme.md irc channel moved moved irc.libera.chat http libera.chat litex due staff issue, , ,None
131,https://api.github.com/repos/enjoy-digital/litex/commits/55344b4c14889efddb0cd7c6fb434acb988797bb,False, core clock xilinx add power support, , ,None
132,https://api.github.com/repos/enjoy-digital/litex/commits/cbb75b852e00382627ea3332ab1f36200b9c9020,False, core clock xilinx cosmetic cleanup instance, , ,None
133,https://api.github.com/repos/enjoy-digital/litex/commits/12b27f961ccfa8bab107545451f78edd33d1b1e9,False, software liblitedram fix compilation design without sdram, , ,None
134,https://api.github.com/repos/enjoy-digital/litex/commits/aa2622b1f511db1244e343b1e6a22c7db72e3efd,False, software liblitedram add missing ifdef sdram_debug fix compilation large dram sdram_dbg seems current limitation databits sdr databits ddr supported, , ,None
135,https://api.github.com/repos/enjoy-digital/litex/commits/beac24b796858f2b5d964396e8e560778bf9cf61,True, merge pull request 918 antmicro jboc sdram leveling attempt improve dram leveling robustness,https://api.github.com/repos/enjoy-digital/litex/issues/918, ,None
136,https://api.github.com/repos/enjoy-digital/litex/commits/4886623df64f4fc9ccfee05336b38f6aeddc9259,True, merge pull request 917 antmicro jboc sdram dbg add utility debugging dram problem,https://api.github.com/repos/enjoy-digital/litex/issues/917, ,None
137,https://api.github.com/repos/enjoy-digital/litex/commits/ccc2550426689a2a2a101a9cd6e65dae6aee6fe9,True, merge pull request 916 antmicro jboc memtest config make memtest_data configurable,https://api.github.com/repos/enjoy-digital/litex/issues/916, ,None
138,https://api.github.com/repos/enjoy-digital/litex/commits/93f357d8530b6ec952faffffb438a1d97c2c8bb2,False, soc software liblitedram make leveling score robust counting number bitslips, , ,None
139,https://api.github.com/repos/enjoy-digital/litex/commits/50805797c6aa300193c322191b1887d0b9f2df2c,False, soc software liblitedram optional write latency calibration debug output, , ,None
140,https://api.github.com/repos/enjoy-digital/litex/commits/1f2b8621fec8cee607ebf8c88e35c75c23cd5f48,False, soc software liblitedram add sdram_debug command, , ,None
141,https://api.github.com/repos/enjoy-digital/litex/commits/e5c1482572331fb12dc4f59d5d170d4518549738,False, soc software liblitedram add sdram debugging utility, , ,None
142,https://api.github.com/repos/enjoy-digital/litex/commits/cd6f98c4c887c4981ed00075b9920c27be45e505,False, soc software liblitedram use updated interface, , ,None
143,https://api.github.com/repos/enjoy-digital/litex/commits/33fb48584b782bfeb117d2613bae2e0ad8110950,False, soc software libbase add option read retries memtest_data, , ,None
144,https://api.github.com/repos/enjoy-digital/litex/commits/d610c9da44769f2972dae34699677e950ce43626,False, soc software libbase limit number error printed using memtest_ _debug, , ,None
145,https://api.github.com/repos/enjoy-digital/litex/commits/422c35693084d0f4d84b9415f8f52390bea00541,False, software liblitespi remove manual mode control, , ,None
146,https://api.github.com/repos/enjoy-digital/litex/commits/b90d0bd1f7deb6258e6e45a3e1e32808dd0a8a4a,False, soc software libbase make memtest_data configurable add on_error callback, , ,None
147,https://api.github.com/repos/enjoy-digital/litex/commits/13979a43b716295f941cd85c1aac773a1fd217aa,False, soc add_cpu fix simplify cfu integration, , ,None
148,https://api.github.com/repos/enjoy-digital/litex/commits/d0e8de077c7e3bff9dd4bbb4a8c683009550d264,False, soc soccontroller add separate field soc cpu reset discussed 909 specific case interesting able keep cpu reset rest soc still operating peripheral bridge thesis change old behaviour preserved full soc reset exception writing mandatory separate field specific cpu reset added soc reset pulse otherwise system would stuck reset cpu reset based register value pulse hold, , ,None
149,https://api.github.com/repos/enjoy-digital/litex/commits/06f465817437ce25ab7bc4e7385188fee33404c9,False, cpu specify clock domain improve readability, , ,None
150,https://api.github.com/repos/enjoy-digital/litex/commits/78bdde04246710afde40c7e814e2946f02ca02bf,False, cpu vexriscv simplify cfu integration use cfu.v default cfu specified rename argument cpu cfu, , ,None
151,https://api.github.com/repos/enjoy-digital/litex/commits/87bb10f43bbda375c2ec92f48de9c2af02783045,False, change start listing change next release, , ,None
152,https://api.github.com/repos/enjoy-digital/litex/commits/a6c37df1750decb0802ce9eb3ab44689f9c10891,False, soc_core improve readability move rom initialization soccore integrated rom file args also renamed integrated rom init simplify support str list, , ,None
153,https://api.github.com/repos/enjoy-digital/litex/commits/dd72b1acfe8f817693aa414a0398d91edfb2cb90,False, soc add_cpu add kwargs support, , ,None
154,https://api.github.com/repos/enjoy-digital/litex/commits/298f65e78ee9f730101383e830c30139ef7854e5,False, cpu vexriscv change method order improve readability, , ,None
155,https://api.github.com/repos/enjoy-digital/litex/commits/fc0e1440c5d54d346e9963713435026ddb3fd724,True, merge pull request 908 antmicro cfu integration add cfu integration,https://api.github.com/repos/enjoy-digital/litex/issues/908, ,None
156,https://api.github.com/repos/enjoy-digital/litex/commits/1571da49899cf6b0657e31dfc5000b6428232ce8,False, software liblitespi fix speed test 911 patch loop would finish lowest_div either set first failing value even succeeded fix test pas itâ end incrementation patch also skip retesting original value retest failed lowest_div would incremented past original value could potentially wrap around, , ,None
157,https://api.github.com/repos/enjoy-digital/litex/commits/d5dab98a2cb8ae597a18c130832e15b075a1dfa9,False, add cfu integration, , ,None
158,https://api.github.com/repos/enjoy-digital/litex/commits/53982acd9f448f365da337b0e2f3eb2db7428f73,True, i2s fix sample sync correct edge 904 resolve issue 862 add description soc.svd issue description provided simply would put description tag break compatibility program insert somewhat useful default description including timestamp word litex soc i2s fix sample sync correct edge original path implementation sample sync falling edge convenience fact teh data must also change falling edge work codec 40ns max delay spec sync also slightly asymmetric sync edge sync signal also wclk lrclk depending doc read sync spec supposed change falling edge extra delay enough cause sync introduce occassional bit frame shift audio fix sample sync rising edge still change data falling edge thus allowing implementation sync quite loose timing relative everything else case tlv320aic3200,https://api.github.com/repos/enjoy-digital/litex/issues/862,enhancement,None
159,https://api.github.com/repos/enjoy-digital/litex/commits/01a7ff44d26deec9083182660aa0dc63288fada8,True, merge pull request 905 hansfbaier master lattice programmer.py add icesugar programmer,https://api.github.com/repos/enjoy-digital/litex/issues/905, ,None
160,https://api.github.com/repos/enjoy-digital/litex/commits/5fd1cae618b91f139e6b99b0c38a296996a7093e,False, lattice programmer.py add icesugar programmer, , ,None
161,https://api.github.com/repos/enjoy-digital/litex/commits/34ed5672c3e609ac0ce2759670d17b38b32c149c,False, tool litex_server litex_term add jtag chain argument, , ,None
162,https://api.github.com/repos/enjoy-digital/litex/commits/24105f12d5bddbee8f31fc9b51aeeb297aff21ba,False, openocd stream expose chain parameter, , ,None
163,https://api.github.com/repos/enjoy-digital/litex/commits/aea1e7fb20249522635519b28125b2518329a344,False, jtag jtagbone expose chain parameter, , ,None
164,https://api.github.com/repos/enjoy-digital/litex/commits/3ce5f3867a62464a65422203a892f7fcd5c2ad1c,False, core video add refclk support none differential single ended, , ,None
165,https://api.github.com/repos/enjoy-digital/litex/commits/bfb90f56251abb0b7164ec3506069591759c2998,False, soc core video add series hdmi phy gtps validated decklink mini monitor 1080p60 allow uhd still fixed thing provide good basis ..., , ,None
166,https://api.github.com/repos/enjoy-digital/litex/commits/d6084cd1f92b54e8a87ef15a38de9c64046e2b4c,False, change add 2021.04 change, , ,None
167,https://api.github.com/repos/enjoy-digital/litex/commits/1d21a9007680c15e2d71a637310562ea23ba7ef4,False, software liblitespi fix compilation warning, , ,None
168,https://api.github.com/repos/enjoy-digital/litex/commits/c3f4da4376bddbed67845d8a2c6950dc6b42030e,True, merge pull request 902 tcal radiant lse add lse synth mode alternative radiant toolchain,https://api.github.com/repos/enjoy-digital/litex/issues/902, ,None
169,https://api.github.com/repos/enjoy-digital/litex/commits/dcd13d27ef9a606eb0de6c51c56ed623e29312b1,False, add lse synth mode option radiant signed tim callahan tcal google.com, , ,None
170,https://api.github.com/repos/enjoy-digital/litex/commits/fb8f45be7330fd75757bdff9fcaf72ddc882383f,True, merge pull request 901 stffrdhrn litex sdcard irq integration soc wire sdirq cpu,https://api.github.com/repos/enjoy-digital/litex/issues/901, ,None
171,https://api.github.com/repos/enjoy-digital/litex/commits/59b968decc3b354b9241028136a61684ba8185f4,False, core clock gowin_gw1n fix indent, , ,None
172,https://api.github.com/repos/enjoy-digital/litex/commits/5dc3ad3b29f60010cee2221137693d1f56ce2878,False, soc core spi spislave minor cleanup, , ,None
173,https://api.github.com/repos/enjoy-digital/litex/commits/75bb78a4137df18fdfce4702267d47ecf044be1b,False, core clock add initial gowin gw1n pll support limited one output clock supporting phase duty cycle adjustements, , ,None
174,https://api.github.com/repos/enjoy-digital/litex/commits/fefc5aae664629788a7082bec623985bce80de75,False, core video videovgaphy add optional clk support lcd display almost vga compatible active low hsync vsync require clock, , ,None
175,https://api.github.com/repos/enjoy-digital/litex/commits/87ebdea5a736fe85d5050ef4b4694c1dc2660e52,False, software libliteeth add optional support allow disabling software reset wanted using hybrid liteethmac since interrupt hardware udp stack, , ,None
176,https://api.github.com/repos/enjoy-digital/litex/commits/a9e935e61a15586300ff1a5deca4242378c87794,False, tool litex_json2dts add interrupt setting sdcard, , ,None
177,https://api.github.com/repos/enjoy-digital/litex/commits/dc1a4c5380be351387b1cd48dd15ee1bffaf5857,False, integration soc wire sdirq cpu working testing patch http github.com litex hub linux pull linux patch take advantage sdcard interrupt track transfer finish however seems interrupt connected cpu patch doe allowing directly register eventmanager module irq handler, , ,None
178,https://api.github.com/repos/enjoy-digital/litex/commits/11f091d4cf4f3383cb6d1c532b6209b76fbb9d08,True, merge pull request 900 stffrdhrn rom 128k integration soc_core increase default rom size 128k,https://api.github.com/repos/enjoy-digital/litex/issues/900, ,None
179,https://api.github.com/repos/enjoy-digital/litex/commits/2f96cf021ce9f542673cbe0d1137536ad02c38e9,True, integration soc_core increase default rom size 128k recent bios change default rom size mor1kx built pass 64k boundary build fails since 128k default soft limit rom get resized actual rom requirement relatively safe note rom configured full 128kb allocated fix 893,https://api.github.com/repos/enjoy-digital/litex/issues/893,question,None
180,https://api.github.com/repos/enjoy-digital/litex/commits/9098f5553c7b6c9edc9f40137ff91b6481fff10c,False, software liblitedram add liblitedram prefix includes use copy bist.c sdram.c externally, , ,None
181,https://api.github.com/repos/enjoy-digital/litex/commits/bb355a773a92a0204de7cf85eb954bcd6c850ca9,False, integration soc video allow passing timing str tuple name dict passed str timing dict extracted passed tuple custom dict directly passed vtg, , ,None
182,https://api.github.com/repos/enjoy-digital/litex/commits/c4e8e44cd91159a30619b145e3d01b4d1872e7ed,False, core video allow passing custom dict allow listing classical video timing core let user provide timing specific configuration, , ,None
183,https://api.github.com/repos/enjoy-digital/litex/commits/da1092d9c0adad62a58d40ace7163249765d9d1d,True, merge pull request 896 danc86 nodefaultlibs soc software link compiler instead,https://api.github.com/repos/enjoy-digital/litex/issues/896, ,None
184,https://api.github.com/repos/enjoy-digital/litex/commits/f7b615ffab23b3dc6edbcc64031b5780634dab7b,False, software liblitedram sdram.c avoid direct dqs training ultrascale ultrascale seems cause issue configuration module also add delay similar read_leveling reset inc function, , ,None
185,https://api.github.com/repos/enjoy-digital/litex/commits/dc4f9772baabb406c8b3ca948663b9ec78111f96,False, software liblitedram sdram.c move common centering function separate section, , ,None
186,https://api.github.com/repos/enjoy-digital/litex/commits/19d16fa27f583a6d6cfaa159a9a0ef3e3edd4259,False, software liblitedram sdram update best_count error best_error, , ,None
187,https://api.github.com/repos/enjoy-digital/litex/commits/c50989be8e03a01bf978b3aec4a065effd81391b,False, software liblitedram sdram add sdram_tck_taps variable use internally avoid needed access csrs, , ,None
188,https://api.github.com/repos/enjoy-digital/litex/commits/87c0e30cef1a6dc50753d4ca355ba62b7c97a315,False, software liblitedram sdram.c remove residual wrap around code fix space tab, , ,None
189,https://api.github.com/repos/enjoy-digital/litex/commits/74c42a55e2ac4fcb35892cc5c58d208fef81e353,False, tool litex_json2dts framebuffer use, , ,None
190,https://api.github.com/repos/enjoy-digital/litex/commits/a3f3d8f08f31fc4348873aacb438169c1e869117,False, software liblitedram sdram fix compilation warning, , ,None
191,https://api.github.com/repos/enjoy-digital/litex/commits/c4195254edbd8991305001c2a728c04028adfc4a,True, merge pull request 897 antmicro jboc dqs training software liblitedram use single iteration dqs training,https://api.github.com/repos/enjoy-digital/litex/issues/897, ,None
192,https://api.github.com/repos/enjoy-digital/litex/commits/ad23130a9ac8acad8d165dafa4c25cadcd38549b,False, software liblitedram use single iteration dqs training, , ,None
193,https://api.github.com/repos/enjoy-digital/litex/commits/020466a43e9fd5cce3a9477dcc95fc019a0b0688,False, soc software link compiler instead linker doe actually recognise nodefaultlibs compiler option prior binutils 2.36 treated nodefaultlibs string short option ignored unrecognised starting binutils 2.36 report error instead riscv64 unknown elf error unable disambiguate nodefaultlibs mean nodefaultlibs see also http sourceware.org bugzilla show_bug.cgi 27050 fix 825, , ,None
194,https://api.github.com/repos/enjoy-digital/litex/commits/4c26dbe98f826da1732dc0bd99a48e3f7cfd43c4,False, core cpu microwatt map csr xics keep lower 128mbs soc auto allocation, , ,None
195,https://api.github.com/repos/enjoy-digital/litex/commits/9a82fd1d543de3f1e152cbb782ebf3cb6f5d9cf6,False, tool litex_sim use automatic ethmac allocation, , ,None
196,https://api.github.com/repos/enjoy-digital/litex/commits/48ec20e2efdb5ed6a48a36c7c49f12ac6e40c8a9,False, software liblitedram sdram remove wrap around adding wrap around capability discussed implemented done carefully since relation total delay compensated delay sdram clock period implemented also produced confusing value log  read leveling delay delay delay delay delay delay delay delay best b01 delay delay delay delay delay delay delay delay delay best b01 delay switching sdram hardware control confusing, , ,None
197,https://api.github.com/repos/enjoy-digital/litex/commits/a6c5fd7aed9e49b478595199728d910f97d7d031,True, merge pull request 891 antmicro crosslink fix sdr buffer lattice crosslink fix clock port name sdr impl,https://api.github.com/repos/enjoy-digital/litex/issues/891, ,None
198,https://api.github.com/repos/enjoy-digital/litex/commits/65a4886b722a5a4da45d7ab1858a03e940ff45c9,True, merge pull request 892 jluebbe bios bios support passing tftp filename netboot command,https://api.github.com/repos/enjoy-digital/litex/issues/892,enhancement,None
199,https://api.github.com/repos/enjoy-digital/litex/commits/f4c9bf06662985d40dba238fa1bede312eb60563,False, bios support passing tftp filename netboot command signed jan luebbe jlu pengutronix.de, , ,None
200,https://api.github.com/repos/enjoy-digital/litex/commits/54f729fbc1728de90f0ffbdfd32935153111acb4,False, lattice fix port name sdr impl signed karol gugala kgugala antmicro.com, , ,None
201,https://api.github.com/repos/enjoy-digital/litex/commits/22d763ee11d62d53019962319fbd739a841c92ac,False, tool litex_sim remove self.add_csr call longer required, , ,None
202,https://api.github.com/repos/enjoy-digital/litex/commits/8c8c1fe6e0d6ffc6d5439d84582176e97cba87b3,False, tool litex_sim fix cpu configuration allow list supported cpu listed invalid cpu_type provided, , ,None
203,https://api.github.com/repos/enjoy-digital/litex/commits/116c2f15494af7cd51af74569f122ee245fd6eb4,False, core cpu cosmetic cleanup, , ,None
204,https://api.github.com/repos/enjoy-digital/litex/commits/fe7029a7e03b7f93c236ec798b51a461381e8d7e,False, software liblitedram add missing read window centering selecting bitslip write dqs training, , ,None
205,https://api.github.com/repos/enjoy-digital/litex/commits/447d2648e867de609ccdacef4886f60020c330f7,True, merge pull request 884 antmicro jboc dqs training write dqs training,https://api.github.com/repos/enjoy-digital/litex/issues/884, ,None
206,https://api.github.com/repos/enjoy-digital/litex/commits/0ed7852779fd0d8185e784b103116ca21cecb571,False, tool litex_term add time.sleep bridgeuart avoid high cpu usage, , ,None
207,https://api.github.com/repos/enjoy-digital/litex/commits/75045914b4728ce73f05c8871258c053d7b848fc,False, global bump copyright year, , ,None
208,https://api.github.com/repos/enjoy-digital/litex/commits/b55af2156ba3380a7bed9eafeb33c64304179440,False, soc add_sdcard fix cmd_done signal, , ,None
209,https://api.github.com/repos/enjoy-digital/litex/commits/482bd61ea54ba8b9210fc6954571983c9174df70,True, merge pull request 887 paulusmack master integration soc add_sdcard add interrupt command completion,https://api.github.com/repos/enjoy-digital/litex/issues/887, ,None
210,https://api.github.com/repos/enjoy-digital/litex/commits/e6765f847dfa883a60f0f45bc4460241641bbe5c,False, integration soc add_sdcard add interrupt command completion useful long running command generally particular without data transfer erase level sensitive interrupt make little harder lose interrupt due incorrect programming signed paul mackerras paulus ozlabs.org, , ,None
211,https://api.github.com/repos/enjoy-digital/litex/commits/2ac7e0b97825c2ecb45c9cadf7d5abb299672e81,False, software liblitesdcard update litesdcard change directly supported command, , ,None
212,https://api.github.com/repos/enjoy-digital/litex/commits/b29515bd1dd07f616f2d9f1fe3ef1fbe11b735c5,True, merge pull request 885 paulusmack master software liblitesdcard tell controller wait card busy,https://api.github.com/repos/enjoy-digital/litex/issues/885, ,None
213,https://api.github.com/repos/enjoy-digital/litex/commits/eea63968d242020719bd6ca2c453fc959fb99969,True, merge pull request 877 rdolbeau eth_int_fix fix interrupt issue ethernet recent linux litex vexriscv smp,https://api.github.com/repos/enjoy-digital/litex/issues/877, ,None
214,https://api.github.com/repos/enjoy-digital/litex/commits/49c4d735c5a31766c13ee2e1a71524f41dd7edfa,False, software liblitesdcard tell controller wait card busy bit command register tell controller wait card indicating busy pulling dat0 line low card command app command also command use set bit command signed paul mackerras paulus ozlabs.org, , ,None
215,https://api.github.com/repos/enjoy-digital/litex/commits/2a5973b21fc002597b8a2f99deb8abf14a6c353a,False, soc software liblitedram refactor centering code generic function, , ,None
216,https://api.github.com/repos/enjoy-digital/litex/commits/76d121ea36cffe8fb5172573158948ce6c58fabf,False, soc software liblitedram add dqs training procedure, , ,None
217,https://api.github.com/repos/enjoy-digital/litex/commits/f310dd52f38cd56c39a2902233f9d5d796dc4160,False, fix interrupt issue ethernet recent linux litex vexriscv smp seems overreaching interrupt parent caused trouble interrupt routing move interrupt parent soc entry, , ,None
218,https://api.github.com/repos/enjoy-digital/litex/commits/8ef7353fe5c84d519287b8eb59130d73d934f59f,False, add interactivity option simulation, , ,None
219,https://api.github.com/repos/enjoy-digital/litex/commits/246142256b29d707b9b20ed3c4f35df833e666dd,True, merge pull request 880 betrusted issue 862 resolve issue 862 add description soc.svd,https://api.github.com/repos/enjoy-digital/litex/issues/862,enhancement,None
220,https://api.github.com/repos/enjoy-digital/litex/commits/01479ed541e8ee5e3d96877c63fcc9106ae697ec,True, merge pull request 879 betrusted timer doc use autodoc timer documentation,https://api.github.com/repos/enjoy-digital/litex/issues/879, ,None
221,https://api.github.com/repos/enjoy-digital/litex/commits/f014e4cbd2bdf0123982025f5672fe63b57173db,False, tool litex_client add filter parameter dump_registrers dump display filtered register litex_cli regs filter pcie_phy dump display pcie_phy register, , ,None
222,https://api.github.com/repos/enjoy-digital/litex/commits/1b78b120243a9d27391a4917ead080932906f022,False, resolve feedback import location, , ,None
223,https://api.github.com/repos/enjoy-digital/litex/commits/ab0aab6913a8bb232dae0b372b7fbfa814a8fe41,True, resolve issue 862 add description soc.svd issue description provided simply would put description tag break compatibility program insert somewhat useful default description including timestamp word litex soc,https://api.github.com/repos/enjoy-digital/litex/issues/862,enhancement,None
224,https://api.github.com/repos/enjoy-digital/litex/commits/2bb830bb69519cf06713ea2b7d5afab27a4ce7bf,False, use autodoc timer documentation sure nobody else saw sometime last month patch sphinx started throwing error building doc timer block problem body title none doc code try invoke method none changing doc methodology autodoc explicitly creating intro section fix, , ,None
225,https://api.github.com/repos/enjoy-digital/litex/commits/5011b564c35e2a2e95347b149848dbae5e355420,False, integration soc add prefix build_name build_name start digit invalid verilog top level name, , ,None
226,https://api.github.com/repos/enjoy-digital/litex/commits/15cf4d75e97e183ff795c540c028153c640099fa,False, software liblitesdcard add define allow disabling enabling multiple block writes implement multiple block writes, , ,None
227,https://api.github.com/repos/enjoy-digital/litex/commits/5cdf62136724477566842aadf5bd769457f8894a,False, software liblitesdcard add define allow disabling enabling multiple block read also use single block read block read avoid stop transmission, , ,None
228,https://api.github.com/repos/enjoy-digital/litex/commits/9bec0ce7a28afb498c7b7eb79943c270225c061a,False, soc add_ethernet add with_timestamp parameter enable timestamping use timestamp source, , ,None
229,https://api.github.com/repos/enjoy-digital/litex/commits/7caed5679027743e16091e7b0481ca796394e636,False, core timer expose uptime_cycles allow multiple call add_uptime, , ,None
230,https://api.github.com/repos/enjoy-digital/litex/commits/dbe09341c09249db46d186487a0b4db21aceacfd,False, soc add_pcie remove duplicate assert already checked check_if_exists, , ,None
231,https://api.github.com/repos/enjoy-digital/litex/commits/37a81b145a4caee91146ba2b101fed2171fdb4c5,True, merge pull request 875 rdolbeau json2dts add framebuffer memory reserved memory entry,https://api.github.com/repos/enjoy-digital/litex/issues/875, ,None
232,https://api.github.com/repos/enjoy-digital/litex/commits/e5e472d469b4aad4593ae23983db4ec7099b50aa,False, soc software remove soccontroller dependency bios compilation, , ,None
233,https://api.github.com/repos/enjoy-digital/litex/commits/02328e5236c21b43ce8b312ff6ad378cfc5433b6,False, integration soc add method check ctrl timer0 rom sram presence soc using bios, , ,None
234,https://api.github.com/repos/enjoy-digital/litex/commits/6940db77305946002edaa6f70788fce0f63ebed0,False, software bios fix compilation without uart, , ,None
235,https://api.github.com/repos/enjoy-digital/litex/commits/dac6c1cbb19f737329b6b5e277bfc9c0fea13d4b,False, json2dts add framebuffer memory reserved memory entry linux try use something else, , ,None
236,https://api.github.com/repos/enjoy-digital/litex/commits/8db1a619f5eddead4223c508c7089fcbe4c01b8e,True, merge pull request 874 chmousset enh enh ecp5 differential input support,https://api.github.com/repos/enjoy-digital/litex/issues/874, ,None
237,https://api.github.com/repos/enjoy-digital/litex/commits/4500641d78b0df88ad1ce07d53a5275db02038c5,True, merge pull request 873 sthornington master fix yosys read command systemverilog source,https://api.github.com/repos/enjoy-digital/litex/issues/873, ,None
238,https://api.github.com/repos/enjoy-digital/litex/commits/f89492333ed732a7c7be1dba8dff5975af90dbe5,True, merge pull request 871 rdolbeau 640x480_60hz 640x480 60hz lowest bandwidth option yet,https://api.github.com/repos/enjoy-digital/litex/issues/871, ,None
239,https://api.github.com/repos/enjoy-digital/litex/commits/51ea0c0427271fefa40e40002da49664bb9c4a83,False, enh ecp5 differential input support, , ,None
240,https://api.github.com/repos/enjoy-digital/litex/commits/4b0a359675c6e35a5472b9ae9f3bdf898bf00eeb,False, fix yosys read command systemverilog source, , ,None
241,https://api.github.com/repos/enjoy-digital/litex/commits/3addd587b6ed7c4d7c69ef5ec032edddca851613,False, 640x480 60hz lowest bandwidth option yet, , ,None
242,https://api.github.com/repos/enjoy-digital/litex/commits/080ecad522ad2dec43295517f5111822022554f4,False, cpu vexriscv_smp add specialization ram implementation based fpga family platform ramxilinx infered correctly intel altera device intel altera specific implementation could add specific implementation future required, , ,None
243,https://api.github.com/repos/enjoy-digital/litex/commits/70d11974fcf35c43631f5d0a926d6d2be3fa6711,False, core video framebuffer add support video clock faster sys_clk dram data width cdc done first data width conversion done video clock domain, , ,None
244,https://api.github.com/repos/enjoy-digital/litex/commits/c182f4db5f90fe75ad1dad7f9f775415dab3f828,False, core video add check video timing list available one supported, , ,None
245,https://api.github.com/repos/enjoy-digital/litex/commits/2ed5f14e9e2c89c2f5bb74c77d59fce389f4abd4,False, integration soc soc_core remove min data width max sdram size need configurable enforced target file, , ,None
246,https://api.github.com/repos/enjoy-digital/litex/commits/ac7857fa4f685aade3a6bbf0ef16d1d9fbb0eb31,False, core video add workaround sdram data_width, , ,None
247,https://api.github.com/repos/enjoy-digital/litex/commits/4a29e2403c5d37747fc847a21f5aa9bfcd76014c,False, integration soc add_sdram directly use main_ram mem_map mapping available, , ,None
248,https://api.github.com/repos/enjoy-digital/litex/commits/99a26fc71065a08e78745d782973855e3715c7c5,False, integration soc modify default framebuffer base address, , ,None
249,https://api.github.com/repos/enjoy-digital/litex/commits/bf999cfeac01bea30211f0f870d19d0bb521f539,False, core video expose fifo_depth add underflow signal used investigate bandwidth issue, , ,None
250,https://api.github.com/repos/enjoy-digital/litex/commits/544c0e2c84a7e89caf87b35f627ecd339c82dcd1,True, merge pull request 867 geertu json2dts fixes2 json2dts fixes2,https://api.github.com/repos/enjoy-digital/litex/issues/867, ,None
251,https://api.github.com/repos/enjoy-digital/litex/commits/5231ee8022a51fca97455580b9b80ed4ec8ed685,True, merge pull request 866 shuffle2 nodep lattice diamond window build fix,https://api.github.com/repos/enjoy-digital/litex/issues/866, ,None
252,https://api.github.com/repos/enjoy-digital/litex/commits/24ad265a3be040625405f900d8d670f6367cb263,False, tool litex_json2dts fix i2c node i2c f0000800 address cell required property schema documentation devicetree binding i2c litex i2c.yaml i2c f0000800 size cell required property schema documentation devicetree binding i2c litex i2c.yaml fix adding missing property signed geert uytterhoeven geert linux m68k.org, , ,None
253,https://api.github.com/repos/enjoy-digital/litex/commits/e09b2bd1c57158519eaae2e49ef6cbc306cbcefd,False, tool litex_json2dts fix gpio node gpio f0003000 gpio controller required property schema documentation devicetree binding gpio litex gpio.yaml gpio f0003000 gpio cell required property schema documentation devicetree binding gpio litex gpio.yaml fix adding missing property signed geert uytterhoeven geert linux m68k.org, , ,None
254,https://api.github.com/repos/enjoy-digital/litex/commits/fc75e57d9a8677673c0bbd3621e2fcdc30946cc1,False, lattice use pnmainc window, , ,None
255,https://api.github.com/repos/enjoy-digital/litex/commits/e56268d41996e42d8d6128b7d16db014dafcd5be,False, require compiler_rt used, , ,None
256,https://api.github.com/repos/enjoy-digital/litex/commits/b858dd62e99d212355bb56de8204fe9b9f632684,False, liblitesdcard sdcard remove divider workaround due litesdcard backpressure issue, , ,None
257,https://api.github.com/repos/enjoy-digital/litex/commits/37704195af3b5323471e67bad01209f7432fe8ce,False, tool litex_json2dts revert previous mac0 formating thanks geertu, , ,None
258,https://api.github.com/repos/enjoy-digital/litex/commits/9d62cbf56e4d26786d2492a67dcfbc02160845bf,False, integration soc soccsrhandler keep auto allocation mode, , ,None
259,https://api.github.com/repos/enjoy-digital/litex/commits/24ee6de5c2e6c3bf0df060af28fc95f44611d20a,False, core video make pin optional videodviphy, , ,None
260,https://api.github.com/repos/enjoy-digital/litex/commits/7556d551b45ebc43f64185bc62f2c6e165330f66,True, merge pull request 865 geertu json2dts fix json2dts fix,https://api.github.com/repos/enjoy-digital/litex/issues/865, ,None
261,https://api.github.com/repos/enjoy-digital/litex/commits/a7a70fa2f0464159781c87dd97f77900fa4de002,False, tool litex_json2dts fix mmc node mmc f0006800 reg 4026558464 256 4026560512 256 4026562560 256 4026564608 256 long schema schema dtschema schema simple bus.yaml mmc f0006800 reg 4026558464 256 4026560512 256 4026562560 256 4026564608 256 long schema schema dtschema schema reg.yaml fix grouping tuples reg property using angle bracket signed geert uytterhoeven geert linux m68k.org, , ,None
262,https://api.github.com/repos/enjoy-digital/litex/commits/54d2578f04dcf1b6fe5c004f37ad6307c3e10ce8,False, tool litex_json2dts fix liteuart node serial f0001000 device_type doe match regexes pinctrl schema documentation devicetree binding serial litex liteuart.yaml fix dropping offending property signed geert uytterhoeven geert linux m68k.org, , ,None
263,https://api.github.com/repos/enjoy-digital/litex/commits/bcef9a68caeea1d6ccaada6a0264bdbaecc5708e,False, tool litex_json2dts fix plic node interrupt controller f0c00000 compatible sifive plic 1.0.0 one sifive fu540 c000 plic canaan k210 plic schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml interrupt controller f0c00000 compatible sifive plic 1.0.0 expected schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml interrupt controller f0c00000 address cell required property schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml fix correcting order compatible value adding missing address cell property signed geert uytterhoeven geert linux m68k.org, , ,None
264,https://api.github.com/repos/enjoy-digital/litex/commits/610bfe4d0c52cd84159c1b4a267560c3c0ca550e,False, tool litex_json2dts fix dts indentation replace bogus tab space drop space empty line signed geert uytterhoeven geert linux m68k.org, , ,None
265,https://api.github.com/repos/enjoy-digital/litex/commits/6b482bce548e4b5bad2526fc6d144fd0c9a8a49b,False, tool litex_json2dts framebuffer switch new simplified video framebuffer timing already pre initialized software configure modify change video resolution, , ,None
266,https://api.github.com/repos/enjoy-digital/litex/commits/137274dfe06ac37ea362ef853b208eae5ece0629,False, integration soc use mem_map video base address default 0x4800000 pas constant software, , ,None
267,https://api.github.com/repos/enjoy-digital/litex/commits/ed1d29958a5e9dda55d1316275040eed5284050e,False, core video fix color ordering, , ,None
268,https://api.github.com/repos/enjoy-digital/litex/commits/714903e65b1431ae5cbb7a40db430b82cbbb790e,False, core video videoterminal write csi interpreter color term_mem decoding working, , ,None
269,https://api.github.com/repos/enjoy-digital/litex/commits/18f77ef378cf12012151fba77b55f376b30eac25,False, core video videoterminal also clear rst fix issue line displayed previous content, , ,None
270,https://api.github.com/repos/enjoy-digital/litex/commits/438eec0268792b4ac3882fd06e0658ac7eb0c8e1,False, integration soc add_sdcard remove self.csr.add false alarm also work linux litex rocket, , ,None
271,https://api.github.com/repos/enjoy-digital/litex/commits/60d518a5d36a2630ecd78a38a83f844e046ca38f,True, merge pull request 864 gsomlo gls json2dts eth json2dts.py fix mac0 reg property style consistency,https://api.github.com/repos/enjoy-digital/litex/issues/864, ,None
272,https://api.github.com/repos/enjoy-digital/litex/commits/c859c34844b817fdfd9a2e4032f4d280f6e9c58e,False, json2dts.py fix mac0 reg property style consistency assuming address size cell following equivalent reg start1 size1 start2 size2 ... startn sizen reg start1 size1 start2 size2 ... startn sizen second form appears widely used popular including output json2dts.py exception mac0 node first form patch make output generated mac0 consistent node, , ,None
273,https://api.github.com/repos/enjoy-digital/litex/commits/58701cc48cd1778cec14196d86ab4d75d7c28624,False, tool litex_client use csr base base address pcie design, , ,None
274,https://api.github.com/repos/enjoy-digital/litex/commits/518aaeaacb6d728a180113a28c31834c2d38efb5,True, merge pull request 863 dolu1990 master cpu vexriscv_smp add rvc support,https://api.github.com/repos/enjoy-digital/litex/issues/863, ,None
275,https://api.github.com/repos/enjoy-digital/litex/commits/4246f77a97db530921b0ea27c9081db92c7caccf,False, integration soc add_scard revert use self.csr.add since avoid breaking linux driver currently relies implicit ordering probably shoudln, , ,None
276,https://api.github.com/repos/enjoy-digital/litex/commits/e755a02b84948dba2506d1bf58ea969be41ee612,False, cpu vexriscv_smp add rvc support, , ,None
277,https://api.github.com/repos/enjoy-digital/litex/commits/aad56a047a337d5e8a3fdc8b9fa0913134b7c6dc,False, integration soc use csr automatic allocation, , ,None
278,https://api.github.com/repos/enjoy-digital/litex/commits/aa9eb1f6a36d2147b7e03d7aaf5b65368d3e47c2,False, integration soc add csr automatic allocation enable default allocated csrs already automatically detected allocated simply allocate automatically instead raising error also allows simplifying user code since self.csr.add self.add_csr longer required, , ,None
279,https://api.github.com/repos/enjoy-digital/litex/commits/3def6ae985a46197166b8bc3fb850d5aa01ae540,False, integration soc sure add_xy method use check_if_exists improve video integration, , ,None
280,https://api.github.com/repos/enjoy-digital/litex/commits/c9ac5424f4ad19f190d4ee794f51b1282199589c,False, integration soc cosmetic cleanup pas, , ,None
281,https://api.github.com/repos/enjoy-digital/litex/commits/6e23fb1d99ca442326a676c7e633af763245ee12,False, integration soc move identifier import add_identifier, , ,None
282,https://api.github.com/repos/enjoy-digital/litex/commits/e1b20a934ad1bce42bfc340a11ddb0c3092d093b,False, integation soc move videoxy import add_video_xy, , ,None
283,https://api.github.com/repos/enjoy-digital/litex/commits/1b9eefbee4f953270967c6d9cd3e157c55255c64,False, integration soc move timer import add_timer, , ,None
284,https://api.github.com/repos/enjoy-digital/litex/commits/01fdca91499b7a48d2556866087fac3e255717fd,False, integration soc move spimaster import add_spi_sdcard, , ,None
285,https://api.github.com/repos/enjoy-digital/litex/commits/5229727c2b1ba40d132bd72d96ee363867bb8c73,False, integration soc move spiflash import add_spi_flash, , ,None
286,https://api.github.com/repos/enjoy-digital/litex/commits/c60938d7aa001d74b7b68dccd42541b25cf0db8b,False, integration soc ethernet simplify timing constraint, , ,None
287,https://api.github.com/repos/enjoy-digital/litex/commits/e27330b0d918aab74a6981c805bdd52199459bd1,False, integration soc replace self.add_csr self.csr.add, , ,None
288,https://api.github.com/repos/enjoy-digital/litex/commits/36bb069b8bb999384153f708e643d714411dafaa,False, interconnect packet minor cleanup, , ,None
289,https://api.github.com/repos/enjoy-digital/litex/commits/6c640b0693e719ea10234475119002b00df57685,False, compat stream_sim remove todo since done, , ,None
290,https://api.github.com/repos/enjoy-digital/litex/commits/9eb318e86ab5b21db5e6e68e7e22ea2d4c98c84f,False, soc interconnect stream_sim move compat prevent since longer really used recommended new design, , ,None
291,https://api.github.com/repos/enjoy-digital/litex/commits/bc8974dad11e2dac4bee66e2e446123ceaf93159,False, litex_sim switch soc_core_args, , ,None
292,https://api.github.com/repos/enjoy-digital/litex/commits/ee36138f75cf4c9964183309dd764f5b85b1325e,False, compat fix trigger notice used enable socsdram compat, , ,None
293,https://api.github.com/repos/enjoy-digital/litex/commits/50ed5e262d4803eb944c595c580341214e3238cf,False, integration soc_core move sdram argument soc_core_args, , ,None
294,https://api.github.com/repos/enjoy-digital/litex/commits/ad63f8edc852084618ef0c47dfd1e4f9f6e06c19,False, compat add retro compat moved, , ,None
295,https://api.github.com/repos/enjoy-digital/litex/commits/f7f277548e9f004fcdddafd6f835d156faf4626c,False, compat add litex.compat handle retro compatibility api change move integration soc_sdram compat notice yet enabled soc_sdram since target first need updated, , ,None
296,https://api.github.com/repos/enjoy-digital/litex/commits/cc02055b42f7eb924fd8c1233ff0466dc5de26d2,True, merge pull request 859 dolu1990 master soc core cpu vexriscv_smp cpu per fpu ratio,https://api.github.com/repos/enjoy-digital/litex/issues/859, ,None
297,https://api.github.com/repos/enjoy-digital/litex/commits/391a4429dcaa8a8f18934af20e39a3e9e4c42062,False, soc core cpu vexriscv_smp add cpu_per_fpu option change ratio core count fpu, , ,None
298,https://api.github.com/repos/enjoy-digital/litex/commits/9e341544d5391ace68d0f86a36601c4152feff02,True, merge pull request 858 antmicro jboc gtkwave fix gtkwave fix error prefix empty make treeopen optional,https://api.github.com/repos/enjoy-digital/litex/issues/858, ,None
299,https://api.github.com/repos/enjoy-digital/litex/commits/bea82efc5dd26889c0f2fbc87c90e1032c3fa48e,False, gtkwave fix error prefix empty make treeopen optional, , ,None
300,https://api.github.com/repos/enjoy-digital/litex/commits/9113c1a2f9015e2fa86dadb4c61d1993d0e6bced,False, core gpio gpioirq add mode csr edge change rename polarity csr edge allow interrupt change rising edge falling edge, , ,None
301,https://api.github.com/repos/enjoy-digital/litex/commits/c2f65b2b048c2638b58d1de97e0c0d76444f080c,True, merge pull request 850 dolu1990 master cpu vexriscv_smp add fpu support,https://api.github.com/repos/enjoy-digital/litex/issues/850, ,None
302,https://api.github.com/repos/enjoy-digital/litex/commits/db353526c11e5282cf5b5062c4622413e6863804,True, merge pull request 853 mczerski liteeth_slots liteeth allow specify nrxslots ntxslots liteeth,https://api.github.com/repos/enjoy-digital/litex/issues/853, ,None
303,https://api.github.com/repos/enjoy-digital/litex/commits/d0c4199096b4da074068be72a7547b3b6775f23c,False, core gpio fix gpioirq compilation tested arty import gpioin gpioin user_sw with_irq true self.add_csr gpio_in gpio_in, , ,None
304,https://api.github.com/repos/enjoy-digital/litex/commits/1bb4507d934c33ce47040c7aa91420bc61c4fa91,True, merge pull request 846 enjoy digital axi lite downconverter fix interconnect axi fix read base address,https://api.github.com/repos/enjoy-digital/litex/issues/846, ,None
305,https://api.github.com/repos/enjoy-digital/litex/commits/8460523f276f54057bb27f54330bcbacbe6f67e4,False, core video add videoecp5hdmi phy move 10to1 serializer generic share spartan6 ecp5, , ,None
306,https://api.github.com/repos/enjoy-digital/litex/commits/e5695f99344335500093541d71186ab336f12066,False, core video add videos6hdmiphy using stream.gearbox convertion, , ,None
307,https://api.github.com/repos/enjoy-digital/litex/commits/c01284fa23f2a5297a38dfe7e0ed68fb7bf13bb7,True, integration soc review fix 849 fix clock domain,https://api.github.com/repos/enjoy-digital/litex/issues/849, ,None
308,https://api.github.com/repos/enjoy-digital/litex/commits/675349055b2f6f2129ffa1447b904742ae3fdfc2,False, inteconnect stream increase io_lcm size io_lcm i_dw io_lcm o_dw allow supporting case, , ,None
309,https://api.github.com/repos/enjoy-digital/litex/commits/d7c0b4c111b3a75bad3bdcf3400d10cda3e6ffa3,False, dts gpio interrupt controller definition switch commit add support enabling interupts switch module declaring switch gpioin module with_irq true make dts generation add correct interrupt controller definition also switches_ngpio constant defined used specify correct number gpios dts example gpioin pad switches_pads with_irq true self.add_csr switch self.irq.add switch true switches_ngpio len switches_pads, , ,None
310,https://api.github.com/repos/enjoy-digital/litex/commits/6eaa426e37b4c9a90152f16671d00ae02a0ba05c,False, liteeth allow specify nrxslots ntxslots liteeth, , ,None
311,https://api.github.com/repos/enjoy-digital/litex/commits/6b387eb579cd24265e3af5ba34bc36140eb9046e,False, cpu vexriscv_smp add fpu support, , ,None
312,https://api.github.com/repos/enjoy-digital/litex/commits/a166a8dba3006886264064a8cb872b4b246ee802,True, merge pull request 849 hansfbaier add video colorbars video convenience method add color bar pattern,https://api.github.com/repos/enjoy-digital/litex/issues/849, ,None
313,https://api.github.com/repos/enjoy-digital/litex/commits/c071bb4ac7b23312548d2095c5c8e2802bb4f118,False, software liblitesdcard check sdcard_switch since requesting data read transfer, , ,None
314,https://api.github.com/repos/enjoy-digital/litex/commits/f86c743c58a945ccf32a55a7ef839717c085fe71,False, video convenience method add color bar pattern, , ,None
315,https://api.github.com/repos/enjoy-digital/litex/commits/04cb8e0e5e745e54daddf84e08deca561b7edec3,False, core xadc review cleanup 838 rename _xadc ussysmon ussystemmonitor, , ,None
316,https://api.github.com/repos/enjoy-digital/litex/commits/367b510590cf58abe4e50b7ede16fdd8a659d65b,True, merge pull request 838 jersey99 ussysmon ussysmon sysmone1 device,https://api.github.com/repos/enjoy-digital/litex/issues/838, ,None
317,https://api.github.com/repos/enjoy-digital/litex/commits/13e13a094c414bfb6f075de3a285088ff259c798,False, soc interconnect axi add axilite clock domain crossing module, , ,None
318,https://api.github.com/repos/enjoy-digital/litex/commits/11f7416e3603bf404a3c603902162cf02551e98c,True, merge pull request 847 zoobab master add support xcompiler alpine 3.13,https://api.github.com/repos/enjoy-digital/litex/issues/847, ,None
319,https://api.github.com/repos/enjoy-digital/litex/commits/0456de50aa766c8e4cf731605c6819a7e5cf091d,False, add support xcompiler alpine 3.13 problem xcompiler alpine 3.13 found solution add riscv none elf gcc add edge repository echo http alpine edge main nhttp alpine edge testing nhttp cdn.alpine linux.org alpine edge community etc apk repository apk update apk add gcc riscv none elf xcompiler found riscv none elf gcc usr bin riscv none elf gcc, , ,None
320,https://api.github.com/repos/enjoy-digital/litex/commits/1e9606f3fb9d502a9331654c336c17061d8e7cfe,False, software liblitedram improve find_cmd_delay favor higher number valid module centered scan also add optional debug define look cmd clk centering scan  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built mar 2021 bios crc passed 116682af migen git sha1 7014bdc litex git sha1 edcc0f88 soc cpu vexriscv 125mhz bus wishbone bit 4gib csr bit data rom 64kib sram 8kib 8kib sdram 1048576kib bit 1000mt cwl initialization initializing sdram 0x40000000 ... switching sdram software control write leveling tck tap cmd clk scan cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal best setting cmd clk delay tap data scan delay delay delay delay delay delay delay delay write latency calibration  read leveling delay delay delay delay delay delay delay delay best b03 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b05 delay delay delay delay delay delay delay delay delay best b04 delay switching sdram hardware control memtest 0x40000000 2mib ... write 0x40000000 0x40200000 2mib read 0x40000000 0x40200000 2mib memtest memspeed 0x40000000 2mib ... write speed 40mib read speed 33mib boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console, , ,None
321,https://api.github.com/repos/enjoy-digital/litex/commits/3cbdc567ff4c50610e3b67c8e7b4ece9fe4da628,False, soc add init_rom initialize rom content auto_size option enable default reduce rom size length content read mode ensures integrated rom reduced minimal size build avoid adjust manually integrated rom size target, , ,None
322,https://api.github.com/repos/enjoy-digital/litex/commits/d9b6d7608c903c89ec4e69998519ffbc16875c68,False, soc integration soc_core cleanup soccore argument, , ,None
323,https://api.github.com/repos/enjoy-digital/litex/commits/21273ffe876a8ec0e4354a89c63b782562033bf7,False, soc integration builder cleanup add comment, , ,None
324,https://api.github.com/repos/enjoy-digital/litex/commits/cba4642444fe42e8a009d3e5709e781111b0e0c2,True, merge pull request 845 meklort meklort xics fix xics disable endianness swapping,https://api.github.com/repos/enjoy-digital/litex/issues/845, ,None
325,https://api.github.com/repos/enjoy-digital/litex/commits/a81d1da98008e450cb8b11a4c9b9c379c1124fcd,False, soc integration common improve get_mem_data error reporting, , ,None
326,https://api.github.com/repos/enjoy-digital/litex/commits/26f55797cca4e8bb101927d0b5fd9e8d9171c13f,False, software liblitedram make sure init_error set init_done useful standalone core user logic looking init_done init_error condition user access, , ,None
327,https://api.github.com/repos/enjoy-digital/litex/commits/da1277021a4b9d18d628a8e50cf2148dc050be4d,False, build minor cosmetic cleanup, , ,None
328,https://api.github.com/repos/enjoy-digital/litex/commits/10eff37b84fe72fb2f94b26a9818cd0729bca4b8,False, interconnect axi fix read base address downconverter start master addr aligned master addr, , ,None
329,https://api.github.com/repos/enjoy-digital/litex/commits/08072eb872aea79c81f54181b71e26d5f8aa5688,False, xics disable endianness swapping endianess swapping code caused core diverge microwatt resulting xics test working http github.com antonblanchard microwatt blob master test xics xics.h byte writes writing incorrect byte remove endianswapping minimizes delta upstream xics irq.h header, , ,None
330,https://api.github.com/repos/enjoy-digital/litex/commits/c92e4cb3ca122349c27019f3715c9a2e41bf3c04,False, xics missing static keywords irq header, , ,None
331,https://api.github.com/repos/enjoy-digital/litex/commits/9d08c65e8a96477e3b62c1a439ddf8840a12ecfb,False, build make sure constraint applied exists simulation necessarily required, , ,None
332,https://api.github.com/repos/enjoy-digital/litex/commits/ee2d373477389535ce132219d4421f4bce70c345,True, merge pull request 843 gregdavill core stream monitor fix typo,https://api.github.com/repos/enjoy-digital/litex/issues/843, ,None
333,https://api.github.com/repos/enjoy-digital/litex/commits/e48b269d77567e251d34bd501d8cb390a91ee675,False, build fix use_default_clk set user provided sys_clk prevented default timing constraint generated timing constraint file, , ,None
334,https://api.github.com/repos/enjoy-digital/litex/commits/31cc7f1e428c496d3aeaba76b37170ade554955e,False, core stream monitor fix typo, , ,None
335,https://api.github.com/repos/enjoy-digital/litex/commits/0e7d8219ead8226013b75f3e15116e7e43fa5c71,False, soc core gpio simplify gpioin irq make polarity configurable also add optional irq gpiotristate instance litex.soc.cores import gpio gpio_in_pads signal gpio.gpioin gpio_in_pads with_irq true self.add_csr gpio_in, , ,None
336,https://api.github.com/repos/enjoy-digital/litex/commits/0d8b6f8fbbedca5e3e2a84bfaf15684e825cca08,False, add rising edge support falling rising selection, , ,None
337,https://api.github.com/repos/enjoy-digital/litex/commits/ece90059493f820b0a3a6693d1df9e7b869f4a8d,False, cpu vexriscv core rename timer_enabled parameter with_timer consistency codebase disable timer default since increasing resource causing issue ice40 design, , ,None
338,https://api.github.com/repos/enjoy-digital/litex/commits/834c90b71fb082913e78899cd8b4705e34313336,True, merge pull request 841 gatecat radiant_pins_x build radiant skip location constraint pin,https://api.github.com/repos/enjoy-digital/litex/issues/841, ,None
339,https://api.github.com/repos/enjoy-digital/litex/commits/c64e2d3a8590954b50818dca285563241b452951,False, build radiant skip location constraint pin signed gatecat gatecat ds0.me, , ,None
340,https://api.github.com/repos/enjoy-digital/litex/commits/5af8e5c9345053763f6d89764790a7fc8793b8bf,False, soc add_etherbone fix udpipcore clock domain still run eth_clk even etherbone running sys_clk since data width convertion done udp, , ,None
341,https://api.github.com/repos/enjoy-digital/litex/commits/6bb0541f9ad5d30d85067a1d86415b9380397ebb,False, remove ussysmon.py consolidated inside xadc.py, , ,None
342,https://api.github.com/repos/enjoy-digital/litex/commits/a1e54671beac463baa5809bb1192dab18cbcc4c8,False, sim serial2console remove workaround since longer required generating double carrier return simulation, , ,None
343,https://api.github.com/repos/enjoy-digital/litex/commits/7e3912aaefd7dfbe2bc4680a5f4e7383e12faf98,False, software demo make hellocpp optional build cxx avoid adding dependency optional feature, , ,None
344,https://api.github.com/repos/enjoy-digital/litex/commits/647d3eb51a4f93a286a4ecb689f256e655dc4402,False, soc core xadc.py move ussysmon, , ,None
345,https://api.github.com/repos/enjoy-digital/litex/commits/31ac6659c95cd914f9b20532480ad4337474b458,False, core video add videos7hdmiphy xilinx series, , ,None
346,https://api.github.com/repos/enjoy-digital/litex/commits/9624cce188f72cdbd17315fbdc15264fdd5ef0b8,False, core video mode videovgaphy videodviphy add separator, , ,None
347,https://api.github.com/repos/enjoy-digital/litex/commits/0280a9dd575e9c80b907e53ad308df33800f6440,False, soc pas clock_domain, , ,None
348,https://api.github.com/repos/enjoy-digital/litex/commits/8b531b4215decee8f46724deaa7fd6bde0129ae5,False, core add code_tmds tmds encoder mixxeo litevideo, , ,None
349,https://api.github.com/repos/enjoy-digital/litex/commits/10d87e4138b88e910148569b8715a2d58c57723f,False, core video videophys use primitive, , ,None
350,https://api.github.com/repos/enjoy-digital/litex/commits/82d0ecd7bd376c25f1f4bfe96558596e3a2041af,False, core video videoterminal add clear reset, , ,None
351,https://api.github.com/repos/enjoy-digital/litex/commits/a1e7aab35c621d6b151bb9b5a51593742ad6cae1,False, core clock xilinx_usp uspidelayctrl apply usidelayctrl change, , ,None
352,https://api.github.com/repos/enjoy-digital/litex/commits/60e2d3335f6235f9bc02b3dc62eb80dbc699c6ea,False, core clock xilinx_us remove usp module refactoring issue, , ,None
353,https://api.github.com/repos/enjoy-digital/litex/commits/2d5b4b206b4e57025e1383228fa9fa2e3f83ce24,False, bios add vtg dma initialisation configures enables since parameter pre configured build, , ,None
354,https://api.github.com/repos/enjoy-digital/litex/commits/f553b5fc832b6b06ba4a1a2a875aff80603b7beb,False, soc core video improve cleanup disable default modify default hres vres 800 600, , ,None
355,https://api.github.com/repos/enjoy-digital/litex/commits/0ee92448b9f64d069a92f61fc337541ac8e1f9e6,False, soc core dma add default parameter add_csr similar litedramdmas minor cosmetic cleanup also add offset csrstatus symetry default parameter allow fpga gateware behave initialization still configurable software, , ,None
356,https://api.github.com/repos/enjoy-digital/litex/commits/225a518f7ec87a77f5c3668a2a7351b85c3faf62,False, soc core video move import avoid litedram dependency, , ,None
357,https://api.github.com/repos/enjoy-digital/litex/commits/ae5f67f6f0316cd173a8ac34da2b13048f8d45e2,False, litex soc core ussysmon.py minor bug, , ,None
358,https://api.github.com/repos/enjoy-digital/litex/commits/1793efb50b85cc2ef847b31801d3d22258819e84,False, litex soc core ussysmon.py dadr address space bump, , ,None
359,https://api.github.com/repos/enjoy-digital/litex/commits/ccc891699560fc2c54fa1b54c78aa325f819e4e0,False, soc core video add initial simple core, , ,None
360,https://api.github.com/repos/enjoy-digital/litex/commits/922f85e64b5609eb74012d7bc7d883756276fe46,False, litex soc core ussysmon.py adc transfer function, , ,None
361,https://api.github.com/repos/enjoy-digital/litex/commits/24fb153fa10500fe654c78d23e5c8f416e20daae,False, soc integration add method litexsoc add new litex videoterminal core soc videovgaphy vga clock_domain vga phy self.videophy timing 800x600 60hz clock_domain vga, , ,None
362,https://api.github.com/repos/enjoy-digital/litex/commits/35ffba8801b2095edae976350d096cbf70bb30ed,False, soc core add simple videoout core video pattern videoterminal videodviphy videovgaphy, , ,None
363,https://api.github.com/repos/enjoy-digital/litex/commits/c5ee6741a0d7787700e76716a3d1edb5f147e3cf,False, software liblitedram use new dqs delay reset procedure ultrascale increment, , ,None
364,https://api.github.com/repos/enjoy-digital/litex/commits/d3407c67b189d2c338766febb3bf2c57f6f80d1d,False, build sim core cast main_time vluint64_t avoid ambiguity error dump function used, , ,None
365,https://api.github.com/repos/enjoy-digital/litex/commits/134c628357b2bce4398f2f2045db5650c346cece,False, core spi_flash minor cosmetic cleanup also moved end note since probably factored, , ,None
366,https://api.github.com/repos/enjoy-digital/litex/commits/61dcd1e8fd0e5728f29d2e01a7177936da53aa2f,False, soc core led minor cosmetic cleanup, , ,None
367,https://api.github.com/repos/enjoy-digital/litex/commits/19b1e50cbda078d9fdfb991c15a49e611d9251cc,False, soc core icap minor cosmetic cleanup, , ,None
368,https://api.github.com/repos/enjoy-digital/litex/commits/e6f1d677e7bd04088fc51e2515857c25f96e9239,False, soc core freqmeter minor cosmetic cleanup, , ,None
369,https://api.github.com/repos/enjoy-digital/litex/commits/ce5e3e3b9381b21701a1b086bbb8a5c6ba4e2255,False, soc core ecc minor cosmetic cleanup, , ,None
370,https://api.github.com/repos/enjoy-digital/litex/commits/2fd7451fc92e9fa15925b680014660e2d413922b,False, soc core code_8b10b minor cosmetic cleanup, , ,None
371,https://api.github.com/repos/enjoy-digital/litex/commits/2e531e0ec74f79baece2dddf31f0c500fde23b24,False, soc core dna add separator comment, , ,None
372,https://api.github.com/repos/enjoy-digital/litex/commits/71f7ce6a5772773164294a77ee99d9d83312be70,False, soc core ussysmon.py xilinx xadc like thingy ultrascale device, , ,None
373,https://api.github.com/repos/enjoy-digital/litex/commits/c23e8813fc5fe98d2b25a28419ae9711caadc6b7,True, merge pull request 836 hplp master demo example,https://api.github.com/repos/enjoy-digital/litex/issues/836, ,None
374,https://api.github.com/repos/enjoy-digital/litex/commits/7fd39235af35bba214021410ebf6d501cb6ebb7b,True, merge pull request hplp cppdemo demo basic example,https://api.github.com/repos/enjoy-digital/litex/issues/1, ,None
375,https://api.github.com/repos/enjoy-digital/litex/commits/769f36d468735faf772a3f76211dfae6aff70b7c,False, extend demo basic example, , ,None
376,https://api.github.com/repos/enjoy-digital/litex/commits/415bf63594e1e2b35d903f2343a67006bdea5b1b,True, merge pull request 830 dayjaby vexriscv general mem_map,https://api.github.com/repos/enjoy-digital/litex/issues/830, ,None
377,https://api.github.com/repos/enjoy-digital/litex/commits/ceb8a6502cc1315eb48fa654a073101c783013a3,False, vexriscv general mem_map, , ,None
378,https://api.github.com/repos/enjoy-digital/litex/commits/6e883b4513232e9cf8b017f7aaa08b3f2de7b062,False, tool litex_sim add boot main_ram sdram_init content provided, , ,None
379,https://api.github.com/repos/enjoy-digital/litex/commits/8f5d2ba27f0e992d99b6016fd6faeab4ecff540e,False, tool litex_sim disable sdram memtest sdram_init content provided avoid corrupting pre initialized content disabling memtest manually, , ,None
380,https://api.github.com/repos/enjoy-digital/litex/commits/80bd4ac4ecd756db755b1f758f0b59052402340c,False, bios add boot command able boot directly system memory useful usual boot sequence binary loaded directly bios externally bridge example example use litex_sim build path build sim litex_sim ram init demo.bin press esc litex boot litex help litex bios available command flush cpu data cache crc compute crc32 part address space ident identifier system help print help serialboot boot serial sfl romboot boot rom reboot reboot boot boot memory mem_speed test memory speed mem_test test memory access mem_copy copy address space mem_write write address space mem_read read address space mem_list list available memory region litex litex mem_list available memory region rom 0x00000000 0x8000 sram 0x01000000 0x2000 main_ram 0x40000000 0x10000000 csr 0x82000000 0x10000 litex litex boot 0x40000000 executing booted program 0x40000000 liftoff litex minimal demo app built feb 2021 available command help show command reboot reboot cpu donut spinning donut demo litex demo app, , ,None
381,https://api.github.com/repos/enjoy-digital/litex/commits/c18ea700cccdb71370927b71047390a3a5be694e,True, merge pull request 822 antmicro bios dynamic software bios add option change mac address runtime,https://api.github.com/repos/enjoy-digital/litex/issues/822, ,None
382,https://api.github.com/repos/enjoy-digital/litex/commits/7abd66d710da85d5cf8de0678fd0b90b8adf3899,False, bios boot add function changing local remote runtime, , ,None
383,https://api.github.com/repos/enjoy-digital/litex/commits/1c8df130b459a7f59b92efa623c80fbb57ba40f2,False, integration soc.py add parameter dynamic_ip add_ethernet, , ,None
384,https://api.github.com/repos/enjoy-digital/litex/commits/fc6b02d0da1cfc40ebf7a2738d86bd454c671822,False, libliteeth udp add udp_set_ip udp_set_mac function, , ,None
385,https://api.github.com/repos/enjoy-digital/litex/commits/91cebb51598c32ef616ef70bd63251658181fb3b,False, cpu microwatt set xics_ics src_num expected xics.vhdl assert src_num report fixup address decode log2, , ,None
386,https://api.github.com/repos/enjoy-digital/litex/commits/a51bf60712bac51077d849e037f060fb02f59614,False, cpu microwatt add xics irq variant fix standard variant, , ,None
387,https://api.github.com/repos/enjoy-digital/litex/commits/d5c2f6760c46b59f258f7f551ca0e91f56084045,True, merge pull request 824 scanakci update blackparrot readme,https://api.github.com/repos/enjoy-digital/litex/issues/824, ,None
388,https://api.github.com/repos/enjoy-digital/litex/commits/5a89808fcdef127c633719dff01f2dffa1c6e800,True, merge pull request 823 robertwilbrandt soc integration export add constant svd export,https://api.github.com/repos/enjoy-digital/litex/issues/823, ,None
389,https://api.github.com/repos/enjoy-digital/litex/commits/96d9971abef9c15384ef32f73577b673952c65cc,False, update blackparrot readme, , ,None
390,https://api.github.com/repos/enjoy-digital/litex/commits/251cea564744b144785072f5a09c466379695f3c,False, add constant svd export, , ,None
391,https://api.github.com/repos/enjoy-digital/litex/commits/7513460572366868f5d96240a15be2881c63a444,False, integration soc add_pcie add with_msi parameter allow disabling msi required pcie wishbone bridge pciebone dmas msi required with_msi allow disabling msi set false, , ,None
392,https://api.github.com/repos/enjoy-digital/litex/commits/d4edc132c1d1cce4dd39057e5ee912c92ca66634,False, tool remote comm_pcie fix typo, , ,None
393,https://api.github.com/repos/enjoy-digital/litex/commits/b47160c74e7cd233fea8af329d27718d0f3e28e9,False, tool litex_term replace crossoveruart bridgeuart genericity rework bridge jtag args crossoveruart fact particular uart connected second uart able access multiple uarts bridge useful several purpose soc0 uart0 jtagbone litex_term bridge bridge name uart0 soc1 uart1 soc uartbone litex server litex_term bridge bridge name uart1 soc2 uart2 etherbone litex_term bridge bridge name uart2, , ,None
394,https://api.github.com/repos/enjoy-digital/litex/commits/6ac410a4627e983a45d648c95e1cec89f953470a,False, core uart uartcrossover increase rx_fifo_depth allow speeding litex_term, , ,None
395,https://api.github.com/repos/enjoy-digital/litex/commits/fc83a9281ae15f936af6cd0abd19d4d48f57b895,False, interconnect csr remove address wrapping within csrbank minimize logic decoding inside csrbank limited csrs inside bank could wrap since partially decoded example accessing soccontroller address still csrbank defined real csrs produced litex mem_read 0x82000000 128 memory dump 0x82000000 .... xv4 ......... 0x82000010 .... xv4 ......... 0x82000020 .... xv4 ......... 0x82000030 .... xv4 ......... 0x82000040 .... xv4 ......... 0x82000050 .... xv4 ......... 0x82000060 .... xv4 ......... 0x82000070 .... xv4 ......... generally issue system could confuse user produce wanted behaviour bus data width converter used change address fully decoded remove address wrapping litex mem_read 0x82000000 128 memory dump 0x82000000 .... xv4 ......... 0x82000010 0x82000020 0x82000030 0x82000040 0x82000050 0x82000060 0x82000070 resource usage increase seems minimal, , ,None
396,https://api.github.com/repos/enjoy-digital/litex/commits/12bdf439580c873d95a00e79397df7b7bf76d457,False, soc core ecc cosmetic cleanup, , ,None
397,https://api.github.com/repos/enjoy-digital/litex/commits/7ce5aef428f1b25e9837fbd0d4a66dd9165eff04,False, soc core led add add_pwm method allow adjusting brightness dynamically ledchaser without pwm ledchaser pad user_led sys_clk_freq sys_clk_freq self.add_csr led add pwm default value duty cycle  add pwm custom default value duty cycle default_width 128 default_period 1024 adjust brightness dynamically bios software cat csr.csv csr_register csr_register csr_register csr_register set pwm mem_write 0x82003008 set pwm mem_write 0x82003008 256 set pwm mem_write 0x82003008 512 set pwm mem_write 0x82003008 768 set pwm 100 mem_write 0x82003008 1024 also use default value disable csr dynamic configuration required with_csr false adjust pwm period want use specific pwm period system, , ,None
398,https://api.github.com/repos/enjoy-digital/litex/commits/fc282b308467ef78209507e69d711c5cda618547,False, soc core pwm add configurable default enable width period value, , ,None
399,https://api.github.com/repos/enjoy-digital/litex/commits/908e72e65ba42114ac398a0a0710a08d9c6d03d0,False, core uart rewrite rs232phytx fsm comment optimize resource usage 100lcs, , ,None
400,https://api.github.com/repos/enjoy-digital/litex/commits/7c7f5404882f7deccaefe0176bee01483a7cd34b,True, merge pull request 821 jersey99 master build xilinx vivado.py allow tcl script added,https://api.github.com/repos/enjoy-digital/litex/issues/821, ,None
401,https://api.github.com/repos/enjoy-digital/litex/commits/82c1f5dccbadeec3c6776ddd475ddb01cf57b009,False, litex_setup ibex add pythondata misc opentitan litex_setup use ibex cpu, , ,None
402,https://api.github.com/repos/enjoy-digital/litex/commits/285bb96278a5e7d0682c41d0658548958f516857,False, core uart rs232phy add parameter disable default dynamic baudrate rarely used enabling non negligeable cost 100lcs, , ,None
403,https://api.github.com/repos/enjoy-digital/litex/commits/9a8a8c0fe53b8de1b4ce8aaac9e027c6f85cb1fc,False, software liblitedram remove longer required ultrascale, , ,None
404,https://api.github.com/repos/enjoy-digital/litex/commits/385dec856097d249e173f07f784aa7dbaea19c24,False, merge remote tracking branch upstream master, , ,None
405,https://api.github.com/repos/enjoy-digital/litex/commits/1fde282291b77dd612912d15f7eec1b95cee1d6f,False, build xilinx vivado.py allow tcl script added tcl script tend generate .xci fly tcl script looked vivado console generated, , ,None
406,https://api.github.com/repos/enjoy-digital/litex/commits/5291a646d2473db734206ec44e8fe56e2552008d,True, merge pull request 820 gsomlo gls sdcard fix fix boot single block cmd17 linux driver,https://api.github.com/repos/enjoy-digital/litex/issues/820, ,None
407,https://api.github.com/repos/enjoy-digital/litex/commits/927fd675bc2a91d2aa04f2c601ff1380caa3467b,False, sdclk additional halving prevent clock going fast system bus clock frequency exact power multiple desired sdcard frequency drive latter maximum speed via perfect divider sometimes turn fast order conservative double divider thus halving resulting sdclock, , ,None
408,https://api.github.com/repos/enjoy-digital/litex/commits/b03f46ffec773329a10ded62261c5d314a7093aa,False, soc increase sdcard data cmd timeout default 10e allows linux driver single block mode cmd17 operate solidly without running timeouts litesdcard fsms fixme multi block cmd18 transfer still time revisit additional debugging, , ,None
409,https://api.github.com/repos/enjoy-digital/litex/commits/07dd680a3eb1f0c9f208d5e82868c51cf8006092,True, merge pull request 818 tcal vexlitemul vexriscv lite muldiv true enable mul instruction,https://api.github.com/repos/enjoy-digital/litex/issues/818, ,None
410,https://api.github.com/repos/enjoy-digital/litex/commits/510bda4c9939f9f025c278e2d04214fe8d6769b6,False, core cpu add initial lowrisc ibex support without interrupt working simulation hardware litex_sim cpu type ibex target.py cpu type ibex currently git clone ibex opentitan repository create pythondata cpu ibex package future litex_sim cpu type ibex  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built feb 2021 bios crc passed e7517f7b migen git sha1 7014bdc litex git sha1 ead12df2 soc cpu ibex 1mhz bus wishbone bit 4gib csr bit data rom 32kib sram 8kib main ram 262144kib boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console, , ,None
411,https://api.github.com/repos/enjoy-digital/litex/commits/5cb467cae3c98eebef8bfcd2d17ef0931fda4b6b,False, vexriscv lite muldiv true enable mul instruction signed tim callahan tcal google.com, , ,None
412,https://api.github.com/repos/enjoy-digital/litex/commits/ead12df21b6c5f3086a82fc805c0a02c3805fd1e,False, soc core gpio review simplify 810 use irqs dict rise fall string instead enums pad signal irqs bit input irq pad signal irqs rise fall bit input rising irq falling irq also simplify logic, , ,None
413,https://api.github.com/repos/enjoy-digital/litex/commits/89454d2df3929df56bf4e9c76ccc8841ddc73c36,True, merge pull request 810 antmicro gpio_interrupts add support interrupt gpioin,https://api.github.com/repos/enjoy-digital/litex/issues/810, ,None
414,https://api.github.com/repos/enjoy-digital/litex/commits/159155b3e6e5809a3e4a63083114f486eb196d09,True, merge pull request 816 geertu software demo drop bogus readme software demo drop bogus readme,https://api.github.com/repos/enjoy-digital/litex/issues/816, ,None
415,https://api.github.com/repos/enjoy-digital/litex/commits/d91262e85cc07954e382e6f0e368949af8490f70,False, software demo drop bogus readme fix change wording demo readme signed geert uytterhoeven geert linux m68k.org, , ,None
416,https://api.github.com/repos/enjoy-digital/litex/commits/0366a03c8746cea2022dc21894dbaedf4013b314,True, merge pull request 813 antmicro jboc lpddr4 software bios add option disable bios prompt,https://api.github.com/repos/enjoy-digital/litex/issues/813, ,None
417,https://api.github.com/repos/enjoy-digital/litex/commits/25244629e9e6f7a2a3fcf12a8dd3092eb37743e9,True, merge pull request 815 nickoe change wording demo readme,https://api.github.com/repos/enjoy-digital/litex/issues/815, ,None
418,https://api.github.com/repos/enjoy-digital/litex/commits/3b00a7c4fe5ece9048f5db4c97c994bf9d50c86b,False, readme add link wiki welcome section, , ,None
419,https://api.github.com/repos/enjoy-digital/litex/commits/e7e28f2438c2b9337c49c7f60da709b45b3f4576,True, change wording demo readme change wording demo readme make clear process thing related help newcomer still usefull triained change command example copy paste friendly fix 814,https://api.github.com/repos/enjoy-digital/litex/issues/814,question,None
420,https://api.github.com/repos/enjoy-digital/litex/commits/5f1edccd2e5301888b19533fe2b9947534333a03,False, software bios add option disable bios prompt, , ,None
421,https://api.github.com/repos/enjoy-digital/litex/commits/041aa9bf6f2005ec98991d0330ee3e766a7a5be7,False, soc core clock xilinx_us usidelayctrl make sure sys clock domain reseted reference clock domain reseted, , ,None
422,https://api.github.com/repos/enjoy-digital/litex/commits/126dd267d66cece871f9799cc56f233c9f5f6952,False, soc interconnect axi axiinterface add optional tkeep, , ,None
423,https://api.github.com/repos/enjoy-digital/litex/commits/15b3d932a4e8e068b824f1b3eabb6d1fcc0de104,False, gpio add support interrupt gpioin, , ,None
424,https://api.github.com/repos/enjoy-digital/litex/commits/018094abb2eef7d9982b55ae076f24bb5762c4bc,True, merge pull request 809 stffrdhrn mor1kx smp cpu mor1kx add initial smp support cpu core,https://api.github.com/repos/enjoy-digital/litex/issues/809, ,None
425,https://api.github.com/repos/enjoy-digital/litex/commits/95b310ee0f0d9e78e00eb32b71324b25265da4f4,True, merge pull request 807 antmicro revert bitstream device change build xilinx symbiflow fix select,https://api.github.com/repos/enjoy-digital/litex/issues/807, ,None
426,https://api.github.com/repos/enjoy-digital/litex/commits/b9bc1d845706b172d32070bdaa29dcb089ca8c2f,True, merge pull request 806 geertu bios improvement bios improvement,https://api.github.com/repos/enjoy-digital/litex/issues/806, ,None
427,https://api.github.com/repos/enjoy-digital/litex/commits/2f2b047f2e0244d2ce90bfda147d2e51eec87c2c,False, cpu mor1kx add initial smp support cpu core order mor1kx run smp kernel shadow register must enabled patch add two new variant linux smp basic linux smp support linux smp fpu linux fpu smp support, , ,None
428,https://api.github.com/repos/enjoy-digital/litex/commits/ad760d491c0b903d599760617114e7063b1a56ad,False, build xilinx symbiflow fix select signed jan kowalewski jkowalewski antmicro.com, , ,None
429,https://api.github.com/repos/enjoy-digital/litex/commits/84e5130ac5fe2837a5bce8ca014e0000f1d596f5,False, software bios console call putsnonl put put putsnonl similar share code reduce code size making former call latter impact risc build size console.o.orig console.o text data dec hex filename 868 880 370 console.o.orig 832 844 34c console.o signed geert uytterhoeven geert linux m68k.org, , ,None
430,https://api.github.com/repos/enjoy-digital/litex/commits/8e4202ced136f4d997a500061d3089bffa30c4ac,False, software bios readline fix warning char signed building cpu type mor1kx litex soc software bios readline.c function readline litex soc software bios readline.c 271 warning case label value exceeds maximum value type wswitch outside range 271 case key_end  litex soc software bios readline.c 297 warning case label value exceeds maximum value type wswitch outside range 297 case key_del  litex soc software bios readline.c 281 warning case label value exceeds maximum value type wswitch outside range 281 case del  standard doe specify signedness char hence depends implementation e.g risc char unsigned openrisc signed fix making ichar variable explicitly unsigned signed geert uytterhoeven geert linux m68k.org, , ,None
431,https://api.github.com/repos/enjoy-digital/litex/commits/5430c1455e2dc27e576542cc3632b320f4617dd5,False, software demo add support absolute relative build path simplify comment, , ,None
432,https://api.github.com/repos/enjoy-digital/litex/commits/876ee69e69b93473cca61a8d32428f3dc75731d7,True, merge pull request 803 hansfbaier master demo helpful usage message support altera jtag litex_term,https://api.github.com/repos/enjoy-digital/litex/issues/803, ,None
433,https://api.github.com/repos/enjoy-digital/litex/commits/b485829ec44b3a17e8034872b33fc4c883e2cda6,False, manifest.in update, , ,None
434,https://api.github.com/repos/enjoy-digital/litex/commits/7dae0aa09b91ac1effe60895a4ae6858bf6bca01,False, litex_term support intel altera nios2 terminal, , ,None
435,https://api.github.com/repos/enjoy-digital/litex/commits/6f63fc104e26962b7bc2ba88e3379883eb0a6aa0,False, demo helpful usage message, , ,None
436,https://api.github.com/repos/enjoy-digital/litex/commits/5cb9f487a26836bece90ecb1950c9847eb26069c,False, tool litex_server remove jtaguart binary_mode parameter supporting binary_mode, , ,None
437,https://api.github.com/repos/enjoy-digital/litex/commits/468b916a4f9498c02026af31d89c68e0e6ae9385,False, tool litex_term add jtag config parameter select openocd jtag configuration file, , ,None
438,https://api.github.com/repos/enjoy-digital/litex/commits/4f15be746cfc0f61215af90899de7fc75a76dbfe,False, tool litex_term always use binary mode jtag_uart jtagbone remove parameter fix jtag_uart regression allow serialboot, , ,None
439,https://api.github.com/repos/enjoy-digital/litex/commits/92f4cd142366c6b7da540d506e1ef3a7e19b2a03,True, merge pull request 799 antmicro build xilinx add xc7a200t sbg484 symbiflow toolchain,https://api.github.com/repos/enjoy-digital/litex/issues/799, ,None
440,https://api.github.com/repos/enjoy-digital/litex/commits/0006efe6eae9f2cc6c062a9a3ba3b0fffc21cb96,True, merge pull request 800 geertu doc sphinx fix doc fix doc build sphinx v1.x,https://api.github.com/repos/enjoy-digital/litex/issues/800, ,None
441,https://api.github.com/repos/enjoy-digital/litex/commits/4d1deffbb037fc3cda4756d5d90432e3ea69f5dc,False, jtagbone openocd add binary mode jtaguart fix remapping wanted binary mode, , ,None
442,https://api.github.com/repos/enjoy-digital/litex/commits/af13f43e602862193dc270961d0f26fcc4db5b06,False, doc fix doc build sphinx v1.x building linux litex vexriscv documentation sphinx v1.8.5 sphinx error master file linux litex vexriscv build orangecrab doc contents.rst found default value master_doc changed content index sphinx litex doc system creates index.rst thus fails build sphinx v1.x explicitly configure master_doc index make work version sphinx regardless default http www.sphinx doc.org latest usage highlight master_doc signed geert uytterhoeven geert linux m68k.org, , ,None
443,https://api.github.com/repos/enjoy-digital/litex/commits/57915db746d08cd31a282ab92f090c437571bd07,False, build xilinx add xc7a200t sbg484 symbiflow toolchain signed jan kowalewski jkowalewski antmicro.com, , ,None
444,https://api.github.com/repos/enjoy-digital/litex/commits/b5899590845fa6f95daa08cfac95fd35b3818848,True, merge pull request 796 antmicro jboc gtkwave savefiles fix gtkwave.py compatible python 3.6,https://api.github.com/repos/enjoy-digital/litex/issues/796, ,None
445,https://api.github.com/repos/enjoy-digital/litex/commits/b1fb141d1f560d3c12809a86dfb1429397bdd552,False, fix gtkwave.py compatible python 3.6, , ,None
446,https://api.github.com/repos/enjoy-digital/litex/commits/ba7c503fb65e37cfc3f618e69003304f952dd5ff,False, tool litex_sim move gtkw import fix litex_sim use python 3.6 raise error gtkwave savefile used python 3.6, , ,None
447,https://api.github.com/repos/enjoy-digital/litex/commits/659751d202bbb757fd333059dd3459650283f660,True, merge pull request 795 antmicro jboc gtkwave savefiles add automatic generator gtkwave savefiles,https://api.github.com/repos/enjoy-digital/litex/issues/795, ,None
448,https://api.github.com/repos/enjoy-digital/litex/commits/2f907d6e1e7ffdeb7ca037cdb6b9db5ea69cebf7,True, merge pull request 790 antmicro jboc 8phases software liblitedram support phys dfi phase,https://api.github.com/repos/enjoy-digital/litex/issues/790, ,None
449,https://api.github.com/repos/enjoy-digital/litex/commits/d76e0dcede0e24f9f22fe88d0299e116687f5895,True, merge pull request 791 antmicro jboc init software liblitedram selectable write leveling lpddr4 support,https://api.github.com/repos/enjoy-digital/litex/issues/791, ,None
450,https://api.github.com/repos/enjoy-digital/litex/commits/4c1dbf9991a69da41bdf003dba7a5d48bb0e4107,True, merge pull request 794 geertu vexriscv sbt failure fatal cpu vexriscv_smp make sbt failure fatal,https://api.github.com/repos/enjoy-digital/litex/issues/794, ,None
451,https://api.github.com/repos/enjoy-digital/litex/commits/7b3737f5317fb67218cb57350bb4ddb508a29797,False, cpu vexriscv_smp make sbt failure fatal using non default vexriscv cluster config netlist config need generated requires sbt installed sbt missing error message printed sbt found message may easily lost noise build continues fails later error open input file litex pythondata cpu vexriscv smp verilog reading file directory make root cause visible raising oserror aborting build signed geert uytterhoeven geert linux m68k.org, , ,None
452,https://api.github.com/repos/enjoy-digital/litex/commits/fc9ef4c255367addcd912be713368fafcbd5d237,False, litex_sim add gtkwave savefile argument example signal, , ,None
453,https://api.github.com/repos/enjoy-digital/litex/commits/01b900f4e080c7d7d1c5eab71a6c5bd67701e577,False, add gtkwave savefile generator, , ,None
454,https://api.github.com/repos/enjoy-digital/litex/commits/8623536a8a95053bf75e1ad5191a278b2fd18df4,False, build avoid removing pin named_sc need gowin fpgas embedded sdram sdram pin real, , ,None
455,https://api.github.com/repos/enjoy-digital/litex/commits/f324f9531af311853d83eb4700af0e08e440e75f,False, build gowin generate io_loc pin name, , ,None
456,https://api.github.com/repos/enjoy-digital/litex/commits/fd33e360fb918e8e09be73e19201f09e061a1906,True, merge pull request 792 euryecetelecom master add flash method openfpgaloader class,https://api.github.com/repos/enjoy-digital/litex/issues/792, ,None
457,https://api.github.com/repos/enjoy-digital/litex/commits/14ce5512a2a13cfe356356b738aa61b4155e1ca2,True, merge pull request 793 d0ntrash master core clock lattice_ice40 add missing import,https://api.github.com/repos/enjoy-digital/litex/issues/793, ,None
458,https://api.github.com/repos/enjoy-digital/litex/commits/3f27253ccc5c4a48fc853ed521f156c1fb82ee10,False, core clock lattice_ice40 add missing import, , ,None
459,https://api.github.com/repos/enjoy-digital/litex/commits/18a5ace63708130f68a4383f99df6c84b8e48e66,False, add flash method openfpgaloader class support usage needed linux litex vexriscv add offset address support firmware load, , ,None
460,https://api.github.com/repos/enjoy-digital/litex/commits/69307cfdde8b78aef3334f130545b87176bf6966,True, merge pull request 789 antmicro jboc litex sim fix name litex_sim fix old name get_cl_cw,https://api.github.com/repos/enjoy-digital/litex/issues/789, ,None
461,https://api.github.com/repos/enjoy-digital/litex/commits/61e605da92d04b9923dc68f1f2d45bb9c171ab12,False, litex_sim fix old name get_cl_cw, , ,None
462,https://api.github.com/repos/enjoy-digital/litex/commits/2287f739372fcd86c0e51ce54c6fca006eff385b,False, tool litex_client add read write args simple mmap access soc bus reading writing scratch register jtagbone soc  open litex server litex_server jtag mmap access litex_cli read 0x4 0x12345678 litex_clk write 0x4 0x5aa55aa5 litex_cli read 0x4 0x5aa55aa5, , ,None
463,https://api.github.com/repos/enjoy-digital/litex/commits/38b819c42a327b1f9f734c56cc4db5f18ab94ef5,False, software liblitedram selectable write leveling lpddr4 support, , ,None
464,https://api.github.com/repos/enjoy-digital/litex/commits/e3172faad95293fe769507699c1ab55702836f6c,False, software liblitedram support phys dfi phase, , ,None
465,https://api.github.com/repos/enjoy-digital/litex/commits/7abfbd9825188d1f6d97453838e18ed7af5526a7,False, tool litex_json2dts ethernet add missing status okay causing http github.com litex hub linux litex vexriscv issue 178, , ,None
466,https://api.github.com/repos/enjoy-digital/litex/commits/b8bcbc522f2eb241cd52b0b8954e5b4ccfc9331f,False, integration export triple use instead triple triple used internally generic environment variable, , ,None
467,https://api.github.com/repos/enjoy-digital/litex/commits/f331ddace83237acd3a6fea7c86aa447ea626b9c,True, merge pull request 780 garytwong triple option integration export allow manually specifying toolchain triple,https://api.github.com/repos/enjoy-digital/litex/issues/780, ,None
468,https://api.github.com/repos/enjoy-digital/litex/commits/61034fe0f97e0ca012d10917ee7c1b1833a024fc,False, litex_setup update git submodule update init recursive repos recursive set true simplify example pythondata cpu vexriscv smp update, , ,None
469,https://api.github.com/repos/enjoy-digital/litex/commits/2f89e0aecf94888501dbe315e1f4f32e36f0b70c,False, soc do_finalize check crg.rst signal connecting ctrl._reset, , ,None
470,https://api.github.com/repos/enjoy-digital/litex/commits/cafe0944f1d87c39d11336f14c67cf77983496d7,False, soc add_uartbone add_jtagbone improve phy naming add uartbone_phy csr, , ,None
471,https://api.github.com/repos/enjoy-digital/litex/commits/7479cbe71b401063452e2f7df3c5c557110238df,True, merge pull request 784 acathla patch update comm_usb.py,https://api.github.com/repos/enjoy-digital/litex/issues/784, ,None
472,https://api.github.com/repos/enjoy-digital/litex/commits/331124dd23cb5aa67bcad119f9780378c6631c36,False, tool litex_server add jtag config args provide openocd configuration file, , ,None
473,https://api.github.com/repos/enjoy-digital/litex/commits/2e1b9ed948d4aeae8436f6c0fa82414f35375d1a,False, tool litex_server rename jtag uart jtag, , ,None
474,https://api.github.com/repos/enjoy-digital/litex/commits/531ce0e8b7d4acd3882116cb819651d035eb02ac,False, soc create specific add_jtagbone method instead integrating add_uartbnone creates jtag bridge soc simply almost come free, , ,None
475,https://api.github.com/repos/enjoy-digital/litex/commits/a092d5b28fde09e1011b544090992828d8bf999a,False, update comm_usb.py typo csr_csr replaced csr_csv, , ,None
476,https://api.github.com/repos/enjoy-digital/litex/commits/ed1da7ed1e46b7c70dcac0ee5a4eadb8fc06136e,False, soc add_pcie expose parameter able configure useful find resource usage performance compromise, , ,None
477,https://api.github.com/repos/enjoy-digital/litex/commits/dd985cd1d01fa052d506b18496a2868f377c0c83,False, integration export disable csrfield extract read function generation csr.size bit, , ,None
478,https://api.github.com/repos/enjoy-digital/litex/commits/2a542e150de8715fa07e4b43bb7ec37f4d788fec,False, jtag_uart openocd switch raw tcp socket get litex_server jtag uart working, , ,None
479,https://api.github.com/repos/enjoy-digital/litex/commits/77997654711563f9e4416afe9b4f3766a32a2751,False, soc jtag run jtagphy sys_jtag clock domain fix behavior reset, , ,None
480,https://api.github.com/repos/enjoy-digital/litex/commits/213644af70571f62b48ea9f128a47c3cd4aefbaf,False, integration soc add_uart resetinserter longer required uart since reboot full system reset, , ,None
481,https://api.github.com/repos/enjoy-digital/litex/commits/8cada67f32e2ce56b0a85bc92f0c994519adb946,False, core jtag cleanup instance, , ,None
482,https://api.github.com/repos/enjoy-digital/litex/commits/0b5df58a1b26fa2b387423af316d2e94e320ef36,False, core jtag core uart expose jtag rx_cdc ease probing litescope, , ,None
483,https://api.github.com/repos/enjoy-digital/litex/commits/4df336341b1635a287a417beb91ec50799609a45,False, core uart expose fsm timer ease probing litescope, , ,None
484,https://api.github.com/repos/enjoy-digital/litex/commits/17195c5e960b9b58d1efbc688dd596aa13eb9b31,False, cpu vexriscv_smp cleanup new args integration fix cluster naming, , ,None
485,https://api.github.com/repos/enjoy-digital/litex/commits/7fa03cb1f3a210fb56587ac59c4afab635973f28,True, merge pull request 782 enjoy digital vexriscv smp litedram soc cpu vexriscv smp add args disable order direct path litedram,https://api.github.com/repos/enjoy-digital/litex/issues/782, ,None
486,https://api.github.com/repos/enjoy-digital/litex/commits/1a38d51e08d8a2edc5685165fce6d83e622f0805,False, libbase memtest remove longer required, , ,None
487,https://api.github.com/repos/enjoy-digital/litex/commits/ae2cd31573d26a93eec6a8f5054b275c96432828,False, soc cpu vexriscv smp add without order decode wishbone memory, , ,None
488,https://api.github.com/repos/enjoy-digital/litex/commits/01a2fc11e2734477da9ec00b3eac5faa8231dbfb,False, integration soc usb_acm run usb acm sys_usb clock domain similar sys clock domain rst disconnected, , ,None
489,https://api.github.com/repos/enjoy-digital/litex/commits/13d1d4cf8edabcfcffc0b8f44e4bf265775d4fe8,False, integration export allow manually specifying toolchain triple environment variable triple defined use value highest priority candidate useful testing new cross compiler selecting among toolchains different priority built list, , ,None
490,https://api.github.com/repos/enjoy-digital/litex/commits/8623b0a16ad65c0ff76c50409ac8a4500370fde2,False, integration soc add_uartbone fix jtag_uart integration, , ,None
491,https://api.github.com/repos/enjoy-digital/litex/commits/d7aedfbc128ef07be38ad2aef045b6479409070a,False, tool litex_server add initial jtag uart support, , ,None
492,https://api.github.com/repos/enjoy-digital/litex/commits/697ff7447c32e79ef2e75bcf035623cb7997685f,False, soc integration add initial jtag uart support uartbone, , ,None
493,https://api.github.com/repos/enjoy-digital/litex/commits/e8cfe3b6ea4d8fbea0080d5cae4302169fc804cb,False, software liblitedram fix typo, , ,None
494,https://api.github.com/repos/enjoy-digital/litex/commits/f22079dc94d094f26334a6e87e394df7c9824e55,True, merge pull request 776 geertu compiler warning fix compiler warning fix,https://api.github.com/repos/enjoy-digital/litex/issues/776, ,None
495,https://api.github.com/repos/enjoy-digital/litex/commits/e366cf2928e1da50ab57d15c42505df198b1c79a,True, merge pull request 778 blakesmith timer_tests add initial core test timer,https://api.github.com/repos/enjoy-digital/litex/issues/778, ,None
496,https://api.github.com/repos/enjoy-digital/litex/commits/98b75d8671cba8eaaa41ff739dae4eccf44f367a,False, add initial core test timer, , ,None
497,https://api.github.com/repos/enjoy-digital/litex/commits/4e5f20a0600d95660e3e8a63b548eeede22551a3,False, software liblitedram rename half sys8x tap tck display write calibration valid bitstlip found, , ,None
498,https://api.github.com/repos/enjoy-digital/litex/commits/57289dd47c666b27604f1dbfcc60a3de7f342b40,False, software liblitedram write_leveling display half sys8x tap value write_leveling, , ,None
499,https://api.github.com/repos/enjoy-digital/litex/commits/acb6741b8a49a3ad2e7d68c9b135c8e3de144f39,False, software bios rename disable timeout serialboot check_ack set useful simulation skip serialboot ack check, , ,None
