,Unknown,Untouched,Logic,Declarations,Staging,Structure,Validity,Gating,Instrumentation,Comments,Whitespace,Total Meaningful Chars,Total Chars
TL-Verilog,0,286,846,0,10,46,28,0,0,1978,926,1216,4120
top_gen.sv,0,0,0,670,1314,72,0,561,802,1028,1007,2617,5454
top.sv,0,286,1165,0,0,70,0,0,0,2148,945,1521,4614
SystemVerilog Total,0,286,1165,670,1314,142,0,561,802,3176,1952,4138,10068
Color,DarkGray,#305050,purple,blue,#509050,#1090c0,#E04010,orange,#C0C0F0,#C04040,gray,,
