{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690049054728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690049054728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 15:04:14 2023 " "Processing started: Sat Jul 22 15:04:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690049054728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049054728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049054728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690049055183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690049055184 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Uniciclo.v(167) " "Verilog HDL Module Instantiation warning at Uniciclo.v(167): ignored dangling comma in List of Port Connections" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1690049066101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc Uniciclo.v(9) " "Verilog HDL Declaration information at Uniciclo.v(9): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690049066101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file Uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopDE.v 1 1 " "Found 1 design units, including 1 entities, in source file TopDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file Parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImmGen.v 1 1 " "Found 1 design units, including 1 entities, in source file ImmGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/ImmGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file InstRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstRAM " "Found entity 1: InstRAM" {  } { { "InstRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file DataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pc.v 1 1 " "Found 1 design units, including 1 entities, in source file Pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Pc.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Pc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wCsaidaMEM Uniciclo.v(194) " "Verilog HDL Implicit Net warning at Uniciclo.v(194): created implicit net for \"wCsaidaMEM\"" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uniciclo " "Elaborating entity \"Uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690049066178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Pc:pc " "Elaborating entity \"Pc\" for hierarchy \"Pc:pc\"" {  } { { "Uniciclo.v" "pc" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstRAM InstRAM:MemInstr " "Elaborating entity \"InstRAM\" for hierarchy \"InstRAM:MemInstr\"" {  } { { "Uniciclo.v" "MemInstr" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstRAM:MemInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\"" {  } { { "InstRAM.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstRAM:MemInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstRAM:MemInstr\|altsyncram:altsyncram_component\"" {  } { { "InstRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstRAM:MemInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstRAM:MemInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=InsM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=InsM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049066314 ""}  } { { "InstRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690049066314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okp1 " "Found entity 1: altsyncram_okp1" {  } { { "db/altsyncram_okp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_okp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okp1 InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated " "Elaborating entity \"altsyncram_okp1\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0h2 " "Found entity 1: altsyncram_u0h2" {  } { { "db/altsyncram_u0h2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_u0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049066412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049066412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0h2 InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|altsyncram_u0h2:altsyncram1 " "Elaborating entity \"altsyncram_u0h2\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|altsyncram_u0h2:altsyncram1\"" {  } { { "db/altsyncram_okp1.tdf" "altsyncram1" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_okp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049066412 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16342 16384 0 1 1 " "16342 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "42 16383 " "Addresses ranging from 42 to 16383 are not initialized" {  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1690049066419 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1690049066419 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 16384 /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif " "Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File \"/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "InstRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 86 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1690049066419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_okp1.tdf" "mgl_prim2" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_okp1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049067324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_okp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_okp1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049067354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1231975245 " "Parameter \"NODE_NAME\" = \"1231975245\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049067354 ""}  } { { "db/altsyncram_okp1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_okp1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690049067354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049067657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049067974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstRAM:MemInstr\|altsyncram:altsyncram_component\|altsyncram_okp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:reg0 " "Elaborating entity \"Registers\" for hierarchy \"Registers:reg0\"" {  } { { "Uniciclo.v" "reg0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:ImmGen0 " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:ImmGen0\"" {  } { { "Uniciclo.v" "ImmGen0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl0 " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl0\"" {  } { { "Uniciclo.v" "Ctrl0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068657 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal Control.v(20) " "Verilog HDL Always Construct warning at Control.v(20): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690049068660 "|Uniciclo|Control:Ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal Control.v(20) " "Inferred latch for \"Jal\" at Control.v(20)" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049068662 "|Uniciclo|Control:Ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "Uniciclo.v" "ALU0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "Uniciclo.v" "ALUControl" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:MemData " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:MemData\"" {  } { { "Uniciclo.v" "MemData" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:MemData\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:MemData\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:MemData\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:MemData\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:MemData\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:MemData\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068714 ""}  } { { "DataRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690049068714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7q1 " "Found entity 1: altsyncram_f7q1" {  } { { "db/altsyncram_f7q1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_f7q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049068756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049068756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7q1 DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated " "Elaborating entity \"altsyncram_f7q1\" for hierarchy \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjh2 " "Found entity 1: altsyncram_sjh2" {  } { { "db/altsyncram_sjh2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_sjh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049068819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049068819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjh2 DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|altsyncram_sjh2:altsyncram1 " "Elaborating entity \"altsyncram_sjh2\" for hierarchy \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|altsyncram_sjh2:altsyncram1\"" {  } { { "db/altsyncram_f7q1.tdf" "altsyncram1" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_f7q1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068820 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31744 32768 0 1 1 " "31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1024 32767 " "Addresses ranging from 1024 to 32767 are not initialized" {  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1690049068834 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1690049068834 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 32768 /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif " "Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File \"/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/de1_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "DataRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 87 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1690049068835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_f7q1.tdf" "mgl_prim2" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_f7q1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_f7q1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_f7q1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690049068943 ""}  } { { "db/altsyncram_f7q1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/altsyncram_f7q1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690049068943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DataRAM:MemData\|altsyncram:altsyncram_component\|altsyncram_f7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049068949 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "byteena_a altsyncram_component 1 4 " "Port \"byteena_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "DataRAM.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/DataRAM.v" 87 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1690049069153 "|Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "byteena_a altsyncram_component 1 4 " "Port \"byteena_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "InstRAM.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/InstRAM.v" 86 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1690049069159 "|Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1690049069494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.22.15:04:35 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2023.07.22.15:04:35 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049075876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049079100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049079245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049080904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049081172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049081496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049081847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049081852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049081852 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1690049082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690049083877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049083877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690049086857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:Ctrl0\|Jal " "Latch Control:Ctrl0\|Jal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ifid\[3\] " "Ports D and ENA on the latch are fed by the same signal ifid\[3\]" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690049086974 ""}  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690049086974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[17\] GND " "Pin \"regout\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[18\] GND " "Pin \"regout\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[19\] GND " "Pin \"regout\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[20\] GND " "Pin \"regout\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[21\] GND " "Pin \"regout\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[22\] GND " "Pin \"regout\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[23\] GND " "Pin \"regout\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[24\] GND " "Pin \"regout\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[25\] GND " "Pin \"regout\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[26\] GND " "Pin \"regout\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[27\] GND " "Pin \"regout\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[29\] GND " "Pin \"regout\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[30\] GND " "Pin \"regout\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[31\] GND " "Pin \"regout\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[0\] GND " "Pin \"regt0\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[1\] GND " "Pin \"regt0\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[2\] GND " "Pin \"regt0\[2\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[3\] GND " "Pin \"regt0\[3\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[4\] GND " "Pin \"regt0\[4\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[5\] GND " "Pin \"regt0\[5\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[6\] GND " "Pin \"regt0\[6\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[7\] GND " "Pin \"regt0\[7\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[8\] GND " "Pin \"regt0\[8\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[9\] GND " "Pin \"regt0\[9\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[10\] GND " "Pin \"regt0\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[11\] GND " "Pin \"regt0\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[12\] GND " "Pin \"regt0\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[13\] GND " "Pin \"regt0\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[14\] GND " "Pin \"regt0\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[15\] GND " "Pin \"regt0\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[16\] GND " "Pin \"regt0\[16\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[17\] GND " "Pin \"regt0\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[18\] GND " "Pin \"regt0\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[19\] GND " "Pin \"regt0\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[20\] GND " "Pin \"regt0\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[21\] GND " "Pin \"regt0\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[22\] GND " "Pin \"regt0\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[23\] GND " "Pin \"regt0\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[24\] GND " "Pin \"regt0\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[25\] GND " "Pin \"regt0\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[26\] GND " "Pin \"regt0\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[27\] GND " "Pin \"regt0\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[28\] GND " "Pin \"regt0\[28\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[29\] GND " "Pin \"regt0\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[30\] GND " "Pin \"regt0\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt0\[31\] GND " "Pin \"regt0\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[0\] GND " "Pin \"regt1\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[1\] GND " "Pin \"regt1\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[2\] GND " "Pin \"regt1\[2\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[3\] GND " "Pin \"regt1\[3\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[4\] GND " "Pin \"regt1\[4\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[5\] GND " "Pin \"regt1\[5\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[6\] GND " "Pin \"regt1\[6\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[7\] GND " "Pin \"regt1\[7\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[8\] GND " "Pin \"regt1\[8\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[9\] GND " "Pin \"regt1\[9\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[10\] GND " "Pin \"regt1\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[11\] GND " "Pin \"regt1\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[12\] GND " "Pin \"regt1\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[13\] GND " "Pin \"regt1\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[14\] GND " "Pin \"regt1\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[15\] GND " "Pin \"regt1\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[16\] GND " "Pin \"regt1\[16\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[17\] GND " "Pin \"regt1\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[18\] GND " "Pin \"regt1\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[19\] GND " "Pin \"regt1\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[20\] GND " "Pin \"regt1\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[21\] GND " "Pin \"regt1\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[22\] GND " "Pin \"regt1\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[23\] GND " "Pin \"regt1\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[24\] GND " "Pin \"regt1\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[25\] GND " "Pin \"regt1\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[26\] GND " "Pin \"regt1\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[27\] GND " "Pin \"regt1\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[28\] GND " "Pin \"regt1\[28\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[29\] GND " "Pin \"regt1\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[30\] GND " "Pin \"regt1\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt1\[31\] GND " "Pin \"regt1\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[0\] GND " "Pin \"regt2\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[1\] GND " "Pin \"regt2\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[2\] GND " "Pin \"regt2\[2\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[3\] GND " "Pin \"regt2\[3\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[4\] GND " "Pin \"regt2\[4\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[5\] GND " "Pin \"regt2\[5\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[6\] GND " "Pin \"regt2\[6\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[7\] GND " "Pin \"regt2\[7\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[8\] GND " "Pin \"regt2\[8\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[9\] GND " "Pin \"regt2\[9\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[10\] GND " "Pin \"regt2\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[11\] GND " "Pin \"regt2\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[12\] GND " "Pin \"regt2\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[13\] GND " "Pin \"regt2\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[14\] GND " "Pin \"regt2\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[15\] GND " "Pin \"regt2\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[16\] GND " "Pin \"regt2\[16\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[17\] GND " "Pin \"regt2\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[18\] GND " "Pin \"regt2\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[19\] GND " "Pin \"regt2\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[20\] GND " "Pin \"regt2\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[21\] GND " "Pin \"regt2\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[22\] GND " "Pin \"regt2\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[23\] GND " "Pin \"regt2\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[24\] GND " "Pin \"regt2\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[25\] GND " "Pin \"regt2\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[26\] GND " "Pin \"regt2\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[27\] GND " "Pin \"regt2\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[28\] GND " "Pin \"regt2\[28\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[29\] GND " "Pin \"regt2\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[30\] GND " "Pin \"regt2\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regt2\[31\] GND " "Pin \"regt2\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regt2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[0\] GND " "Pin \"regs0\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[1\] GND " "Pin \"regs0\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[2\] GND " "Pin \"regs0\[2\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[3\] GND " "Pin \"regs0\[3\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[4\] GND " "Pin \"regs0\[4\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[5\] GND " "Pin \"regs0\[5\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[6\] GND " "Pin \"regs0\[6\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[7\] GND " "Pin \"regs0\[7\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[8\] GND " "Pin \"regs0\[8\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[9\] GND " "Pin \"regs0\[9\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[10\] GND " "Pin \"regs0\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[11\] GND " "Pin \"regs0\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[12\] GND " "Pin \"regs0\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[13\] GND " "Pin \"regs0\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[14\] GND " "Pin \"regs0\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[15\] GND " "Pin \"regs0\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[16\] GND " "Pin \"regs0\[16\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[17\] GND " "Pin \"regs0\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[18\] GND " "Pin \"regs0\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[19\] GND " "Pin \"regs0\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[20\] GND " "Pin \"regs0\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[21\] GND " "Pin \"regs0\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[22\] GND " "Pin \"regs0\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[23\] GND " "Pin \"regs0\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[24\] GND " "Pin \"regs0\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[25\] GND " "Pin \"regs0\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[26\] GND " "Pin \"regs0\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[27\] GND " "Pin \"regs0\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[28\] GND " "Pin \"regs0\[28\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[29\] GND " "Pin \"regs0\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[30\] GND " "Pin \"regs0\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs0\[31\] GND " "Pin \"regs0\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[0\] GND " "Pin \"regs1\[0\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[1\] GND " "Pin \"regs1\[1\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[2\] GND " "Pin \"regs1\[2\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[3\] GND " "Pin \"regs1\[3\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[4\] GND " "Pin \"regs1\[4\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[5\] GND " "Pin \"regs1\[5\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[6\] GND " "Pin \"regs1\[6\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[7\] GND " "Pin \"regs1\[7\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[8\] GND " "Pin \"regs1\[8\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[9\] GND " "Pin \"regs1\[9\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[10\] GND " "Pin \"regs1\[10\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[11\] GND " "Pin \"regs1\[11\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[12\] GND " "Pin \"regs1\[12\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[13\] GND " "Pin \"regs1\[13\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[14\] GND " "Pin \"regs1\[14\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[15\] GND " "Pin \"regs1\[15\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[16\] GND " "Pin \"regs1\[16\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[17\] GND " "Pin \"regs1\[17\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[18\] GND " "Pin \"regs1\[18\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[19\] GND " "Pin \"regs1\[19\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[20\] GND " "Pin \"regs1\[20\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[21\] GND " "Pin \"regs1\[21\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[22\] GND " "Pin \"regs1\[22\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[23\] GND " "Pin \"regs1\[23\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[24\] GND " "Pin \"regs1\[24\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[25\] GND " "Pin \"regs1\[25\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[26\] GND " "Pin \"regs1\[26\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[27\] GND " "Pin \"regs1\[27\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[28\] GND " "Pin \"regs1\[28\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[29\] GND " "Pin \"regs1\[29\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[30\] GND " "Pin \"regs1\[30\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regs1\[31\] GND " "Pin \"regs1\[31\]\" is stuck at GND" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/Uniciclo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690049087145 "|Uniciclo|regs1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690049087145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049087320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690049087791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab5/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049088337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690049089993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690049089993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "923 " "Implemented 923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690049090147 ""} { "Info" "ICUT_CUT_TM_OPINS" "257 " "Implemented 257 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690049090147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690049090147 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690049090147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690049090147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690049090169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 15:04:50 2023 " "Processing ended: Sat Jul 22 15:04:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690049090169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690049090169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690049090169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690049090169 ""}
