<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="fpga_tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="fpga_tb_top" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="179500000001fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="224"></NameColumnWidth>
      <ValueColumnWidth column_width="122"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="39" />
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/clk_16M">
      <obj_property name="ElementShortName">clk_16M</obj_property>
      <obj_property name="ObjectShortName">clk_16M</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/CLK32768KHZ">
      <obj_property name="ElementShortName">CLK32768KHZ</obj_property>
      <obj_property name="ObjectShortName">CLK32768KHZ</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/pc_rtvec">
      <obj_property name="ElementShortName">pc_rtvec[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_rtvec[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/qspi_cs">
      <obj_property name="ElementShortName">qspi_cs</obj_property>
      <obj_property name="ObjectShortName">qspi_cs</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/qspi_sck">
      <obj_property name="ElementShortName">qspi_sck</obj_property>
      <obj_property name="ObjectShortName">qspi_sck</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/qspi_dq">
      <obj_property name="ElementShortName">qspi_dq[3:0]</obj_property>
      <obj_property name="ObjectShortName">qspi_dq[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_cmd_valid">
      <obj_property name="ElementShortName">qspi0_ro_icb_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_cmd_ready">
      <obj_property name="ElementShortName">qspi0_ro_icb_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_cmd_addr">
      <obj_property name="ElementShortName">qspi0_ro_icb_cmd_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_cmd_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_cmd_read">
      <obj_property name="ElementShortName">qspi0_ro_icb_cmd_read</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_cmd_read</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_cmd_wdata">
      <obj_property name="ElementShortName">qspi0_ro_icb_cmd_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_cmd_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_rsp_valid">
      <obj_property name="ElementShortName">qspi0_ro_icb_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_rsp_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_rsp_ready">
      <obj_property name="ElementShortName">qspi0_ro_icb_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_rsp_err">
      <obj_property name="ElementShortName">qspi0_ro_icb_rsp_err</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_rsp_err</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/qspi0_ro_icb_rsp_rdata">
      <obj_property name="ElementShortName">qspi0_ro_icb_rsp_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">qspi0_ro_icb_rsp_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/i_instr">
      <obj_property name="ElementShortName">i_instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_instr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/i_pc">
      <obj_property name="ElementShortName">i_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_valid">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_ready">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_addr">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_read">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_read</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_read</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_wdata">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_cmd_wmask">
      <obj_property name="ElementShortName">uart0_wb_icb_cmd_wmask[3:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_cmd_wmask[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_rsp_valid">
      <obj_property name="ElementShortName">uart0_wb_icb_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_rsp_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_rsp_ready">
      <obj_property name="ElementShortName">uart0_wb_icb_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_rsp_rdata">
      <obj_property name="ElementShortName">uart0_wb_icb_rsp_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_rsp_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_icb_rsp_err">
      <obj_property name="ElementShortName">uart0_wb_icb_rsp_err</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_icb_rsp_err</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_adr">
      <obj_property name="ElementShortName">uart0_wb_adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_adr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_dat_w">
      <obj_property name="ElementShortName">uart0_wb_dat_w[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_dat_w[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_dat_r">
      <obj_property name="ElementShortName">uart0_wb_dat_r[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_dat_r[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_we">
      <obj_property name="ElementShortName">uart0_wb_we</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_we</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_stb">
      <obj_property name="ElementShortName">uart0_wb_stb</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_stb</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_cyc">
      <obj_property name="ElementShortName">uart0_wb_cyc</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_cyc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_wb_ack">
      <obj_property name="ElementShortName">uart0_wb_ack</obj_property>
      <obj_property name="ObjectShortName">uart0_wb_ack</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_wb_uart0_top/u_uart/iLCR">
      <obj_property name="ElementShortName">iLCR[7:0]</obj_property>
      <obj_property name="ObjectShortName">iLCR[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_wb_uart0_top/u_uart/iDLL">
      <obj_property name="ElementShortName">iDLL[7:0]</obj_property>
      <obj_property name="ObjectShortName">iDLL[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_wb_icb32towishb8/wb_dat_w">
      <obj_property name="ElementShortName">wb_dat_w[7:0]</obj_property>
      <obj_property name="ObjectShortName">wb_dat_w[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart0_txd">
      <obj_property name="ElementShortName">uart0_txd</obj_property>
      <obj_property name="ObjectShortName">uart0_txd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/fpga_tb_top/u_system/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/uart1_txd">
      <obj_property name="ElementShortName">uart1_txd</obj_property>
      <obj_property name="ObjectShortName">uart1_txd</obj_property>
   </wvobject>
</wave_config>
