/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Mar 21 13:44:47 2016
 *                 Full Compile MD5 Checksum  48e7e549bb13082ab30187cb156f35ed
 *                     (minus title and desc)
 *                 MD5 Checksum               949df837b98c31b52074d06d129f7b79
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     880
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_BVNM_INTR2_0_H__
#define BCHP_BVNM_INTR2_0_H__

/***************************************************************************
 *BVNM_INTR2_0 - BVN Middle Interrupt Controller 0 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_0_R5F_STATUS             0x00027000 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_0_R5F_SET                0x00027004 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR              0x00027008 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        0x0002700c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET           0x00027010 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR         0x00027014 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_STATUS             0x00027018 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_0_PCI_SET                0x0002701c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR              0x00027020 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        0x00027024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET           0x00027028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR         0x0002702c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_MASK                0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_SHIFT               25

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_MASK        0x01000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_SHIFT       24
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_1_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_MASK              0x00800000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_SHIFT             23
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_1_INTR_MASK           0x00400000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_1_INTR_SHIFT          22
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_1_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00200000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_SHIFT       21
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_MASK                0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_SHIFT               17

/* BVNM_INTR2_0 :: R5F_STATUS :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MCTF_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_MASK              0x00008000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_SHIFT             15
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_MASK           0x00004000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_SHIFT          14
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_MASK                0x00002000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_SHIFT               13

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_MASK                0x00000700
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_SHIFT               8

/* BVNM_INTR2_0 :: R5F_STATUS :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_2_ERR_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_2_ERR_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_2_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_1_ERR_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_1_ERR_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_1_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved4_MASK                0x00000010
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved4_SHIFT               4

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_SHIFT          3
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_SHIFT          2
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_MASK                   0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_SHIFT                  25

/* BVNM_INTR2_0 :: R5F_SET :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_1_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_MASK                 0x00800000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_SHIFT                23
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_1_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_1_INTR_MASK              0x00400000
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_1_INTR_SHIFT             22
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_MASK           0x00200000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_SHIFT          21
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_MASK                   0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_SHIFT                  17

/* BVNM_INTR2_0 :: R5F_SET :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_MASK                 0x00010000
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_SHIFT                16
#define BCHP_BVNM_INTR2_0_R5F_SET_MCTF_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_MASK                 0x00008000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_SHIFT                15
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_MASK              0x00004000
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_SHIFT             14
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_MASK                   0x00002000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_SHIFT                  13

/* BVNM_INTR2_0 :: R5F_SET :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_MASK              0x00001000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_SHIFT             12
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_MASK                   0x00000700
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_SHIFT                  8

/* BVNM_INTR2_0 :: R5F_SET :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_2_ERR_INTR_MASK             0x00000080
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_2_ERR_INTR_SHIFT            7
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_2_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_1_ERR_INTR_MASK             0x00000040
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_1_ERR_INTR_SHIFT            6
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_1_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved4_MASK                   0x00000010
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved4_SHIFT                  4

/* BVNM_INTR2_0 :: R5F_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_SHIFT             3
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_SHIFT             2
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_MASK                 0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_SHIFT                25

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_MASK               0x00800000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_SHIFT              23
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_1_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_1_INTR_MASK            0x00400000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_1_INTR_SHIFT           22
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_1_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_MASK                 0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_SHIFT                17

/* BVNM_INTR2_0 :: R5F_CLEAR :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_MASK               0x00010000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_SHIFT              16
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MCTF_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_MASK               0x00008000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_SHIFT              15
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_MASK            0x00004000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_SHIFT           14
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_MASK                 0x00002000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_SHIFT                13

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_MASK            0x00001000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_SHIFT           12
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_MASK                 0x00000700
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_SHIFT                8

/* BVNM_INTR2_0 :: R5F_CLEAR :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_2_ERR_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_2_ERR_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_1_ERR_INTR_MASK           0x00000040
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_1_ERR_INTR_SHIFT          6
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved4_MASK                 0x00000010
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved4_SHIFT                4

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_SHIFT           3
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_SHIFT           2
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_MASK           0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_SHIFT          25

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_MASK   0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_SHIFT  24
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_1_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_1_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_1_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  21
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_MASK           0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_SHIFT          17

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MCTF_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_MASK         0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_SHIFT        15
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     14
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_SHIFT          13

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_MASK           0x00000700
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_SHIFT          8

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_2_ERR_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_2_ERR_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_2_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_1_ERR_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_1_ERR_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_1_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved4_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved4_SHIFT          4

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_MASK              0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_SHIFT             25

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_1_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_MASK            0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_SHIFT           23
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_1_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_1_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_1_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     21
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_MASK              0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_SHIFT             17

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MCTF_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_MASK            0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_SHIFT           15
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_MASK         0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_SHIFT        14
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_MASK              0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_SHIFT             13

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_MASK              0x00000700
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_SHIFT             8

/* BVNM_INTR2_0 :: R5F_MASK_SET :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_2_ERR_INTR_MASK        0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_2_ERR_INTR_SHIFT       7
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_2_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_SET :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_1_ERR_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_1_ERR_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_1_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_SET :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved4_MASK              0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved4_SHIFT             4

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_SHIFT        3
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_SHIFT        2
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_MASK            0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_SHIFT           25

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_MASK    0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_SHIFT   24
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_MASK          0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_SHIFT         23
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_1_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_1_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_1_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_1_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00200000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   21
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_MASK            0x001e0000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_SHIFT           17

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_MASK          0x00010000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_SHIFT         16
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MCTF_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_MASK          0x00008000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_SHIFT         15
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_MASK            0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_SHIFT           13

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      12
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_MASK            0x00000700
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_SHIFT           8

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_2_ERR_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_2_ERR_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_2_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_1_ERR_INTR_MASK      0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_1_ERR_INTR_SHIFT     6
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_1_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved4_MASK            0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved4_SHIFT           4

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_MASK                0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_SHIFT               25

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_MASK        0x01000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_SHIFT       24
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_1_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_MASK              0x00800000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_SHIFT             23
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_1_INTR_MASK           0x00400000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_1_INTR_SHIFT          22
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_1_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00200000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_SHIFT       21
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_MASK                0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_SHIFT               17

/* BVNM_INTR2_0 :: PCI_STATUS :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MCTF_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_MASK              0x00008000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_SHIFT             15
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_MASK           0x00004000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_SHIFT          14
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_MASK                0x00002000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_SHIFT               13

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_MASK                0x00000700
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_SHIFT               8

/* BVNM_INTR2_0 :: PCI_STATUS :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_2_ERR_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_2_ERR_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_2_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_1_ERR_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_1_ERR_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_1_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved4_MASK                0x00000010
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved4_SHIFT               4

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_SHIFT          3
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_SHIFT          2
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_MASK                   0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_SHIFT                  25

/* BVNM_INTR2_0 :: PCI_SET :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_1_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_MASK                 0x00800000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_SHIFT                23
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_1_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_1_INTR_MASK              0x00400000
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_1_INTR_SHIFT             22
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_1_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_MASK           0x00200000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_SHIFT          21
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_MASK                   0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_SHIFT                  17

/* BVNM_INTR2_0 :: PCI_SET :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_MASK                 0x00010000
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_SHIFT                16
#define BCHP_BVNM_INTR2_0_PCI_SET_MCTF_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_MASK                 0x00008000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_SHIFT                15
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_MASK              0x00004000
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_SHIFT             14
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_MASK                   0x00002000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_SHIFT                  13

/* BVNM_INTR2_0 :: PCI_SET :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_MASK              0x00001000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_SHIFT             12
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_MASK                   0x00000700
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_SHIFT                  8

/* BVNM_INTR2_0 :: PCI_SET :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_2_ERR_INTR_MASK             0x00000080
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_2_ERR_INTR_SHIFT            7
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_2_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_1_ERR_INTR_MASK             0x00000040
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_1_ERR_INTR_SHIFT            6
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_1_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved4_MASK                   0x00000010
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved4_SHIFT                  4

/* BVNM_INTR2_0 :: PCI_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_SHIFT             3
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_SHIFT             2
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_SHIFT                25

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_MASK               0x00800000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_SHIFT              23
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_1_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_1_INTR_MASK            0x00400000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_1_INTR_SHIFT           22
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_1_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_MASK                 0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_SHIFT                17

/* BVNM_INTR2_0 :: PCI_CLEAR :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_MASK               0x00010000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_SHIFT              16
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MCTF_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_MASK               0x00008000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_SHIFT              15
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_MASK            0x00004000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_SHIFT           14
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_MASK                 0x00002000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_SHIFT                13

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_MASK            0x00001000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_SHIFT           12
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_MASK                 0x00000700
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_SHIFT                8

/* BVNM_INTR2_0 :: PCI_CLEAR :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_2_ERR_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_2_ERR_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_1_ERR_INTR_MASK           0x00000040
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_1_ERR_INTR_SHIFT          6
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved4_MASK                 0x00000010
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved4_SHIFT                4

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_SHIFT           3
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_SHIFT           2
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          25

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_MASK   0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_SHIFT  24
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_1_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_1_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_1_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  21
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_MASK           0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT          17

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MCTF_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_MASK         0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_SHIFT        15
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     14
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_SHIFT          13

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_MASK           0x00000700
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_SHIFT          8

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_2_ERR_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_2_ERR_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_2_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_1_ERR_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_1_ERR_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_1_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved4_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved4_SHIFT          4

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             25

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_1_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_MASK            0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_SHIFT           23
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_1_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_1_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_1_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_1_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     21
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_MASK              0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_SHIFT             17

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MCTF_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_MASK            0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_SHIFT           15
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_MASK         0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_SHIFT        14
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_MASK              0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_SHIFT             13

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_MASK              0x00000700
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_SHIFT             8

/* BVNM_INTR2_0 :: PCI_MASK_SET :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_2_ERR_INTR_MASK        0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_2_ERR_INTR_SHIFT       7
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_2_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_SET :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_1_ERR_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_1_ERR_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_1_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_SET :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved4_MASK              0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved4_SHIFT             4

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_SHIFT        3
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_SHIFT        2
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           25

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_1_BVB_IN_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_MASK    0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_SHIFT   24
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_1_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_1_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_MASK          0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_SHIFT         23
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_1_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MVP_TOP_1_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_1_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_1_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_1_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_BVB_IN_INTR [21:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00200000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   21
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [20:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK            0x001e0000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT           17

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MCTF_0_INTR [16:16] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_MASK          0x00010000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_SHIFT         16
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MCTF_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_0_INTR [15:15] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_MASK          0x00008000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_SHIFT         15
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MVP_TOP_0_INTR [14:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00004000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      14
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_MASK            0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_SHIFT           13

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_1_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      12
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved3 [10:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_MASK            0x00000700
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_SHIFT           8

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: XSRC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_2_ERR_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_2_ERR_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_2_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: XSRC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_1_ERR_INTR_MASK      0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_1_ERR_INTR_SHIFT     6
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_1_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: XSRC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved4 [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved4_MASK            0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved4_SHIFT           4

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_BVNM_INTR2_0_H__ */

/* End of File */
