X86_64 ISA2+mfence+mfences+mfence
"MFencedWW Rfe MFencesRW Rfe MFencedRR Fre"
Cycle=Rfe MFencesRW Rfe MFencedRR Fre MFencedWW
Relax=
Safe=Rfe Fre MFencesRW MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=T
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencesRW Rfe MFencedRR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 2:rbx; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $2,(y)   | movq (x),%rbx ;
exists (y=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
