#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  8 01:33:23 2025
# Process ID: 18472
# Current directory: d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex
# Command line: vivado.exe -notrace -source d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/vivado.log
# Journal file: d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source sim_tb_top.tcl
current_wave_config {Untitled 1}
add_wave {{/sim_tb_top/u_ip_top}} 
relaunch_sim
close_sim
