
---------- Begin Simulation Statistics ----------
final_tick                               874815214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691856                       # Number of bytes of host memory used
host_op_rate                                   247367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   744.72                       # Real time elapsed on the host
host_tick_rate                             1174691513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.874815                       # Number of seconds simulated
sim_ticks                                874815214500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.496304                       # CPI: cycles per instruction
system.cpu.discardedOps                          4345                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1490852589                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.057155                       # IPC: instructions per cycle
system.cpu.numCycles                       1749630429                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       258777840                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10460892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20988056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10524496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21051786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            853                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10460351                       # Transaction distribution
system.membus.trans_dist::CleanEvict              532                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525850                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31515229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31515229                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671600768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671600768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527173                       # Request fanout histogram
system.membus.reqLayer0.occupancy         41932680000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36879981256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20984221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          208                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           953                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2114                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31576961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31579075                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673606592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673643744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10461736                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334731232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20989026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006588                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20988115    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    911      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20989026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15787932000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10526337996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            953499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   67                       # number of demand (read+write) hits
system.l2.demand_hits::total                      111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data                  67                       # number of overall hits
system.l2.overall_hits::total                     111                       # number of overall hits
system.l2.demand_misses::.cpu.inst                909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526270                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527179                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               909                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526270                       # number of overall misses
system.l2.overall_misses::total              10527179                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 803593111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     803663041000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69929500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 803593111500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    803663041000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527290                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527290                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76930.143014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76341.677679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76341.728492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76930.143014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76341.677679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76341.728492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10460351                       # number of writebacks
system.l2.writebacks::total                  10460351                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527174                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 698330230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 698391022000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 698330230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 698391022000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66951.541850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66341.685646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66341.738248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66951.541850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66341.685646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66341.738248                       # average overall mshr miss latency
system.l2.replacements                       10461736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10523870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10523870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10523870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10523870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          205                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 803559707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  803559707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76341.543026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76341.543026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 698301207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 698301207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66341.543976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66341.543976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          909                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              909                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69929500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69929500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76930.143014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76930.143014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66951.541850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66951.541850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.887712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79724.343675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79724.343675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.879237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69934.939759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69934.939759                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65155.700363                       # Cycle average of tags in use
system.l2.tags.total_refs                    21051722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.577267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.763534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65148.359562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178941096                       # Number of tag accesses
system.l2.tags.data_accesses                178941096                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5237204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001284402144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31406840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4919340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10460351                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527173                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10460351                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5223147                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10460351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 326984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 326993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 326994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 326997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 326996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 326993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 326994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 326993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 326993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 326992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.193937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.993414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.746999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326991    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.178955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324354     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2637      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336869536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334731232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    385.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    382.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  874815195000                       # Total gap between requests
system.mem_ctrls.avgGap                      41682.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336840480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    167588768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33213.871362087521                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 385041863.032207250595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 191570477.081591725349                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          908                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526265                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10460351                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     23486126                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 266694561856                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 49062472267368                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25865.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25336.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4690327.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336840480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336869536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334731232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334731232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          908                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10460351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10460351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        33214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    385041863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        385075077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        33214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        33214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    382630785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       382630785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    382630785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        33214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    385041863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       767705862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527173                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5237149                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       328986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       329216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       329029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       329053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       328901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       328851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       328896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       328903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       328803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       328558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       328468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       328541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       328582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       328763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       328713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       328686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       328709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       163473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       163679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       163745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       163792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       163783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       163840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       163820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       163746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       163697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       163748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       163739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       163715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       163789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       163860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       163882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       163774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       163571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       163620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       163595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       163682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       163623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       163642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       163661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       163526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       163424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       163374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       163425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       163413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       163725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       163573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       163583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       163630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             82576737866                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           35076540436                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       266718047982                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7844.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25336.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9721788                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4713904                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1328629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   759.366065                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   633.579720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   321.743660                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        85600      6.44%      6.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37385      2.81%      9.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        39675      2.99%     12.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       101176      7.62%     19.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       185636     13.97%     33.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       104229      7.84%     41.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31801      2.39%     44.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        81463      6.13%     50.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       661664     49.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1328629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673739072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335177536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              770.150154                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              383.140954                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    1034039378.735673                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1825474458.025247                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   14429290422.216034                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6173807608.750877                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 75938453697.479965                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 218875598794.259308                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 134437749861.473816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  452714414221.071899                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.497189                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 407006492218                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  39325650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 428483072282                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    1037794356.143671                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1832106190.270853                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   14445717664.689640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6180920162.590858                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 75938453697.479965                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 219946324342.654327                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 133698568772.225418                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  453079885186.189941                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.914958                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 404737374150                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  39325650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 430752190350                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     42891239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42891239                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42891239                       # number of overall hits
system.cpu.icache.overall_hits::total        42891239                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            953                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          953                       # number of overall misses
system.cpu.icache.overall_misses::total           953                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72801500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72801500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72801500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72801500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42892192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42892192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42892192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42892192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76391.920252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76391.920252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76391.920252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76391.920252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71848500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71848500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75391.920252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75391.920252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75391.920252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75391.920252                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42891239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42891239                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           953                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72801500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72801500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42892192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42892192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76391.920252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76391.920252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75391.920252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75391.920252                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           644.748043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42892192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               953                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45007.546695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   644.748043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.629637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.629637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          745                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          745                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.727539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85785337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85785337                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22784.numOps               184218810                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65333605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65333605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65333635                       # number of overall hits
system.cpu.dcache.overall_hits::total        65333635                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047245                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1659349082499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1659349082499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1659349082499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1659349082499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78839.407006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78839.407006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78839.253427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78839.253427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10523870                       # number of writebacks
system.cpu.dcache.writebacks::total          10523870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 819379914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 819379914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 819383106000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 819383106000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121860                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77841.260404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77841.260404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77841.260405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77841.260405                       # average overall mshr miss latency
system.cpu.dcache.replacements               10524288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73610.869565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73610.869565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73044.392523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73044.392523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63289904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63289904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1659315221499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1659315221499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78839.521282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78839.521282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520879                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520879                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 819348651500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 819348651500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77841.455453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77841.455453                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.577465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3191500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3191500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.577465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77841.463415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77841.463415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       242000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       242000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.329109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75860036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.329109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1086                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          840                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         183288232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        183288232                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10657926                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649849                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650051                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648864                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988855                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2684                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              165                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45070182                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086012                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168936                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 874815214500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
