#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jan 30 21:49:30 2019
# Process ID: 37120
# Current directory: F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1/top.vds
# Journal file: F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 447.082 ; gain = 100.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'uart_test' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:94]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:95]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:96]
INFO: [Synth 8-6157] synthesizing module 'uart_model' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_Baudrate' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_Baudrate.v:25]
	Parameter NUM bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_Baudrate' (2#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_Baudrate.v:25]
INFO: [Synth 8-6157] synthesizing module 'fifo_uart' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1/.Xil/Vivado-37120-DESKTOP-GEE1RG6/realtime/fifo_uart_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_uart' (3#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1/.Xil/Vivado-37120-DESKTOP-GEE1RG6/realtime/fifo_uart_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_tx.v:23]
	Parameter paritymode bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_rx.v:86]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (5#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_model' (6#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_model.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_uart_model'. This will prevent further optimization [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (7#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_test.v:26]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port reset_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 501.992 ; gain = 155.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 501.992 ; gain = 155.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 501.992 ; gain = 155.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart/fifo_uart_in_context.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff'
Finished Parsing XDC File [f:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/ip/fifo_uart/fifo_uart/fifo_uart_in_context.xdc] for cell 'U_uart_test/U_uart_model/uart_sendBuff'
Parsing XDC File [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 849.055 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U_uart_test/U_uart_model/uart_sendBuff' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_uart_test/U_uart_model/uart_sendBuff. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "uart_clk_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idle_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_flg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'idle_reg_reg' [F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.srcs/sources_1/new/uart_tx.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_Baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module uart_model 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_Baudrate/uart_clk_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_tx/idle_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_tx/tx_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_tx/parit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_rx/rx_flg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_rx/err_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_rx/parit" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port reset_n
INFO: [Synth 8-3886] merging instance 'U_uart_test/U_uart_model/u_Baudrate/counter_reg[6]' (FDR) to 'U_uart_test/U_uart_model/u_Baudrate/counter_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_uart_test/U_uart_model/\u_Baudrate/counter_reg[7] )
WARNING: [Synth 8-3332] Sequential element (u_Baudrate/counter_reg[7]) is unused and will be removed from module uart_model.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.055 ; gain = 502.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_uart     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |fifo_uart |     1|
|2     |BUFG      |     2|
|3     |LUT1      |     6|
|4     |LUT2      |    12|
|5     |LUT3      |     8|
|6     |LUT4      |    18|
|7     |LUT5      |    12|
|8     |LUT6      |    18|
|9     |FDRE      |    81|
|10    |FDSE      |     2|
|11    |LDC       |     1|
|12    |IBUF      |     1|
|13    |IBUFDS    |     1|
|14    |OBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   174|
|2     |  U_uart_test    |uart_test     |   170|
|3     |    U_uart_model |uart_model    |   150|
|4     |      u_Baudrate |uart_Baudrate |    16|
|5     |      u_rx       |uart_rx       |    57|
|6     |      u_tx       |uart_tx       |    51|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 857.438 ; gain = 163.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 857.438 ; gain = 510.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 859.305 ; gain = 523.902
INFO: [Common 17-1381] The checkpoint 'F:/workspace/project/prj_ax7103/prj_ax7103/prj_ax7103.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 859.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 30 21:50:20 2019...
