{
  "id": "gl_packet-beta_00428",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/axil4_slave_wr_mon.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph AXIL_Channels[\"AXIL Slave Channels\"]\n        AW[\"AW Channel\\n(Write Address)\"]\n        W[\"W Channel\\n(Write Data)\"]\n        B[\"B Channel\\n(Write Response)\"]\n    end\n\n    subgraph axil4_slave_wr_mon[\"axil4_slave_wr_mon\"]\n        subgraph Base[\"Monitor Base\"]\n            TRANS[\"Transaction Tracker\"]\n            TIMEOUT[\"Timeout Detection\"]\n        end\n\n        subgraph Reporter[\"Reporter\"]\n            PKT[\"Packet Generation\"]\n        end\n    end\n\n    subgraph Output[\"Monitor Bus Output\"]\n        MONBUS[\"mon_*\\n(64-bit packets)\"]\n    end\n\n    AW --> TRANS\n    W --> TRANS\n    B --> TRANS\n    TRANS --> TIMEOUT\n    TIMEOUT --> PKT\n    PKT --> MONBUS\n",
  "content_size": 752,
  "collected_at": "2026-02-06T14:09:33.928189",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}