\hypertarget{stm32h7xx__hal__sdram_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+sdram.\+c}
\label{stm32h7xx__hal__sdram_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_sdram.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_sdram.c}}
\mbox{\hyperlink{stm32h7xx__hal__sdram_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00114}00114\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00115}00115\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00122}00122\ \textcolor{preprocessor}{\#ifdef\ HAL\_SDRAM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00129}00129\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00130}00130\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00133}00133\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00134}00134\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACplt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00135}00135\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACpltProt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00136}00136\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMAError(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00138}00138\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00165}00165\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gaa335e9a091994423896c8d5b2a6684f9}{HAL\_SDRAM\_Init}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\_SDRAM\_TimingTypeDef}}\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00166}00166\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00167}00167\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ handle\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00168}00168\ \ \ \textcolor{keywordflow}{if}\ (hsdram\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00169}00169\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00170}00170\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00171}00171\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00173}00173\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{HAL\_SDRAM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00174}00174\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00175}00175\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00176}00176\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00177}00177\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00178}00178\ \ \ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>MspInitCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00179}00179\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00180}00180\ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00181}00181\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00182}00182\ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{HAL\_SDRAM\_RefreshErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00183}00183\ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00184}00184\ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{HAL\_SDRAM\_DMA\_XferErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00186}00186\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00187}00187\ \ \ \ \ hsdram-\/>MspInitCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00188}00188\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00189}00189\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00190}00190\ \ \ \ \ \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00191}00191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00192}00192\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00194}00194\ \ \ \textcolor{comment}{/*\ Initialize\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00195}00195\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00197}00197\ \ \ \textcolor{comment}{/*\ Initialize\ SDRAM\ control\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00198}00198\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_gac31e934f1ffb131dccc62b6fe6844560}{FMC\_SDRAM\_Init}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ \&(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00200}00200\ \ \ \textcolor{comment}{/*\ Initialize\ SDRAM\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00201}00201\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga7c28889074955caf3b854e8c99dced73}{FMC\_SDRAM\_Timing\_Init}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ Timing,\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}.\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00203}00203\ \ \ \textcolor{comment}{/*\ Enable\ FMC\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00204}00204\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa70dc1be5acd3447f3a3cdb385825e0d}{\_\_FMC\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00205}00205\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00206}00206\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00208}00208\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00209}00209\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00217}00217\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga5842b6c476bd8864af5cb1813a88127f}{HAL\_SDRAM\_DeInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00218}00218\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00219}00219\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00220}00220\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>MspDeInitCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00221}00221\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00222}00222\ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00223}00223\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00225}00225\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00226}00226\ \ \ hsdram-\/>MspDeInitCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00227}00227\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00228}00228\ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00229}00229\ \ \ \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00230}00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00232}00232\ \ \ \textcolor{comment}{/*\ Configure\ the\ SDRAM\ registers\ with\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00233}00233\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_ga893cc61d8d10a5f828937665c32ae6a3}{FMC\_SDRAM\_DeInit}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}.\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00235}00235\ \ \ \textcolor{comment}{/*\ Reset\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00236}00236\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{HAL\_SDRAM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00238}00238\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00239}00239\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00241}00241\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00242}00242\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00250}00250\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00251}00251\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00252}00252\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00253}00253\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00255}00255\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00256}00256\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_MspInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00257}00257\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00258}00258\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00266}00266\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00267}00267\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00268}00268\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00269}00269\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00271}00271\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00272}00272\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_MspDeInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00273}00273\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00274}00274\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00282}00282\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gab7f72c812cb534276e6ebb0e27d4a1ec}{HAL\_SDRAM\_IRQHandler}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00283}00283\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00284}00284\ \ \ \textcolor{comment}{/*\ Check\ SDRAM\ interrupt\ Rising\ edge\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00285}00285\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___interrupt_gabc8c6163b78fd62615941cb42cb731fc}{\_\_FMC\_SDRAM\_GET\_FLAG}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ \mbox{\hyperlink{group___f_m_c___l_l___flag__definition_ga38dced18d685dc07368db56c22fd25a7}{FMC\_SDRAM\_FLAG\_REFRESH\_IT}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00286}00286\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00287}00287\ \ \ \ \ \textcolor{comment}{/*\ SDRAM\ refresh\ error\ interrupt\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00288}00288\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00289}00289\ \ \ \ \ hsdram-\/>RefreshErrorCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00290}00290\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00291}00291\ \ \ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{HAL\_SDRAM\_RefreshErrorCallback}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00292}00292\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00294}00294\ \ \ \ \ \textcolor{comment}{/*\ Clear\ SDRAM\ refresh\ error\ interrupt\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00295}00295\ \ \ \ \ \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___interrupt_ga86544f5ed4b78b20e59121e9f7c75d2d}{\_\_FMC\_SDRAM\_CLEAR\_FLAG}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ \mbox{\hyperlink{group___f_m_c___l_l___flag__definition_ga0717e85128c2258f73881c815d4ee59f}{FMC\_SDRAM\_FLAG\_REFRESH\_ERROR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00296}00296\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00297}00297\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00305}00305\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{HAL\_SDRAM\_RefreshErrorCallback}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00306}00306\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00307}00307\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00308}00308\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00309}00309\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00310}00310\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00311}00311\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_RefreshErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00312}00312\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00313}00313\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00321}00321\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00322}00322\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00323}00323\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00324}00324\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00326}00326\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00327}00327\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_DMA\_XferCpltCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00328}00328\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00329}00329\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00330}00330\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00336}00336\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{HAL\_SDRAM\_DMA\_XferErrorCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00337}00337\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00338}00338\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00339}00339\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00340}00340\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00341}00341\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00342}00342\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_DMA\_XferErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00343}00343\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00344}00344\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00373}00373\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga35cca16e3cdbe71a2c213264c9b9bf81}{HAL\_SDRAM\_Read\_8b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00374}00374\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00375}00375\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00376}00376\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00377}00377\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *pSdramAddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00378}00378\ \ \ uint8\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00379}00379\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00381}00381\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00382}00382\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00383}00383\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00384}00384\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00385}00385\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00386}00386\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00387}00387\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00388}00388\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00389}00389\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00390}00390\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00391}00391\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00392}00392\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00394}00394\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00395}00395\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00396}00396\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00397}00397\ \ \ \ \ \ \ *pdestbuff\ =\ *(\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)pSdramAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00398}00398\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00399}00399\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00400}00400\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00402}00402\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00403}00403\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00405}00405\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00406}00406\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00407}00407\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00408}00408\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00409}00409\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00410}00410\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00411}00411\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00413}00413\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00414}00414\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00425}00425\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga7f718bd5dc458d80328ffe611b24c602}{HAL\_SDRAM\_Write\_8b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00426}00426\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00427}00427\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00428}00428\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00429}00429\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *pSdramAddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00430}00430\ \ \ uint8\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00431}00431\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00432}00432\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00433}00433\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00434}00434\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00435}00435\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00436}00436\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00437}00437\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00438}00438\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00439}00439\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00440}00440\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00442}00442\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00443}00443\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00444}00444\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00445}00445\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00446}00446\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00447}00447\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00448}00448\ \ \ \ \ \ \ *(\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)pSdramAddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00449}00449\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00450}00450\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00451}00451\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00453}00453\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00454}00454\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00456}00456\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00457}00457\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00458}00458\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00459}00459\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00460}00460\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00461}00461\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00462}00462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00463}00463\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00464}00464\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00465}00465\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00476}00476\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga6205dcc8c3d305ce87833d0c47fbb984}{HAL\_SDRAM\_Read\_16b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00477}00477\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00478}00478\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00479}00479\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00480}00480\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00481}00481\ \ \ uint16\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00482}00482\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00483}00483\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00484}00484\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00485}00485\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00486}00486\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00487}00487\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00488}00488\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00489}00489\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00490}00490\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00491}00491\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00492}00492\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00494}00494\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00495}00495\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00497}00497\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00498}00498\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ >=\ 2U\ ;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00499}00499\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00500}00500\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*pSdramAddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00501}00501\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00502}00502\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)(((*pSdramAddress)\ \&\ 0xFFFF0000U)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00503}00503\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00504}00504\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00505}00505\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00507}00507\ \ \ \ \ \textcolor{comment}{/*\ Read\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00508}00508\ \ \ \ \ \textcolor{keywordflow}{if}\ ((BufferSize\ \%\ 2U)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00509}00509\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00510}00510\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*pSdramAddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00511}00511\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00512}00512\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00513}00513\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00514}00514\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00515}00515\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00516}00516\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00517}00517\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00518}00518\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00519}00519\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00520}00520\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00521}00521\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00522}00522\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00523}00523\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00524}00524\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00525}00525\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00536}00536\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_gafbd2eeaeb58bc4960a6f1f46829ce4ea}{HAL\_SDRAM\_Write\_16b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00537}00537\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00538}00538\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00539}00539\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00540}00540\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psdramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00541}00541\ \ \ uint16\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00543}00543\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00544}00544\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00545}00545\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00546}00546\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00547}00547\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00548}00548\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00549}00549\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00550}00550\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00551}00551\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00552}00552\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00553}00553\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00554}00554\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00556}00556\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00557}00557\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ >=\ 2U\ ;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00558}00558\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00559}00559\ \ \ \ \ \ \ *psdramaddress\ =\ (uint32\_t)(*psrcbuff);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00560}00560\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00561}00561\ \ \ \ \ \ \ *psdramaddress\ |=\ ((uint32\_t)(*psrcbuff)\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00562}00562\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00563}00563\ \ \ \ \ \ \ psdramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00564}00564\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00565}00565\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00566}00566\ \ \ \ \ \textcolor{comment}{/*\ Write\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00567}00567\ \ \ \ \ \textcolor{keywordflow}{if}\ ((BufferSize\ \%\ 2U)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00568}00568\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00569}00569\ \ \ \ \ \ \ *psdramaddress\ =\ ((uint32\_t)(*psrcbuff)\ \&\ 0x0000FFFFU)\ |\ ((*psdramaddress)\ \&\ 0xFFFF0000U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00570}00570\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00572}00572\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00573}00573\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00574}00574\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00575}00575\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00576}00576\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00577}00577\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00578}00578\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00579}00579\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00580}00580\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00581}00581\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00582}00582\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00583}00583\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00584}00584\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00595}00595\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga430830834a41dbcaf7cb6491d006d9f0}{HAL\_SDRAM\_Read\_32b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00596}00596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00597}00597\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00598}00598\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00599}00599\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ (uint32\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00600}00600\ \ \ uint32\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00601}00601\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00603}00603\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00604}00604\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00605}00605\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00606}00606\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00607}00607\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00608}00608\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00609}00609\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00610}00610\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00611}00611\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00612}00612\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00613}00613\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00614}00614\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00616}00616\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00617}00617\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00618}00618\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00619}00619\ \ \ \ \ \ \ *pdestbuff\ =\ *(\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)pSdramAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00620}00620\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00621}00621\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00622}00622\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00623}00623\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00624}00624\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00625}00625\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00627}00627\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00628}00628\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00629}00629\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00630}00630\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00631}00631\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00632}00632\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00633}00633\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00634}00634\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00635}00635\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00636}00636\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00647}00647\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga992bd5aa0550b62551437f433f091d22}{HAL\_SDRAM\_Write\_32b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00648}00648\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00649}00649\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00650}00650\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00651}00651\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00652}00652\ \ \ uint32\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00654}00654\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00655}00655\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00656}00656\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00657}00657\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00658}00658\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00659}00659\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00660}00660\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00661}00661\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00662}00662\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00663}00663\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00664}00664\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00665}00665\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00667}00667\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00668}00668\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00669}00669\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00670}00670\ \ \ \ \ \ \ *pSdramAddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00671}00671\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00672}00672\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00673}00673\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00675}00675\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00676}00676\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00678}00678\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00679}00679\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00680}00680\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00681}00681\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00682}00682\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00683}00683\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00684}00684\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00685}00685\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00686}00686\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00687}00687\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00688}00688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00698}00698\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga70e0327de061b9428dfcdb6d28127523}{HAL\_SDRAM\_Read\_DMA}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00699}00699\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00700}00700\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00701}00701\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00702}00702\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00703}00703\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00704}00704\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00705}00705\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00706}00706\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00707}00707\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00708}00708\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00709}00709\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00710}00710\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00711}00711\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00712}00712\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00714}00714\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00715}00715\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00717}00717\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00718}00718\ \ \ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00719}00719\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00720}00720\ \ \ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SDRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00721}00721\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00722}00722\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00723}00723\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00724}00724\ \ \ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SDRAM\_DMACpltProt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00725}00725\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00726}00726\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a21eeca41117329639ffb91a3580381ce}{XferErrorCallback}}\ =\ SDRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00727}00727\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00728}00728\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00729}00729\ \ \ \ \ status\ =\ \mbox{\hyperlink{group___m_d_m_a___exported___functions___group3_ga6ea18614da09a150f0eb53a3144efb33}{HAL\_MDMA\_Start\_IT}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}},\ (uint32\_t)pAddress,\ (uint32\_t)pDstBuffer,\ (uint32\_t)(BufferSize\ *\ 4U),\ 1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00730}00730\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00731}00731\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00732}00732\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00733}00733\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00734}00734\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00735}00735\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00736}00736\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00737}00737\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00738}00738\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00739}00739\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00740}00740\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00741}00741\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00751}00751\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga643d9e71b6fadef948dede0d86a9cbc1}{HAL\_SDRAM\_Write\_DMA}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00752}00752\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00753}00753\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00754}00754\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00755}00755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00756}00756\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00757}00757\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00758}00758\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00759}00759\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00760}00760\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00761}00761\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00762}00762\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00763}00763\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00764}00764\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00765}00765\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00766}00766\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00767}00767\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00768}00768\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00769}00769\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00770}00770\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SDRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00771}00771\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a21eeca41117329639ffb91a3580381ce}{XferErrorCallback}}\ =\ SDRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00772}00772\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00773}00773\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00774}00774\ \ \ \ \ status\ =\ \mbox{\hyperlink{group___m_d_m_a___exported___functions___group3_ga6ea18614da09a150f0eb53a3144efb33}{HAL\_MDMA\_Start\_IT}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}},\ (uint32\_t)pSrcBuffer,\ (uint32\_t)pAddress,\ (uint32\_t)(BufferSize\ *\ 4U),\ 1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00776}00776\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00777}00777\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00778}00778\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00779}00779\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00780}00780\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00781}00781\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00782}00782\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00783}00783\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00784}00784\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00785}00785\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00786}00786\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00787}00787\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00800}00800\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00801}00801\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_CallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00802}00802\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00803}00803\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00804}00804\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00805}00805\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00806}00806\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00807}00807\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00808}00808\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00809}00809\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00811}00811\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00812}00812\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00813}00813\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00814}00814\ \ \ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00815}00815\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00816}00816\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00817}00817\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00818}00818\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00819}00819\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00820}00820\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00822}00822\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00824}00824\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00825}00825\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00826}00826\ \ \ \ \ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00827}00827\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00828}00828\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00829}00829\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00830}00830\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00832}00832\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00833}00833\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00834}00834\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{HAL\_SDRAM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00835}00835\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00836}00836\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00837}00837\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00838}00838\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00840}00840\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00841}00841\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00842}00842\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00843}00843\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00844}00844\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00845}00845\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00846}00846\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00847}00847\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00848}00848\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00849}00849\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00850}00850\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00851}00851\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00852}00852\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00853}00853\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00854}00854\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00855}00855\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00856}00856\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00857}00857\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00858}00858\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00859}00859\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00860}00860\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00874}00874\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_UnRegisterCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00875}00875\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00876}00876\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00877}00877\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00879}00879\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00880}00880\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00881}00881\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00882}00882\ \ \ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00883}00883\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00884}00884\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00885}00885\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00886}00886\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00887}00887\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00888}00888\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00889}00889\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00890}00890\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00891}00891\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00892}00892\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00893}00893\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00894}00894\ \ \ \ \ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{HAL\_SDRAM\_RefreshErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00895}00895\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00896}00896\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00897}00897\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00898}00898\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00899}00899\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00900}00900\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{HAL\_SDRAM\_DMA\_XferErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00901}00901\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00902}00902\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00903}00903\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00904}00904\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00905}00905\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00906}00906\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00907}00907\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00908}00908\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{HAL\_SDRAM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00909}00909\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00910}00910\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00911}00911\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00912}00912\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00913}00913\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00914}00914\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00915}00915\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00916}00916\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00917}00917\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00918}00918\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00919}00919\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00920}00920\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00921}00921\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00922}00922\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00923}00923\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00924}00924\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00925}00925\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00926}00926\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00927}00927\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00928}00928\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00929}00929\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00930}00930\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00931}00931\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00932}00932\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00933}00933\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00934}00934\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00946}00946\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterDmaCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00947}00947\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_DmaCallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00948}00948\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00949}00949\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00950}00950\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00951}00951\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00952}00952\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00953}00953\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00954}00954\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00955}00955\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00956}00956\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00957}00957\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00958}00958\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00959}00959\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00960}00960\ \ \ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00961}00961\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00962}00962\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00963}00963\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00964}00964\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00965}00965\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00966}00966\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00967}00967\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00968}00968\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00969}00969\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00970}00970\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00971}00971\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00972}00972\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00973}00973\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00974}00974\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00975}00975\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00976}00976\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00977}00977\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00978}00978\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00979}00979\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00980}00980\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00981}00981\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00982}00982\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00983}00983\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00984}00984\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00985}00985\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00986}00986\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00987}00987\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l00988}00988\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01014}01014\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga643cf17db1cc59cb56e83bff055cb7a4}{HAL\_SDRAM\_WriteProtection\_Enable}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01015}01015\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01016}01016\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01017}01017\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01018}01018\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01019}01019\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01020}01020\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01021}01021\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01022}01022\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01023}01023\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01024}01024\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01025}01025\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01026}01026\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01027}01027\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gae479dff64b562136b1630ece63af9e98}{FMC\_SDRAM\_WriteProtection\_Enable}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}.\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01028}01028\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01029}01029\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01030}01030\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01031}01031\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01032}01032\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01033}01033\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01034}01034\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01035}01035\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01036}01036\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01037}01037\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01038}01038\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01039}01039\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01046}01046\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga9500f5435e3cd2ad7fc9e0598b0d8ecb}{HAL\_SDRAM\_WriteProtection\_Disable}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01047}01047\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01048}01048\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01049}01049\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01050}01050\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01051}01051\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01052}01052\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01053}01053\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01054}01054\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01055}01055\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01056}01056\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01057}01057\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01058}01058\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01059}01059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01060}01060\ \ \ \ \ \textcolor{comment}{/*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01061}01061\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga277d3d1a938a9482d66a14cd45ed1305}{FMC\_SDRAM\_WriteProtection\_Disable}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}.\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01062}01062\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01063}01063\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01064}01064\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01065}01065\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01066}01066\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01067}01067\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01068}01068\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01069}01069\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01070}01070\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01071}01071\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01072}01072\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01073}01073\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01082}01082\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga31872ee3c79ca7f47964ed6b6cc6f980}{HAL\_SDRAM\_SendCommand}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\_SDRAM\_CommandTypeDef}}\ *Command,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01083}01083\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01084}01084\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01085}01085\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ state\ =\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01087}01087\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01088}01088\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01089}01089\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01090}01090\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01091}01091\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01092}01092\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcad5d7951e99258494e70cc6284d87c72a}{HAL\_SDRAM\_STATE\_PRECHARGED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01093}01093\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01094}01094\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01095}01095\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01096}01096\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01097}01097\ \ \ \ \ \textcolor{comment}{/*\ Send\ SDRAM\ command\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01098}01098\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gad35de253de4db9128388a51e4ba56e8f}{FMC\_SDRAM\_SendCommand}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ Command,\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01099}01099\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01100}01100\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01101}01101\ \ \ \ \ \textcolor{keywordflow}{if}\ (Command-\/>\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def_a18d8074e29522d689a7b9d05d8ca6239}{CommandMode}}\ ==\ \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___command___mode_ga4609ad4c2f2b7080f2b60af54fb25e77}{FMC\_SDRAM\_CMD\_PALL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01102}01102\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01103}01103\ \ \ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcad5d7951e99258494e70cc6284d87c72a}{HAL\_SDRAM\_STATE\_PRECHARGED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01104}01104\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01105}01105\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01106}01106\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01107}01107\ \ \ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01108}01108\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01109}01109\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01110}01110\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01111}01111\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01112}01112\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01113}01113\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01114}01114\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01115}01115\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01116}01116\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01117}01117\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01125}01125\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gadd81ad682c251372c69e69dd1bdd758a}{HAL\_SDRAM\_ProgramRefreshRate}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ RefreshRate)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01126}01126\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01127}01127\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01128}01128\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01129}01129\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01130}01130\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01131}01131\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01132}01132\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01133}01133\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01134}01134\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01135}01135\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01136}01136\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01137}01137\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ refresh\ rate\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01138}01138\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gaf8704a78ec9ae7b0fa92dd5ae5df95e0}{FMC\_SDRAM\_ProgramRefreshRate}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01139}01139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01140}01140\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01141}01141\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01142}01142\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01143}01143\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01144}01144\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01145}01145\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01146}01146\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01147}01147\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01148}01148\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01149}01149\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01150}01150\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01158}01158\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gabc6e85bb5113a9da3910292650c9bceb}{HAL\_SDRAM\_SetAutoRefreshNumber}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ AutoRefreshNumber)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01159}01159\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01160}01160\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01161}01161\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01162}01162\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01163}01163\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01164}01164\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01165}01165\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ ==\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01166}01166\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01167}01167\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01168}01168\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01169}01169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01170}01170\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Auto-\/Refresh\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01171}01171\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga4f18f59507119e129bfdea88f25ca896}{FMC\_SDRAM\_SetAutoRefreshNumber}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01172}01172\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01173}01173\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01174}01174\ \ \ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01175}01175\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01176}01176\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01177}01177\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01178}01178\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01179}01179\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01180}01180\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01181}01181\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01182}01182\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01183}01183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01190}01190\ uint32\_t\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gada934dbda1978caa69d7d25418dea979}{HAL\_SDRAM\_GetModeStatus}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01191}01191\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01192}01192\ \ \ \textcolor{comment}{/*\ Return\ the\ SDRAM\ memory\ current\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01193}01193\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gacc01c14afaa0f4c1685a8ad52e0c9eeb}{FMC\_SDRAM\_GetModeStatus}}(hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}},\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}.\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01194}01194\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01195}01195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01221}01221\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group4_gafe3b73d5b755369d0796fd0d36868f7e}{HAL\_SDRAM\_GetState}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01222}01222\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01223}01223\ \ \ \textcolor{keywordflow}{return}\ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01224}01224\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01239}01239\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACplt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01240}01240\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01241}01241\ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram\ =\ (\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01242}01242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01243}01243\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01244}01244\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01245}01245\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01246}01246\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01247}01247\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01248}01248\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01249}01249\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01250}01250\ \ \ hsdram-\/>DmaXferCpltCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01251}01251\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01252}01252\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01253}01253\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01254}01254\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01255}01255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01261}01261\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACpltProt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01262}01262\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01263}01263\ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram\ =\ (\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01264}01264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01265}01265\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01266}01266\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01267}01267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01268}01268\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01269}01269\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01270}01270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01271}01271\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01272}01272\ \ \ hsdram-\/>DmaXferCpltCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01273}01273\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01274}01274\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01275}01275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01276}01276\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01277}01277\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01283}01283\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMAError(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01284}01284\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01285}01285\ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram\ =\ (\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01286}01286\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01287}01287\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01288}01288\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01290}01290\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01291}01291\ \ \ hsdram-\/>\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}\ =\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca07b6f15c5b80007f9c91395b969ea041}{HAL\_SDRAM\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01292}01292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01293}01293\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01294}01294\ \ \ hsdram-\/>DmaXferErrorCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01295}01295\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01296}01296\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{HAL\_SDRAM\_DMA\_XferErrorCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01297}01297\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01298}01298\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01299}01299\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01304}01304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_SDRAM\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01305}01305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8c_source_l01311}01311\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
