INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'menuw' on host 'ransara-laptop' (Windows NT_amd64 version 6.2) on Thu Jun 24 00:08:23 +0530 2021
INFO: [HLS 200-10] In directory 'C:/Users/menuw/Documents/research/SHA256/hls'
Sourcing Tcl script 'C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/csim.tcl'
INFO: [HLS 200-1510] Running: open_project sha256 
INFO: [HLS 200-10] Opening project 'C:/Users/menuw/Documents/research/SHA256/hls/sha256'.
INFO: [HLS 200-1510] Running: set_top sha256 
INFO: [HLS 200-1510] Running: add_files sha256.cpp 
INFO: [HLS 200-10] Adding design file 'sha256.cpp' to the project
INFO: [HLS 200-1510] Running: add_files sha256.h 
INFO: [HLS 200-10] Adding design file 'sha256.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb shatest.cpp -cflags -DHW_COSIM -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'shatest.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution optimize_5 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/convert_to_words 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/create_schedule 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/compression 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 sha256/convert_endianess 
INFO: [HLS 200-1510] Running: set_directive_top -name sha256 sha256 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -factor 8 -dim 1 sha256 m 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
A2C0F1D8F82F1243DA602BE7302FDED20F69699019E5712DA751CDAA1187430DWARNING: Hls::stream 'hls::stream<unsigned char, 0>.1' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 64
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 191.918 MB.
