============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Sun Nov 10 17:59:07 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(57)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/led2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(57)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.368472s wall, 2.375000s user + 0.281250s system = 2.656250s CPU (112.2%)

RUN-1004 : used memory is 164 MB, reserved memory is 131 MB, peak memory is 228 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(9)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.062661s wall, 3.671875s user + 0.421875s system = 4.093750s CPU (100.8%)

RUN-1004 : used memory is 316 MB, reserved memory is 283 MB, peak memory is 320 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.584486s wall, 2.109375s user + 0.671875s system = 2.781250s CPU (107.6%)

RUN-1004 : used memory is 386 MB, reserved memory is 357 MB, peak memory is 386 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\led2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5650/0 useful/useless nets, 5413/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7806/0 useful/useless nets, 7569/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6222/0 useful/useless nets, 5985/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18530/9 useful/useless nets, 18293/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.47 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5053/5 useful/useless nets, 4819/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5053/0 useful/useless nets, 4819/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4128 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  18.812674s wall, 18.687500s user + 1.390625s system = 20.078125s CPU (106.7%)

RUN-1004 : used memory is 439 MB, reserved memory is 409 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  7.337820s wall, 4.703125s user + 1.109375s system = 5.812500s CPU (79.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 445 MB, peak memory is 484 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2156 instances
RUN-1001 : 1067 mslices, 1066 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4406 nets
RUN-1001 : 2922 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2154 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 18736, tnet num: 4404, tinst num: 2154, tnode num: 19728, tedge num: 29780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  4.433461s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (65.9%)

RUN-1004 : used memory is 498 MB, reserved memory is 472 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.838562s wall, 3.046875s user + 0.078125s system = 3.125000s CPU (64.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33289e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.03717e+06, overlap = 24.75
PHY-3002 : Step(2): len = 849401, overlap = 27
PHY-3002 : Step(3): len = 756696, overlap = 26.75
PHY-3002 : Step(4): len = 691270, overlap = 38
PHY-3002 : Step(5): len = 630497, overlap = 50.25
PHY-3002 : Step(6): len = 573951, overlap = 73.75
PHY-3002 : Step(7): len = 530917, overlap = 93.25
PHY-3002 : Step(8): len = 487810, overlap = 107.5
PHY-3002 : Step(9): len = 445558, overlap = 126.5
PHY-3002 : Step(10): len = 406726, overlap = 140.5
PHY-3002 : Step(11): len = 374918, overlap = 159.75
PHY-3002 : Step(12): len = 344389, overlap = 180
PHY-3002 : Step(13): len = 306239, overlap = 199.5
PHY-3002 : Step(14): len = 279588, overlap = 218.75
PHY-3002 : Step(15): len = 257529, overlap = 238.25
PHY-3002 : Step(16): len = 229075, overlap = 264.25
PHY-3002 : Step(17): len = 201475, overlap = 284.25
PHY-3002 : Step(18): len = 184441, overlap = 296.5
PHY-3002 : Step(19): len = 162268, overlap = 312
PHY-3002 : Step(20): len = 124955, overlap = 335.75
PHY-3002 : Step(21): len = 114396, overlap = 344.5
PHY-3002 : Step(22): len = 103492, overlap = 354.5
PHY-3002 : Step(23): len = 80088.5, overlap = 375.5
PHY-3002 : Step(24): len = 68736.4, overlap = 381
PHY-3002 : Step(25): len = 64893.9, overlap = 384.25
PHY-3002 : Step(26): len = 53098.6, overlap = 408.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66321e-06
PHY-3002 : Step(27): len = 51300.2, overlap = 409.25
PHY-3002 : Step(28): len = 52616.3, overlap = 403
PHY-3002 : Step(29): len = 56429.4, overlap = 395.5
PHY-3002 : Step(30): len = 55300.7, overlap = 394
PHY-3002 : Step(31): len = 55970.8, overlap = 390.5
PHY-3002 : Step(32): len = 61511.3, overlap = 385.5
PHY-3002 : Step(33): len = 70177, overlap = 371.75
PHY-3002 : Step(34): len = 70151.5, overlap = 359
PHY-3002 : Step(35): len = 70398.3, overlap = 354.25
PHY-3002 : Step(36): len = 72535.6, overlap = 345.25
PHY-3002 : Step(37): len = 74272.1, overlap = 332.75
PHY-3002 : Step(38): len = 78853.8, overlap = 306.75
PHY-3002 : Step(39): len = 78363.8, overlap = 307.75
PHY-3002 : Step(40): len = 77856.7, overlap = 308
PHY-3002 : Step(41): len = 77929.4, overlap = 308.75
PHY-3002 : Step(42): len = 78477.6, overlap = 305.5
PHY-3002 : Step(43): len = 77556.6, overlap = 307
PHY-3002 : Step(44): len = 77344.8, overlap = 308
PHY-3002 : Step(45): len = 76542.7, overlap = 308
PHY-3002 : Step(46): len = 75432.9, overlap = 311.25
PHY-3002 : Step(47): len = 75392.2, overlap = 314
PHY-3002 : Step(48): len = 74167.2, overlap = 317.5
PHY-3002 : Step(49): len = 72980.8, overlap = 320.5
PHY-3002 : Step(50): len = 72278, overlap = 317.5
PHY-3002 : Step(51): len = 70638.8, overlap = 313.25
PHY-3002 : Step(52): len = 70007.8, overlap = 308.5
PHY-3002 : Step(53): len = 69318.3, overlap = 307.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32641e-06
PHY-3002 : Step(54): len = 69441.2, overlap = 306.25
PHY-3002 : Step(55): len = 69659.2, overlap = 305.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53228e-06
PHY-3002 : Step(56): len = 69958.9, overlap = 304.5
PHY-3002 : Step(57): len = 71368.9, overlap = 301
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.36885e-06
PHY-3002 : Step(58): len = 71469.2, overlap = 300
PHY-3002 : Step(59): len = 73568.8, overlap = 288.25
PHY-3002 : Step(60): len = 86200.2, overlap = 259.75
PHY-3002 : Step(61): len = 85411.6, overlap = 258.75
PHY-3002 : Step(62): len = 85341.1, overlap = 256
PHY-3002 : Step(63): len = 85554.2, overlap = 249.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.75425e-06
PHY-3002 : Step(64): len = 86720.3, overlap = 250
PHY-3002 : Step(65): len = 90842, overlap = 235.75
PHY-3002 : Step(66): len = 93821.7, overlap = 221.5
PHY-3002 : Step(67): len = 95013.3, overlap = 209.25
PHY-3002 : Step(68): len = 97576, overlap = 190.5
PHY-3002 : Step(69): len = 101036, overlap = 184
PHY-3002 : Step(70): len = 102088, overlap = 177.75
PHY-3002 : Step(71): len = 103524, overlap = 169
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.95085e-05
PHY-3002 : Step(72): len = 104820, overlap = 163.25
PHY-3002 : Step(73): len = 106870, overlap = 153.75
PHY-3002 : Step(74): len = 107873, overlap = 151.75
PHY-3002 : Step(75): len = 109306, overlap = 145.25
PHY-3002 : Step(76): len = 110793, overlap = 131.75
PHY-3002 : Step(77): len = 112551, overlap = 132.25
PHY-3002 : Step(78): len = 112969, overlap = 127.25
PHY-3002 : Step(79): len = 113286, overlap = 122.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.9017e-05
PHY-3002 : Step(80): len = 115782, overlap = 125.5
PHY-3002 : Step(81): len = 118608, overlap = 115.25
PHY-3002 : Step(82): len = 118849, overlap = 113.5
PHY-3002 : Step(83): len = 119825, overlap = 112.25
PHY-3002 : Step(84): len = 120826, overlap = 112.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014805s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25717e-06
PHY-3002 : Step(85): len = 124665, overlap = 166.75
PHY-3002 : Step(86): len = 117977, overlap = 181.75
PHY-3002 : Step(87): len = 108205, overlap = 207.25
PHY-3002 : Step(88): len = 105756, overlap = 214.75
PHY-3002 : Step(89): len = 101596, overlap = 227
PHY-3002 : Step(90): len = 99685.9, overlap = 232.25
PHY-3002 : Step(91): len = 97768.5, overlap = 234
PHY-3002 : Step(92): len = 96454, overlap = 237.5
PHY-3002 : Step(93): len = 94596.7, overlap = 242.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51435e-06
PHY-3002 : Step(94): len = 94205.9, overlap = 242.25
PHY-3002 : Step(95): len = 94254, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.0287e-06
PHY-3002 : Step(96): len = 95722.9, overlap = 235
PHY-3002 : Step(97): len = 98169.6, overlap = 226.75
PHY-3002 : Step(98): len = 99768.9, overlap = 229
PHY-3002 : Step(99): len = 102589, overlap = 226.5
PHY-3002 : Step(100): len = 107393, overlap = 210.25
PHY-3002 : Step(101): len = 107541, overlap = 207.5
PHY-3002 : Step(102): len = 108095, overlap = 207.75
PHY-3002 : Step(103): len = 108095, overlap = 207.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80574e-05
PHY-3002 : Step(104): len = 112353, overlap = 195
PHY-3002 : Step(105): len = 118692, overlap = 172.75
PHY-3002 : Step(106): len = 118216, overlap = 175.75
PHY-3002 : Step(107): len = 118696, overlap = 173.75
PHY-3002 : Step(108): len = 119495, overlap = 171.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34982e-05
PHY-3002 : Step(109): len = 122579, overlap = 160.75
PHY-3002 : Step(110): len = 131704, overlap = 149
PHY-3002 : Step(111): len = 131634, overlap = 150.25
PHY-3002 : Step(112): len = 132095, overlap = 149.75
PHY-3002 : Step(113): len = 132823, overlap = 149
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.4118e-05
PHY-3002 : Step(114): len = 137633, overlap = 145
PHY-3002 : Step(115): len = 146217, overlap = 131.75
PHY-3002 : Step(116): len = 147345, overlap = 128
PHY-3002 : Step(117): len = 148145, overlap = 124
PHY-3002 : Step(118): len = 149314, overlap = 117.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000128236
PHY-3002 : Step(119): len = 153538, overlap = 108
PHY-3002 : Step(120): len = 157327, overlap = 99
PHY-3002 : Step(121): len = 159483, overlap = 86.25
PHY-3002 : Step(122): len = 160703, overlap = 80.5
PHY-3002 : Step(123): len = 160487, overlap = 78.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000256472
PHY-3002 : Step(124): len = 164341, overlap = 74.25
PHY-3002 : Step(125): len = 166986, overlap = 73.75
PHY-3002 : Step(126): len = 168505, overlap = 72.5
PHY-3002 : Step(127): len = 167562, overlap = 74.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000512944
PHY-3002 : Step(128): len = 169513, overlap = 71.75
PHY-3002 : Step(129): len = 171656, overlap = 66.75
PHY-3002 : Step(130): len = 172010, overlap = 64
PHY-3002 : Step(131): len = 170504, overlap = 64.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.10954e-05
PHY-3002 : Step(132): len = 167735, overlap = 115
PHY-3002 : Step(133): len = 165603, overlap = 115.5
PHY-3002 : Step(134): len = 163149, overlap = 105.25
PHY-3002 : Step(135): len = 160084, overlap = 97.25
PHY-3002 : Step(136): len = 156624, overlap = 99.25
PHY-3002 : Step(137): len = 152618, overlap = 107
PHY-3002 : Step(138): len = 149808, overlap = 106.75
PHY-3002 : Step(139): len = 147861, overlap = 113.5
PHY-3002 : Step(140): len = 146455, overlap = 112.5
PHY-3002 : Step(141): len = 145484, overlap = 115.25
PHY-3002 : Step(142): len = 144950, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141869
PHY-3002 : Step(143): len = 149181, overlap = 103.5
PHY-3002 : Step(144): len = 153329, overlap = 95.25
PHY-3002 : Step(145): len = 154477, overlap = 96.25
PHY-3002 : Step(146): len = 155374, overlap = 91.75
PHY-3002 : Step(147): len = 156105, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283738
PHY-3002 : Step(148): len = 158989, overlap = 82.75
PHY-3002 : Step(149): len = 161247, overlap = 75.5
PHY-3002 : Step(150): len = 163595, overlap = 68.75
PHY-3002 : Step(151): len = 164437, overlap = 65.25
PHY-3002 : Step(152): len = 164279, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.258833s wall, 0.203125s user + 0.234375s system = 0.437500s CPU (169.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213055
PHY-3002 : Step(153): len = 175845, overlap = 18.5
PHY-3002 : Step(154): len = 171962, overlap = 26.75
PHY-3002 : Step(155): len = 168293, overlap = 38.5
PHY-3002 : Step(156): len = 165652, overlap = 52.5
PHY-3002 : Step(157): len = 164155, overlap = 60.75
PHY-3002 : Step(158): len = 163358, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042611
PHY-3002 : Step(159): len = 165622, overlap = 60.25
PHY-3002 : Step(160): len = 167644, overlap = 56.75
PHY-3002 : Step(161): len = 168669, overlap = 57
PHY-3002 : Step(162): len = 168742, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000852219
PHY-3002 : Step(163): len = 170509, overlap = 54
PHY-3002 : Step(164): len = 172890, overlap = 49.25
PHY-3002 : Step(165): len = 173384, overlap = 50.5
PHY-3002 : Step(166): len = 173496, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017842s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.6%)

PHY-3001 : Legalized: Len = 180580, Over = 0
PHY-3001 : Final: Len = 180580, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 486520, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 486840, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 486496, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 486504, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 486504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117054s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (106.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2200 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 19036, tnet num: 4450, tinst num: 2200, tnode num: 20028, tedge num: 30162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.475976s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (98.5%)

RUN-1004 : used memory is 487 MB, reserved memory is 527 MB, peak memory is 524 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.683183s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187209
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(167): len = 186899, overlap = 1.5
PHY-3002 : Step(168): len = 186838, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160184
PHY-3002 : Step(169): len = 186753, overlap = 0.75
PHY-3002 : Step(170): len = 186753, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12768e-05
PHY-3002 : Step(171): len = 186649, overlap = 2.25
PHY-3002 : Step(172): len = 186649, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25535e-05
PHY-3002 : Step(173): len = 186608, overlap = 1.75
PHY-3002 : Step(174): len = 186608, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69574e-05
PHY-3002 : Step(175): len = 186549, overlap = 4
PHY-3002 : Step(176): len = 186549, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39149e-05
PHY-3002 : Step(177): len = 186533, overlap = 4
PHY-3002 : Step(178): len = 186533, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155841
PHY-3002 : Step(179): len = 186516, overlap = 3.75
PHY-3002 : Step(180): len = 186516, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034734s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (224.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020853
PHY-3002 : Step(181): len = 186708, overlap = 2
PHY-3002 : Step(182): len = 186715, overlap = 1.25
PHY-3002 : Step(183): len = 186720, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.1%)

PHY-3001 : Legalized: Len = 186999, Over = 0
PHY-3001 : Final: Len = 186999, Over = 0
RUN-1003 : finish command "place -eco" in  2.472517s wall, 2.546875s user + 0.281250s system = 2.828125s CPU (114.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 531 MB, peak memory is 524 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  20.867465s wall, 27.421875s user + 3.593750s system = 31.015625s CPU (148.6%)

RUN-1004 : used memory is 490 MB, reserved memory is 531 MB, peak memory is 524 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2728 to 1885
PHY-1001 : Pin misalignment score is improved from 1885 to 1861
PHY-1001 : Pin misalignment score is improved from 1861 to 1857
PHY-1001 : Pin misalignment score is improved from 1857 to 1857
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2202 instances
RUN-1001 : 1101 mslices, 1078 lslices, 6 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4452 nets
RUN-1001 : 2910 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 101 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472336, over cnt = 98(0%), over = 117, worst = 2
PHY-1002 : len = 472888, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 472744, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 472568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 472568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.115741s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (94.5%)

PHY-1001 : End global routing;  0.280109s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (100.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.251437s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 713640, over cnt = 129(0%), over = 129, worst = 1
PHY-1001 : End Routed; 12.873567s wall, 19.546875s user + 0.218750s system = 19.765625s CPU (153.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 710232, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.125919s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 710032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.053346s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (117.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 710056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 710056
PHY-1001 : End DR Iter 3; 0.041135s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.921474s wall, 27.296875s user + 0.484375s system = 27.781250s CPU (126.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.930732s wall, 28.265625s user + 0.531250s system = 28.796875s CPU (125.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 633 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.882765s wall, 2.921875s user + 1.062500s system = 3.984375s CPU (81.6%)

RUN-1004 : used memory is 555 MB, reserved memory is 632 MB, peak memory is 614 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2202
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4452, pip num: 46532
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1396 valid insts, and 134675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  11.369845s wall, 30.203125s user + 0.937500s system = 31.140625s CPU (273.9%)

RUN-1004 : used memory is 593 MB, reserved memory is 642 MB, peak memory is 654 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/led2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.680939s wall, 1.609375s user + 0.187500s system = 1.796875s CPU (106.9%)

RUN-1004 : used memory is 369 MB, reserved memory is 387 MB, peak memory is 654 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C7;  "
USR-8055 ERROR: Pin GPIO_3 is set to the same pad with GPIO_0.
USR-8064 ERROR: Read MC8051DEMO.adc error-out.
GUI-8309 ERROR: Failed to read adc MC8051DEMO.adc.
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/led2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.488154s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (111.3%)

RUN-1004 : used memory is 206 MB, reserved memory is 388 MB, peak memory is 654 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C11;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = B15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.221955s wall, 3.796875s user + 0.343750s system = 4.140625s CPU (98.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 489 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.000739s wall, 2.343750s user + 0.843750s system = 3.187500s CPU (106.2%)

RUN-1004 : used memory is 383 MB, reserved memory is 513 MB, peak memory is 654 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\led2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.289172s wall, 19.453125s user + 0.640625s system = 20.093750s CPU (99.0%)

RUN-1004 : used memory is 435 MB, reserved memory is 549 MB, peak memory is 654 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.027400s wall, 3.218750s user + 1.031250s system = 4.250000s CPU (105.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 592 MB, peak memory is 654 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4491 nets
RUN-1001 : 3008 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19127, tnet num: 4489, tinst num: 2198, tnode num: 20129, tedge num: 30386.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.534368s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (107.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 608 MB, peak memory is 654 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.751483s wall, 1.734375s user + 0.187500s system = 1.921875s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37159e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(184): len = 1.05112e+06, overlap = 24.75
PHY-3002 : Step(185): len = 862629, overlap = 25.25
PHY-3002 : Step(186): len = 759870, overlap = 31.25
PHY-3002 : Step(187): len = 684862, overlap = 40.75
PHY-3002 : Step(188): len = 625778, overlap = 55
PHY-3002 : Step(189): len = 567780, overlap = 82.25
PHY-3002 : Step(190): len = 504004, overlap = 110
PHY-3002 : Step(191): len = 442419, overlap = 137.25
PHY-3002 : Step(192): len = 410593, overlap = 150.5
PHY-3002 : Step(193): len = 368927, overlap = 175.5
PHY-3002 : Step(194): len = 325522, overlap = 197.5
PHY-3002 : Step(195): len = 294566, overlap = 218.5
PHY-3002 : Step(196): len = 263522, overlap = 242
PHY-3002 : Step(197): len = 237245, overlap = 263.25
PHY-3002 : Step(198): len = 211836, overlap = 281.25
PHY-3002 : Step(199): len = 190426, overlap = 302.5
PHY-3002 : Step(200): len = 170051, overlap = 314.25
PHY-3002 : Step(201): len = 141563, overlap = 337.5
PHY-3002 : Step(202): len = 123376, overlap = 351.5
PHY-3002 : Step(203): len = 113046, overlap = 358
PHY-3002 : Step(204): len = 85528.7, overlap = 381
PHY-3002 : Step(205): len = 73574.5, overlap = 393.25
PHY-3002 : Step(206): len = 69442.8, overlap = 396.25
PHY-3002 : Step(207): len = 55163.7, overlap = 422
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81241e-06
PHY-3002 : Step(208): len = 53499.1, overlap = 423.5
PHY-3002 : Step(209): len = 55049.1, overlap = 418.5
PHY-3002 : Step(210): len = 59778.5, overlap = 410.75
PHY-3002 : Step(211): len = 58411, overlap = 409.75
PHY-3002 : Step(212): len = 58707.4, overlap = 403.25
PHY-3002 : Step(213): len = 59976.9, overlap = 400
PHY-3002 : Step(214): len = 65207.2, overlap = 383
PHY-3002 : Step(215): len = 66440, overlap = 376.25
PHY-3002 : Step(216): len = 67276, overlap = 375.75
PHY-3002 : Step(217): len = 71180, overlap = 373.5
PHY-3002 : Step(218): len = 78186, overlap = 369.75
PHY-3002 : Step(219): len = 80597.3, overlap = 366.75
PHY-3002 : Step(220): len = 81978.4, overlap = 360.25
PHY-3002 : Step(221): len = 83405.6, overlap = 353.5
PHY-3002 : Step(222): len = 85014.5, overlap = 345.25
PHY-3002 : Step(223): len = 90581.7, overlap = 301.25
PHY-3002 : Step(224): len = 89926.1, overlap = 288.25
PHY-3002 : Step(225): len = 88686.7, overlap = 278
PHY-3002 : Step(226): len = 88449, overlap = 270
PHY-3002 : Step(227): len = 87470.4, overlap = 269.5
PHY-3002 : Step(228): len = 86412.3, overlap = 268
PHY-3002 : Step(229): len = 85661.5, overlap = 266.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.62483e-06
PHY-3002 : Step(230): len = 85591.5, overlap = 264.5
PHY-3002 : Step(231): len = 87260.3, overlap = 260.5
PHY-3002 : Step(232): len = 93082.3, overlap = 257.5
PHY-3002 : Step(233): len = 95092.6, overlap = 261.75
PHY-3002 : Step(234): len = 94721.3, overlap = 261.5
PHY-3002 : Step(235): len = 94598.7, overlap = 263
PHY-3002 : Step(236): len = 94480.8, overlap = 263.75
PHY-3002 : Step(237): len = 94826.8, overlap = 266.5
PHY-3002 : Step(238): len = 93569.7, overlap = 266
PHY-3002 : Step(239): len = 93149.6, overlap = 266.75
PHY-3002 : Step(240): len = 92311.6, overlap = 264.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.24965e-06
PHY-3002 : Step(241): len = 92723.9, overlap = 261.5
PHY-3002 : Step(242): len = 93683.4, overlap = 257
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.01802e-05
PHY-3002 : Step(243): len = 93885.5, overlap = 253.75
PHY-3002 : Step(244): len = 100152, overlap = 224
PHY-3002 : Step(245): len = 108302, overlap = 169.25
PHY-3002 : Step(246): len = 107702, overlap = 165.75
PHY-3002 : Step(247): len = 107830, overlap = 167.5
PHY-3002 : Step(248): len = 107928, overlap = 167.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.03604e-05
PHY-3002 : Step(249): len = 109224, overlap = 167.75
PHY-3002 : Step(250): len = 113188, overlap = 166.25
PHY-3002 : Step(251): len = 119457, overlap = 168
PHY-3002 : Step(252): len = 121469, overlap = 171
PHY-3002 : Step(253): len = 121988, overlap = 167.5
PHY-3002 : Step(254): len = 122659, overlap = 164.25
PHY-3002 : Step(255): len = 122234, overlap = 166
PHY-3002 : Step(256): len = 122226, overlap = 165.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.07209e-05
PHY-3002 : Step(257): len = 123189, overlap = 163.75
PHY-3002 : Step(258): len = 125174, overlap = 160.75
PHY-3002 : Step(259): len = 126266, overlap = 148.5
PHY-3002 : Step(260): len = 127396, overlap = 136.5
PHY-3002 : Step(261): len = 128402, overlap = 133.5
PHY-3002 : Step(262): len = 128490, overlap = 132.25
PHY-3002 : Step(263): len = 128665, overlap = 130.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.14417e-05
PHY-3002 : Step(264): len = 129102, overlap = 130.25
PHY-3002 : Step(265): len = 130949, overlap = 127.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012192s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (128.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.06656e-06
PHY-3002 : Step(266): len = 129283, overlap = 188.5
PHY-3002 : Step(267): len = 122722, overlap = 205.25
PHY-3002 : Step(268): len = 118551, overlap = 214.75
PHY-3002 : Step(269): len = 116018, overlap = 221
PHY-3002 : Step(270): len = 112609, overlap = 234
PHY-3002 : Step(271): len = 108705, overlap = 243
PHY-3002 : Step(272): len = 103230, overlap = 247.75
PHY-3002 : Step(273): len = 99940.3, overlap = 249.75
PHY-3002 : Step(274): len = 96490.1, overlap = 257
PHY-3002 : Step(275): len = 93648.5, overlap = 261.5
PHY-3002 : Step(276): len = 90358.8, overlap = 265
PHY-3002 : Step(277): len = 88166.2, overlap = 268
PHY-3002 : Step(278): len = 86553.4, overlap = 274.25
PHY-3002 : Step(279): len = 85609.6, overlap = 280.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.13313e-06
PHY-3002 : Step(280): len = 86652.3, overlap = 276.25
PHY-3002 : Step(281): len = 87535.8, overlap = 274.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.66215e-06
PHY-3002 : Step(282): len = 88405.5, overlap = 272.25
PHY-3002 : Step(283): len = 94036.7, overlap = 261.5
PHY-3002 : Step(284): len = 97040.8, overlap = 254.75
PHY-3002 : Step(285): len = 97551.1, overlap = 253.75
PHY-3002 : Step(286): len = 100319, overlap = 249.25
PHY-3002 : Step(287): len = 103018, overlap = 239.5
PHY-3002 : Step(288): len = 105548, overlap = 230
PHY-3002 : Step(289): len = 106822, overlap = 222
PHY-3002 : Step(290): len = 108096, overlap = 217
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.93243e-05
PHY-3002 : Step(291): len = 109104, overlap = 213
PHY-3002 : Step(292): len = 111607, overlap = 205.75
PHY-3002 : Step(293): len = 116345, overlap = 162.75
PHY-3002 : Step(294): len = 117784, overlap = 152.5
PHY-3002 : Step(295): len = 120141, overlap = 145.25
PHY-3002 : Step(296): len = 122413, overlap = 142.25
PHY-3002 : Step(297): len = 122684, overlap = 140.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.86486e-05
PHY-3002 : Step(298): len = 125756, overlap = 126.5
PHY-3002 : Step(299): len = 129504, overlap = 126
PHY-3002 : Step(300): len = 130019, overlap = 126.5
PHY-3002 : Step(301): len = 132063, overlap = 125.75
PHY-3002 : Step(302): len = 134125, overlap = 127.5
PHY-3002 : Step(303): len = 135268, overlap = 125.25
PHY-3002 : Step(304): len = 136418, overlap = 126.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16208e-05
PHY-3002 : Step(305): len = 137792, overlap = 195.5
PHY-3002 : Step(306): len = 140672, overlap = 169.5
PHY-3002 : Step(307): len = 138710, overlap = 168.75
PHY-3002 : Step(308): len = 136914, overlap = 170
PHY-3002 : Step(309): len = 134550, overlap = 170
PHY-3002 : Step(310): len = 131913, overlap = 173.25
PHY-3002 : Step(311): len = 130460, overlap = 172.5
PHY-3002 : Step(312): len = 128395, overlap = 173.75
PHY-3002 : Step(313): len = 126278, overlap = 173.75
PHY-3002 : Step(314): len = 124269, overlap = 177.25
PHY-3002 : Step(315): len = 121776, overlap = 182
PHY-3002 : Step(316): len = 119931, overlap = 192
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32416e-05
PHY-3002 : Step(317): len = 123596, overlap = 179
PHY-3002 : Step(318): len = 127125, overlap = 166.25
PHY-3002 : Step(319): len = 127890, overlap = 160.25
PHY-3002 : Step(320): len = 128730, overlap = 161.5
PHY-3002 : Step(321): len = 128850, overlap = 158.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.25305e-05
PHY-3002 : Step(322): len = 133414, overlap = 146.25
PHY-3002 : Step(323): len = 138118, overlap = 131.25
PHY-3002 : Step(324): len = 141220, overlap = 124.75
PHY-3002 : Step(325): len = 141572, overlap = 119.25
PHY-3002 : Step(326): len = 141945, overlap = 121
PHY-3002 : Step(327): len = 142048, overlap = 116.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000163293
PHY-3002 : Step(328): len = 145852, overlap = 102.75
PHY-3002 : Step(329): len = 149453, overlap = 94.25
PHY-3002 : Step(330): len = 152790, overlap = 86.75
PHY-3002 : Step(331): len = 152473, overlap = 83.5
PHY-3002 : Step(332): len = 152091, overlap = 84
PHY-3002 : Step(333): len = 152294, overlap = 82.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000312493
PHY-3002 : Step(334): len = 155395, overlap = 76.75
PHY-3002 : Step(335): len = 157458, overlap = 71.75
PHY-3002 : Step(336): len = 159038, overlap = 69.75
PHY-3002 : Step(337): len = 159957, overlap = 71.5
PHY-3002 : Step(338): len = 160125, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.392578s wall, 0.328125s user + 0.468750s system = 0.796875s CPU (203.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000237566
PHY-3002 : Step(339): len = 171163, overlap = 13.75
PHY-3002 : Step(340): len = 166709, overlap = 23.5
PHY-3002 : Step(341): len = 162615, overlap = 42.25
PHY-3002 : Step(342): len = 159932, overlap = 54.75
PHY-3002 : Step(343): len = 158654, overlap = 59.25
PHY-3002 : Step(344): len = 158059, overlap = 63.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000466524
PHY-3002 : Step(345): len = 159782, overlap = 61.75
PHY-3002 : Step(346): len = 160943, overlap = 57
PHY-3002 : Step(347): len = 161785, overlap = 55.5
PHY-3002 : Step(348): len = 162397, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000933048
PHY-3002 : Step(349): len = 163421, overlap = 51.25
PHY-3002 : Step(350): len = 164354, overlap = 47.25
PHY-3002 : Step(351): len = 165316, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022084s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.5%)

PHY-3001 : Legalized: Len = 173709, Over = 0
PHY-3001 : Final: Len = 173709, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 485056, over cnt = 105(0%), over = 114, worst = 2
PHY-1002 : len = 485592, over cnt = 57(0%), over = 60, worst = 2
PHY-1002 : len = 485632, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 485544, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 485240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118374s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (184.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2179 has valid locations, 53 needs to be replaced
PHY-3001 : design contains 2245 instances, 2220 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19448, tnet num: 4536, tinst num: 2245, tnode num: 20450, tedge num: 30787.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.607357s wall, 1.640625s user + 0.125000s system = 1.765625s CPU (109.8%)

RUN-1004 : used memory is 544 MB, reserved memory is 656 MB, peak memory is 654 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.816979s wall, 1.843750s user + 0.140625s system = 1.984375s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182000
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(352): len = 181616, overlap = 0
PHY-3002 : Step(353): len = 181616, overlap = 0
PHY-3002 : Step(354): len = 181457, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006989s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.89868e-05
PHY-3002 : Step(355): len = 181335, overlap = 2.25
PHY-3002 : Step(356): len = 181335, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110152
PHY-3002 : Step(357): len = 181275, overlap = 6.5
PHY-3002 : Step(358): len = 181275, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000220303
PHY-3002 : Step(359): len = 181175, overlap = 6.75
PHY-3002 : Step(360): len = 181175, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000370484
PHY-3002 : Step(361): len = 181255, overlap = 4.5
PHY-3002 : Step(362): len = 181255, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043543s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (179.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000335576
PHY-3002 : Step(363): len = 181298, overlap = 2
PHY-3002 : Step(364): len = 181298, overlap = 2
PHY-3002 : Step(365): len = 181210, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 181380, Over = 0
PHY-3001 : Final: Len = 181380, Over = 0
RUN-1003 : finish command "place -eco" in  2.480440s wall, 2.609375s user + 0.437500s system = 3.046875s CPU (122.8%)

RUN-1004 : used memory is 550 MB, reserved memory is 662 MB, peak memory is 654 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.649917s wall, 27.796875s user + 4.609375s system = 32.406250s CPU (221.2%)

RUN-1004 : used memory is 550 MB, reserved memory is 662 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2772 to 1896
PHY-1001 : Pin misalignment score is improved from 1896 to 1872
PHY-1001 : Pin misalignment score is improved from 1872 to 1872
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2247 instances
RUN-1001 : 1103 mslices, 1117 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4538 nets
RUN-1001 : 2995 nets have 2 pins
RUN-1001 : 719 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 111 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 461288, over cnt = 116(0%), over = 124, worst = 2
PHY-1002 : len = 461464, over cnt = 56(0%), over = 59, worst = 2
PHY-1002 : len = 460880, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 460368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 460448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117314s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (133.2%)

PHY-1001 : End global routing;  0.310977s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (125.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.093063s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (134.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 673760, over cnt = 174(0%), over = 174, worst = 1
PHY-1001 : End Routed; 10.236737s wall, 17.671875s user + 1.140625s system = 18.812500s CPU (183.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 669592, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.196084s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (127.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 669408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 669408
PHY-1001 : End DR Iter 2; 0.058528s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (133.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.872515s wall, 20.750000s user + 1.781250s system = 22.531250s CPU (162.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.843048s wall, 21.812500s user + 1.843750s system = 23.656250s CPU (159.4%)

RUN-1004 : used memory is 650 MB, reserved memory is 680 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4438   out of  19600   22.64%
#reg                  480   out of  19600    2.45%
#le                  4439
  #lut only          3959   out of   4439   89.19%
  #reg only             1   out of   4439    0.02%
  #lut&reg            479   out of   4439   10.79%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.520829s wall, 3.531250s user + 1.093750s system = 4.625000s CPU (102.3%)

RUN-1004 : used memory is 650 MB, reserved memory is 680 MB, peak memory is 892 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2247
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4538, pip num: 46271
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1447 valid insts, and 134929 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  9.762973s wall, 27.718750s user + 0.906250s system = 28.625000s CPU (293.2%)

RUN-1004 : used memory is 663 MB, reserved memory is 687 MB, peak memory is 892 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.388252s wall, 1.343750s user + 0.125000s system = 1.468750s CPU (105.8%)

RUN-1004 : used memory is 462 MB, reserved memory is 510 MB, peak memory is 892 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C11;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = B15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.991603s wall, 4.562500s user + 0.578125s system = 5.140625s CPU (103.0%)

RUN-1004 : used memory is 522 MB, reserved memory is 581 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.036248s wall, 2.078125s user + 0.812500s system = 2.890625s CPU (95.2%)

RUN-1004 : used memory is 547 MB, reserved memory is 606 MB, peak memory is 892 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: Wrong init file size 191x8 191x8
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 18194/0 useful/useless nets, 17957/0 useful/useless insts
RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  1.066147s wall, 1.078125s user + 0.109375s system = 1.187500s CPU (111.4%)

RUN-1004 : used memory is 560 MB, reserved memory is 619 MB, peak memory is 892 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="../../tools/keil/hand4.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.229157s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (106.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 511 MB, peak memory is 892 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C11;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = B15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.366466s wall, 3.781250s user + 0.500000s system = 4.281250s CPU (98.0%)

RUN-1004 : used memory is 371 MB, reserved memory is 569 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.369089s wall, 2.609375s user + 0.953125s system = 3.562500s CPU (105.7%)

RUN-1004 : used memory is 433 MB, reserved memory is 593 MB, peak memory is 892 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand4.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: Wrong init file size 191x8 191x8
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 18194/0 useful/useless nets, 17957/0 useful/useless insts
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=9,ADDR_WIDTH_B=9,DATA_DEPTH_A=434,DATA_DEPTH_B=434,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 9 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.432414s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (106.9%)

RUN-1004 : used memory is 311 MB, reserved memory is 544 MB, peak memory is 892 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C11;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = B15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.697360s wall, 4.140625s user + 0.484375s system = 4.625000s CPU (98.5%)

RUN-1004 : used memory is 351 MB, reserved memory is 585 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.665694s wall, 2.859375s user + 0.796875s system = 3.656250s CPU (99.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 610 MB, peak memory is 892 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.760046s wall, 20.453125s user + 1.640625s system = 22.093750s CPU (106.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 656 MB, peak memory is 892 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.416461s wall, 3.281250s user + 0.984375s system = 4.265625s CPU (96.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 689 MB, peak memory is 892 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19129, tnet num: 4490, tinst num: 2198, tnode num: 20131, tedge num: 30392.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.680332s wall, 1.640625s user + 0.156250s system = 1.796875s CPU (106.9%)

RUN-1004 : used memory is 532 MB, reserved memory is 704 MB, peak memory is 892 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.916789s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (107.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37644e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(366): len = 1.04798e+06, overlap = 24.75
PHY-3002 : Step(367): len = 859685, overlap = 28.5
PHY-3002 : Step(368): len = 770607, overlap = 30.5
PHY-3002 : Step(369): len = 693973, overlap = 39
PHY-3002 : Step(370): len = 624484, overlap = 57.25
PHY-3002 : Step(371): len = 576455, overlap = 72.5
PHY-3002 : Step(372): len = 526246, overlap = 91.5
PHY-3002 : Step(373): len = 461126, overlap = 117
PHY-3002 : Step(374): len = 402570, overlap = 146
PHY-3002 : Step(375): len = 379460, overlap = 157.75
PHY-3002 : Step(376): len = 294613, overlap = 227.25
PHY-3002 : Step(377): len = 244115, overlap = 275.25
PHY-3002 : Step(378): len = 226314, overlap = 283.75
PHY-3002 : Step(379): len = 214716, overlap = 291
PHY-3002 : Step(380): len = 187747, overlap = 313.25
PHY-3002 : Step(381): len = 160533, overlap = 327.5
PHY-3002 : Step(382): len = 146833, overlap = 337.5
PHY-3002 : Step(383): len = 127591, overlap = 345
PHY-3002 : Step(384): len = 112480, overlap = 359.25
PHY-3002 : Step(385): len = 100790, overlap = 367
PHY-3002 : Step(386): len = 81955.3, overlap = 384
PHY-3002 : Step(387): len = 71479.8, overlap = 394.5
PHY-3002 : Step(388): len = 67634.5, overlap = 396.75
PHY-3002 : Step(389): len = 58952.8, overlap = 408.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65468e-06
PHY-3002 : Step(390): len = 57341.2, overlap = 408.25
PHY-3002 : Step(391): len = 56921, overlap = 408.25
PHY-3002 : Step(392): len = 59433.2, overlap = 403.25
PHY-3002 : Step(393): len = 59491.2, overlap = 400
PHY-3002 : Step(394): len = 64452.3, overlap = 393.5
PHY-3002 : Step(395): len = 63864, overlap = 393
PHY-3002 : Step(396): len = 64129.2, overlap = 392.25
PHY-3002 : Step(397): len = 66766.4, overlap = 390
PHY-3002 : Step(398): len = 75521.2, overlap = 366.25
PHY-3002 : Step(399): len = 77284.5, overlap = 355.75
PHY-3002 : Step(400): len = 76523.8, overlap = 354.75
PHY-3002 : Step(401): len = 76809.3, overlap = 353.25
PHY-3002 : Step(402): len = 76597.2, overlap = 354.75
PHY-3002 : Step(403): len = 78174.8, overlap = 354.5
PHY-3002 : Step(404): len = 77188.8, overlap = 345.5
PHY-3002 : Step(405): len = 76602.5, overlap = 343.25
PHY-3002 : Step(406): len = 77257.7, overlap = 342
PHY-3002 : Step(407): len = 77579.9, overlap = 332.5
PHY-3002 : Step(408): len = 76376.4, overlap = 324.75
PHY-3002 : Step(409): len = 75822.3, overlap = 318.25
PHY-3002 : Step(410): len = 76360.3, overlap = 308
PHY-3002 : Step(411): len = 75910.4, overlap = 312.25
PHY-3002 : Step(412): len = 75350.5, overlap = 310.75
PHY-3002 : Step(413): len = 74178, overlap = 315.25
PHY-3002 : Step(414): len = 73807, overlap = 316
PHY-3002 : Step(415): len = 72966.6, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30936e-06
PHY-3002 : Step(416): len = 72837.4, overlap = 317.5
PHY-3002 : Step(417): len = 72899.6, overlap = 319.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.80663e-06
PHY-3002 : Step(418): len = 73185.7, overlap = 313.25
PHY-3002 : Step(419): len = 74425.2, overlap = 303.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.6314e-06
PHY-3002 : Step(420): len = 74412.1, overlap = 303
PHY-3002 : Step(421): len = 77311.2, overlap = 300.75
PHY-3002 : Step(422): len = 91277.1, overlap = 249
PHY-3002 : Step(423): len = 90089, overlap = 246
PHY-3002 : Step(424): len = 89664, overlap = 245.5
PHY-3002 : Step(425): len = 89768.8, overlap = 243
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.12628e-05
PHY-3002 : Step(426): len = 90177.2, overlap = 239.25
PHY-3002 : Step(427): len = 93657, overlap = 226.5
PHY-3002 : Step(428): len = 95514.4, overlap = 215.25
PHY-3002 : Step(429): len = 98152, overlap = 201.75
PHY-3002 : Step(430): len = 99833.7, overlap = 195
PHY-3002 : Step(431): len = 102453, overlap = 188
PHY-3002 : Step(432): len = 104944, overlap = 176.25
PHY-3002 : Step(433): len = 105693, overlap = 176.25
PHY-3002 : Step(434): len = 106897, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.25256e-05
PHY-3002 : Step(435): len = 107721, overlap = 161.25
PHY-3002 : Step(436): len = 109885, overlap = 147.75
PHY-3002 : Step(437): len = 112996, overlap = 140.25
PHY-3002 : Step(438): len = 114812, overlap = 129.75
PHY-3002 : Step(439): len = 116217, overlap = 126.25
PHY-3002 : Step(440): len = 117634, overlap = 122.5
PHY-3002 : Step(441): len = 118995, overlap = 123.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.50512e-05
PHY-3002 : Step(442): len = 120432, overlap = 125
PHY-3002 : Step(443): len = 122811, overlap = 116
PHY-3002 : Step(444): len = 123341, overlap = 116.25
PHY-3002 : Step(445): len = 124076, overlap = 104.25
PHY-3002 : Step(446): len = 124568, overlap = 100.75
PHY-3002 : Step(447): len = 125546, overlap = 96.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77471e-06
PHY-3002 : Step(448): len = 126418, overlap = 158.75
PHY-3002 : Step(449): len = 121160, overlap = 173.75
PHY-3002 : Step(450): len = 115272, overlap = 189.5
PHY-3002 : Step(451): len = 112392, overlap = 197
PHY-3002 : Step(452): len = 107272, overlap = 219
PHY-3002 : Step(453): len = 103025, overlap = 228.75
PHY-3002 : Step(454): len = 99744.1, overlap = 234.25
PHY-3002 : Step(455): len = 96949, overlap = 238.25
PHY-3002 : Step(456): len = 93374.3, overlap = 241
PHY-3002 : Step(457): len = 89870.5, overlap = 247.5
PHY-3002 : Step(458): len = 87698.4, overlap = 252.5
PHY-3002 : Step(459): len = 87076.9, overlap = 255.25
PHY-3002 : Step(460): len = 86400.4, overlap = 255.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54941e-06
PHY-3002 : Step(461): len = 86874.8, overlap = 254.5
PHY-3002 : Step(462): len = 87156, overlap = 254.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.36888e-06
PHY-3002 : Step(463): len = 88246, overlap = 251.75
PHY-3002 : Step(464): len = 90767.2, overlap = 249.25
PHY-3002 : Step(465): len = 95585.4, overlap = 241.25
PHY-3002 : Step(466): len = 98210.9, overlap = 237.5
PHY-3002 : Step(467): len = 101656, overlap = 229
PHY-3002 : Step(468): len = 103527, overlap = 222
PHY-3002 : Step(469): len = 105051, overlap = 219.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.67378e-05
PHY-3002 : Step(470): len = 107132, overlap = 217.75
PHY-3002 : Step(471): len = 109174, overlap = 216.25
PHY-3002 : Step(472): len = 110160, overlap = 212.25
PHY-3002 : Step(473): len = 116100, overlap = 189.5
PHY-3002 : Step(474): len = 120338, overlap = 169
PHY-3002 : Step(475): len = 119695, overlap = 169.5
PHY-3002 : Step(476): len = 119692, overlap = 167.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34755e-05
PHY-3002 : Step(477): len = 121930, overlap = 162.75
PHY-3002 : Step(478): len = 125272, overlap = 150.25
PHY-3002 : Step(479): len = 125891, overlap = 149
PHY-3002 : Step(480): len = 127790, overlap = 143
PHY-3002 : Step(481): len = 130847, overlap = 136.75
PHY-3002 : Step(482): len = 131594, overlap = 134.5
PHY-3002 : Step(483): len = 131801, overlap = 132.25
PHY-3002 : Step(484): len = 132311, overlap = 129.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.69511e-05
PHY-3002 : Step(485): len = 134796, overlap = 126.25
PHY-3002 : Step(486): len = 139272, overlap = 120.5
PHY-3002 : Step(487): len = 139143, overlap = 124.5
PHY-3002 : Step(488): len = 139804, overlap = 121
PHY-3002 : Step(489): len = 140271, overlap = 118.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000133902
PHY-3002 : Step(490): len = 143755, overlap = 110.75
PHY-3002 : Step(491): len = 147881, overlap = 100.25
PHY-3002 : Step(492): len = 147273, overlap = 98.5
PHY-3002 : Step(493): len = 147263, overlap = 92
PHY-3002 : Step(494): len = 147226, overlap = 89.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25076e-05
PHY-3002 : Step(495): len = 148169, overlap = 160.5
PHY-3002 : Step(496): len = 148963, overlap = 146.25
PHY-3002 : Step(497): len = 146954, overlap = 141.5
PHY-3002 : Step(498): len = 145287, overlap = 137.5
PHY-3002 : Step(499): len = 143550, overlap = 137
PHY-3002 : Step(500): len = 141963, overlap = 143.5
PHY-3002 : Step(501): len = 140174, overlap = 147.5
PHY-3002 : Step(502): len = 137273, overlap = 148.25
PHY-3002 : Step(503): len = 135049, overlap = 144.25
PHY-3002 : Step(504): len = 133259, overlap = 148.25
PHY-3002 : Step(505): len = 131669, overlap = 155.75
PHY-3002 : Step(506): len = 130231, overlap = 157.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50153e-05
PHY-3002 : Step(507): len = 133532, overlap = 142.75
PHY-3002 : Step(508): len = 137231, overlap = 129.25
PHY-3002 : Step(509): len = 138378, overlap = 126.5
PHY-3002 : Step(510): len = 139126, overlap = 125
PHY-3002 : Step(511): len = 139320, overlap = 124.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127913
PHY-3002 : Step(512): len = 143947, overlap = 115.25
PHY-3002 : Step(513): len = 148686, overlap = 100
PHY-3002 : Step(514): len = 151210, overlap = 97.25
PHY-3002 : Step(515): len = 150710, overlap = 100.5
PHY-3002 : Step(516): len = 150490, overlap = 103
PHY-3002 : Step(517): len = 150419, overlap = 101.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.380301s wall, 0.421875s user + 0.343750s system = 0.765625s CPU (201.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171327
PHY-3002 : Step(518): len = 166464, overlap = 31
PHY-3002 : Step(519): len = 161476, overlap = 45.75
PHY-3002 : Step(520): len = 158314, overlap = 56.75
PHY-3002 : Step(521): len = 156345, overlap = 67.75
PHY-3002 : Step(522): len = 155208, overlap = 82
PHY-3002 : Step(523): len = 154825, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342654
PHY-3002 : Step(524): len = 157523, overlap = 80.75
PHY-3002 : Step(525): len = 159525, overlap = 74.5
PHY-3002 : Step(526): len = 160986, overlap = 69
PHY-3002 : Step(527): len = 160894, overlap = 69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000685307
PHY-3002 : Step(528): len = 162375, overlap = 65.75
PHY-3002 : Step(529): len = 164578, overlap = 61.75
PHY-3002 : Step(530): len = 166183, overlap = 57.75
PHY-3002 : Step(531): len = 165888, overlap = 57
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034443s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (136.1%)

PHY-3001 : Legalized: Len = 173309, Over = 0
PHY-3001 : Final: Len = 173309, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482528, over cnt = 122(0%), over = 135, worst = 2
PHY-1002 : len = 483024, over cnt = 61(0%), over = 65, worst = 2
PHY-1002 : len = 482792, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 481960, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 481912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156381s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (169.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2177 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2253 instances, 2228 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19526, tnet num: 4545, tinst num: 2253, tnode num: 20544, tedge num: 30901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.846840s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (107.4%)

RUN-1004 : used memory is 584 MB, reserved memory is 754 MB, peak memory is 892 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.075515s wall, 2.093750s user + 0.171875s system = 2.265625s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182248
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(532): len = 181867, overlap = 0
PHY-3002 : Step(533): len = 181867, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004499s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.78862e-05
PHY-3002 : Step(534): len = 181796, overlap = 3
PHY-3002 : Step(535): len = 181796, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57723e-05
PHY-3002 : Step(536): len = 181646, overlap = 3
PHY-3002 : Step(537): len = 181657, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.15446e-05
PHY-3002 : Step(538): len = 181665, overlap = 3.25
PHY-3002 : Step(539): len = 181665, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.92441e-05
PHY-3002 : Step(540): len = 181583, overlap = 9
PHY-3002 : Step(541): len = 181583, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158488
PHY-3002 : Step(542): len = 181665, overlap = 6.75
PHY-3002 : Step(543): len = 181700, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279717
PHY-3002 : Step(544): len = 181624, overlap = 5.75
PHY-3002 : Step(545): len = 181703, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054523s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (171.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000285449
PHY-3002 : Step(546): len = 181905, overlap = 1
PHY-3002 : Step(547): len = 181935, overlap = 1
PHY-3002 : Step(548): len = 181954, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.9%)

PHY-3001 : Legalized: Len = 182082, Over = 0
PHY-3001 : Final: Len = 182082, Over = 0
RUN-1003 : finish command "place -eco" in  2.989520s wall, 3.218750s user + 0.593750s system = 3.812500s CPU (127.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 760 MB, peak memory is 892 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.131462s wall, 30.312500s user + 5.296875s system = 35.609375s CPU (220.7%)

RUN-1004 : used memory is 588 MB, reserved memory is 758 MB, peak memory is 892 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2831 to 1986
PHY-1001 : Pin misalignment score is improved from 1986 to 1936
PHY-1001 : Pin misalignment score is improved from 1936 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1930
PHY-1001 : Pin misalignment score is improved from 1930 to 1930
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2255 instances
RUN-1001 : 1103 mslices, 1125 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4547 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 717 nets have [3 - 5] pins
RUN-1001 : 522 nets have [6 - 10] pins
RUN-1001 : 211 nets have [11 - 20] pins
RUN-1001 : 107 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 467328, over cnt = 127(0%), over = 142, worst = 2
PHY-1002 : len = 467816, over cnt = 65(0%), over = 71, worst = 2
PHY-1002 : len = 467488, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 466928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 466928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.145127s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (140.0%)

PHY-1001 : End global routing;  0.336687s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (120.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099348s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 683688, over cnt = 184(0%), over = 184, worst = 1
PHY-1001 : End Routed; 10.014307s wall, 17.671875s user + 1.031250s system = 18.703125s CPU (186.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 679080, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.262230s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (107.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 678248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.137464s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (113.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 678248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 678248
PHY-1001 : End DR Iter 3; 0.041800s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (149.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.202897s wall, 21.421875s user + 2.796875s system = 24.218750s CPU (149.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.493331s wall, 22.703125s user + 2.953125s system = 25.656250s CPU (146.7%)

RUN-1004 : used memory is 389 MB, reserved memory is 778 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4454   out of  19600   22.72%
#reg                  488   out of  19600    2.49%
#le                  4455
  #lut only          3967   out of   4455   89.05%
  #reg only             1   out of   4455    0.02%
  #lut&reg            487   out of   4455   10.93%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.983499s wall, 3.250000s user + 1.671875s system = 4.921875s CPU (98.8%)

RUN-1004 : used memory is 606 MB, reserved memory is 779 MB, peak memory is 892 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2255
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4547, pip num: 46609
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1419 valid insts, and 135986 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000" in  10.762776s wall, 30.484375s user + 1.109375s system = 31.593750s CPU (293.5%)

RUN-1004 : used memory is 622 MB, reserved memory is 781 MB, peak memory is 892 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.814888s wall, 1.734375s user + 0.218750s system = 1.953125s CPU (107.6%)

RUN-1004 : used memory is 768 MB, reserved memory is 892 MB, peak memory is 892 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.648861s wall, 0.187500s user + 0.578125s system = 0.765625s CPU (11.5%)

RUN-1004 : used memory is 797 MB, reserved memory is 922 MB, peak memory is 892 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.021761s wall, 2.046875s user + 0.859375s system = 2.906250s CPU (32.2%)

RUN-1004 : used memory is 723 MB, reserved memory is 847 MB, peak memory is 892 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.936157s wall, 1.843750s user + 0.203125s system = 2.046875s CPU (105.7%)

RUN-1004 : used memory is 568 MB, reserved memory is 893 MB, peak memory is 892 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.745086s wall, 0.187500s user + 0.531250s system = 0.718750s CPU (10.7%)

RUN-1004 : used memory is 598 MB, reserved memory is 924 MB, peak memory is 892 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.226162s wall, 2.125000s user + 0.828125s system = 2.953125s CPU (32.0%)

RUN-1004 : used memory is 514 MB, reserved memory is 837 MB, peak memory is 892 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.717756s wall, 1.671875s user + 0.234375s system = 1.906250s CPU (111.0%)

RUN-1004 : used memory is 573 MB, reserved memory is 893 MB, peak memory is 892 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.678251s wall, 0.265625s user + 0.640625s system = 0.906250s CPU (13.6%)

RUN-1004 : used memory is 602 MB, reserved memory is 924 MB, peak memory is 892 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.939984s wall, 2.031250s user + 0.937500s system = 2.968750s CPU (33.2%)

RUN-1004 : used memory is 531 MB, reserved memory is 851 MB, peak memory is 892 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=9,ADDR_WIDTH_B=9,DATA_DEPTH_A=434,DATA_DEPTH_B=434,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 9 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.460867s wall, 1.328125s user + 0.203125s system = 1.531250s CPU (104.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 638 MB, peak memory is 892 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C11;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = B15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.008472s wall, 3.531250s user + 0.328125s system = 3.859375s CPU (96.3%)

RUN-1004 : used memory is 479 MB, reserved memory is 648 MB, peak memory is 892 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.112133s wall, 2.328125s user + 0.812500s system = 3.140625s CPU (100.9%)

RUN-1004 : used memory is 462 MB, reserved memory is 672 MB, peak memory is 892 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.81 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.137489s wall, 18.859375s user + 1.687500s system = 20.546875s CPU (107.4%)

RUN-1004 : used memory is 529 MB, reserved memory is 724 MB, peak memory is 892 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.512229s wall, 2.906250s user + 0.796875s system = 3.703125s CPU (105.4%)

RUN-1004 : used memory is 558 MB, reserved memory is 757 MB, peak memory is 892 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19129, tnet num: 4490, tinst num: 2198, tnode num: 20131, tedge num: 30392.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.213647s wall, 2.250000s user + 0.250000s system = 2.500000s CPU (112.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 774 MB, peak memory is 892 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.442009s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (112.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37644e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(549): len = 1.04798e+06, overlap = 24.75
PHY-3002 : Step(550): len = 859685, overlap = 28.5
PHY-3002 : Step(551): len = 770607, overlap = 30.5
PHY-3002 : Step(552): len = 693973, overlap = 39
PHY-3002 : Step(553): len = 624484, overlap = 57.25
PHY-3002 : Step(554): len = 576455, overlap = 72.5
PHY-3002 : Step(555): len = 526246, overlap = 91.5
PHY-3002 : Step(556): len = 461126, overlap = 117
PHY-3002 : Step(557): len = 402570, overlap = 146
PHY-3002 : Step(558): len = 379460, overlap = 157.75
PHY-3002 : Step(559): len = 294613, overlap = 227.25
PHY-3002 : Step(560): len = 244115, overlap = 275.25
PHY-3002 : Step(561): len = 226314, overlap = 283.75
PHY-3002 : Step(562): len = 214716, overlap = 291
PHY-3002 : Step(563): len = 187747, overlap = 313.25
PHY-3002 : Step(564): len = 160533, overlap = 327.5
PHY-3002 : Step(565): len = 146833, overlap = 337.5
PHY-3002 : Step(566): len = 127591, overlap = 345
PHY-3002 : Step(567): len = 112480, overlap = 359.25
PHY-3002 : Step(568): len = 100790, overlap = 367
PHY-3002 : Step(569): len = 81955.3, overlap = 384
PHY-3002 : Step(570): len = 71479.8, overlap = 394.5
PHY-3002 : Step(571): len = 67634.5, overlap = 396.75
PHY-3002 : Step(572): len = 58952.8, overlap = 408.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65468e-06
PHY-3002 : Step(573): len = 57341.2, overlap = 408.25
PHY-3002 : Step(574): len = 56921, overlap = 408.25
PHY-3002 : Step(575): len = 59433.2, overlap = 403.25
PHY-3002 : Step(576): len = 59491.2, overlap = 400
PHY-3002 : Step(577): len = 64452.3, overlap = 393.5
PHY-3002 : Step(578): len = 63864, overlap = 393
PHY-3002 : Step(579): len = 64129.2, overlap = 392.25
PHY-3002 : Step(580): len = 66766.4, overlap = 390
PHY-3002 : Step(581): len = 75521.2, overlap = 366.25
PHY-3002 : Step(582): len = 77284.5, overlap = 355.75
PHY-3002 : Step(583): len = 76523.8, overlap = 354.75
PHY-3002 : Step(584): len = 76809.3, overlap = 353.25
PHY-3002 : Step(585): len = 76597.2, overlap = 354.75
PHY-3002 : Step(586): len = 78174.8, overlap = 354.5
PHY-3002 : Step(587): len = 77188.8, overlap = 345.5
PHY-3002 : Step(588): len = 76602.5, overlap = 343.25
PHY-3002 : Step(589): len = 77257.7, overlap = 342
PHY-3002 : Step(590): len = 77579.9, overlap = 332.5
PHY-3002 : Step(591): len = 76376.4, overlap = 324.75
PHY-3002 : Step(592): len = 75822.3, overlap = 318.25
PHY-3002 : Step(593): len = 76360.3, overlap = 308
PHY-3002 : Step(594): len = 75910.4, overlap = 312.25
PHY-3002 : Step(595): len = 75350.5, overlap = 310.75
PHY-3002 : Step(596): len = 74178, overlap = 315.25
PHY-3002 : Step(597): len = 73807, overlap = 316
PHY-3002 : Step(598): len = 72966.6, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30936e-06
PHY-3002 : Step(599): len = 72837.4, overlap = 317.5
PHY-3002 : Step(600): len = 72899.6, overlap = 319.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.80663e-06
PHY-3002 : Step(601): len = 73185.7, overlap = 313.25
PHY-3002 : Step(602): len = 74425.2, overlap = 303.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.6314e-06
PHY-3002 : Step(603): len = 74412.1, overlap = 303
PHY-3002 : Step(604): len = 77311.2, overlap = 300.75
PHY-3002 : Step(605): len = 91277.1, overlap = 249
PHY-3002 : Step(606): len = 90089, overlap = 246
PHY-3002 : Step(607): len = 89664, overlap = 245.5
PHY-3002 : Step(608): len = 89768.8, overlap = 243
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.12628e-05
PHY-3002 : Step(609): len = 90177.2, overlap = 239.25
PHY-3002 : Step(610): len = 93657, overlap = 226.5
PHY-3002 : Step(611): len = 95514.4, overlap = 215.25
PHY-3002 : Step(612): len = 98152, overlap = 201.75
PHY-3002 : Step(613): len = 99833.7, overlap = 195
PHY-3002 : Step(614): len = 102453, overlap = 188
PHY-3002 : Step(615): len = 104944, overlap = 176.25
PHY-3002 : Step(616): len = 105693, overlap = 176.25
PHY-3002 : Step(617): len = 106897, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.25256e-05
PHY-3002 : Step(618): len = 107721, overlap = 161.25
PHY-3002 : Step(619): len = 109885, overlap = 147.75
PHY-3002 : Step(620): len = 112996, overlap = 140.25
PHY-3002 : Step(621): len = 114812, overlap = 129.75
PHY-3002 : Step(622): len = 116217, overlap = 126.25
PHY-3002 : Step(623): len = 117634, overlap = 122.5
PHY-3002 : Step(624): len = 118995, overlap = 123.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.50512e-05
PHY-3002 : Step(625): len = 120432, overlap = 125
PHY-3002 : Step(626): len = 122811, overlap = 116
PHY-3002 : Step(627): len = 123341, overlap = 116.25
PHY-3002 : Step(628): len = 124076, overlap = 104.25
PHY-3002 : Step(629): len = 124568, overlap = 100.75
PHY-3002 : Step(630): len = 125546, overlap = 96.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024371s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (128.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77471e-06
PHY-3002 : Step(631): len = 126418, overlap = 158.75
PHY-3002 : Step(632): len = 121160, overlap = 173.75
PHY-3002 : Step(633): len = 115272, overlap = 189.5
PHY-3002 : Step(634): len = 112392, overlap = 197
PHY-3002 : Step(635): len = 107272, overlap = 219
PHY-3002 : Step(636): len = 103025, overlap = 228.75
PHY-3002 : Step(637): len = 99744.1, overlap = 234.25
PHY-3002 : Step(638): len = 96949, overlap = 238.25
PHY-3002 : Step(639): len = 93374.3, overlap = 241
PHY-3002 : Step(640): len = 89870.5, overlap = 247.5
PHY-3002 : Step(641): len = 87698.4, overlap = 252.5
PHY-3002 : Step(642): len = 87076.9, overlap = 255.25
PHY-3002 : Step(643): len = 86400.4, overlap = 255.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54941e-06
PHY-3002 : Step(644): len = 86874.8, overlap = 254.5
PHY-3002 : Step(645): len = 87156, overlap = 254.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.36888e-06
PHY-3002 : Step(646): len = 88246, overlap = 251.75
PHY-3002 : Step(647): len = 90767.2, overlap = 249.25
PHY-3002 : Step(648): len = 95585.4, overlap = 241.25
PHY-3002 : Step(649): len = 98210.9, overlap = 237.5
PHY-3002 : Step(650): len = 101656, overlap = 229
PHY-3002 : Step(651): len = 103527, overlap = 222
PHY-3002 : Step(652): len = 105051, overlap = 219.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.67378e-05
PHY-3002 : Step(653): len = 107132, overlap = 217.75
PHY-3002 : Step(654): len = 109174, overlap = 216.25
PHY-3002 : Step(655): len = 110160, overlap = 212.25
PHY-3002 : Step(656): len = 116100, overlap = 189.5
PHY-3002 : Step(657): len = 120338, overlap = 169
PHY-3002 : Step(658): len = 119695, overlap = 169.5
PHY-3002 : Step(659): len = 119692, overlap = 167.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.34755e-05
PHY-3002 : Step(660): len = 121930, overlap = 162.75
PHY-3002 : Step(661): len = 125272, overlap = 150.25
PHY-3002 : Step(662): len = 125891, overlap = 149
PHY-3002 : Step(663): len = 127790, overlap = 143
PHY-3002 : Step(664): len = 130847, overlap = 136.75
PHY-3002 : Step(665): len = 131594, overlap = 134.5
PHY-3002 : Step(666): len = 131801, overlap = 132.25
PHY-3002 : Step(667): len = 132311, overlap = 129.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.69511e-05
PHY-3002 : Step(668): len = 134796, overlap = 126.25
PHY-3002 : Step(669): len = 139272, overlap = 120.5
PHY-3002 : Step(670): len = 139143, overlap = 124.5
PHY-3002 : Step(671): len = 139804, overlap = 121
PHY-3002 : Step(672): len = 140271, overlap = 118.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000133902
PHY-3002 : Step(673): len = 143755, overlap = 110.75
PHY-3002 : Step(674): len = 147881, overlap = 100.25
PHY-3002 : Step(675): len = 147273, overlap = 98.5
PHY-3002 : Step(676): len = 147263, overlap = 92
PHY-3002 : Step(677): len = 147226, overlap = 89.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25076e-05
PHY-3002 : Step(678): len = 148169, overlap = 160.5
PHY-3002 : Step(679): len = 148963, overlap = 146.25
PHY-3002 : Step(680): len = 146954, overlap = 141.5
PHY-3002 : Step(681): len = 145287, overlap = 137.5
PHY-3002 : Step(682): len = 143550, overlap = 137
PHY-3002 : Step(683): len = 141963, overlap = 143.5
PHY-3002 : Step(684): len = 140174, overlap = 147.5
PHY-3002 : Step(685): len = 137273, overlap = 148.25
PHY-3002 : Step(686): len = 135049, overlap = 144.25
PHY-3002 : Step(687): len = 133259, overlap = 148.25
PHY-3002 : Step(688): len = 131669, overlap = 155.75
PHY-3002 : Step(689): len = 130231, overlap = 157.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50153e-05
PHY-3002 : Step(690): len = 133532, overlap = 142.75
PHY-3002 : Step(691): len = 137231, overlap = 129.25
PHY-3002 : Step(692): len = 138378, overlap = 126.5
PHY-3002 : Step(693): len = 139126, overlap = 125
PHY-3002 : Step(694): len = 139320, overlap = 124.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127913
PHY-3002 : Step(695): len = 143947, overlap = 115.25
PHY-3002 : Step(696): len = 148686, overlap = 100
PHY-3002 : Step(697): len = 151210, overlap = 97.25
PHY-3002 : Step(698): len = 150710, overlap = 100.5
PHY-3002 : Step(699): len = 150490, overlap = 103
PHY-3002 : Step(700): len = 150419, overlap = 101.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.313987s wall, 0.312500s user + 0.187500s system = 0.500000s CPU (159.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171327
PHY-3002 : Step(701): len = 166464, overlap = 31
PHY-3002 : Step(702): len = 161476, overlap = 45.75
PHY-3002 : Step(703): len = 158314, overlap = 56.75
PHY-3002 : Step(704): len = 156345, overlap = 67.75
PHY-3002 : Step(705): len = 155208, overlap = 82
PHY-3002 : Step(706): len = 154825, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342654
PHY-3002 : Step(707): len = 157523, overlap = 80.75
PHY-3002 : Step(708): len = 159525, overlap = 74.5
PHY-3002 : Step(709): len = 160986, overlap = 69
PHY-3002 : Step(710): len = 160894, overlap = 69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000685307
PHY-3002 : Step(711): len = 162375, overlap = 65.75
PHY-3002 : Step(712): len = 164578, overlap = 61.75
PHY-3002 : Step(713): len = 166183, overlap = 57.75
PHY-3002 : Step(714): len = 165888, overlap = 57
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026008s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.2%)

PHY-3001 : Legalized: Len = 173309, Over = 0
PHY-3001 : Final: Len = 173309, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482528, over cnt = 122(0%), over = 135, worst = 2
PHY-1002 : len = 483024, over cnt = 61(0%), over = 65, worst = 2
PHY-1002 : len = 482792, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 481960, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 481912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127035s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (159.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2177 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2253 instances, 2228 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19526, tnet num: 4545, tinst num: 2253, tnode num: 20544, tedge num: 30901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.062480s wall, 2.046875s user + 0.265625s system = 2.312500s CPU (112.1%)

RUN-1004 : used memory is 615 MB, reserved memory is 809 MB, peak memory is 892 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.287865s wall, 2.281250s user + 0.281250s system = 2.562500s CPU (112.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182248
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(715): len = 181867, overlap = 0
PHY-3002 : Step(716): len = 181867, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.78862e-05
PHY-3002 : Step(717): len = 181796, overlap = 3
PHY-3002 : Step(718): len = 181796, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57723e-05
PHY-3002 : Step(719): len = 181646, overlap = 3
PHY-3002 : Step(720): len = 181657, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.15446e-05
PHY-3002 : Step(721): len = 181665, overlap = 3.25
PHY-3002 : Step(722): len = 181665, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.92441e-05
PHY-3002 : Step(723): len = 181583, overlap = 9
PHY-3002 : Step(724): len = 181583, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000158488
PHY-3002 : Step(725): len = 181665, overlap = 6.75
PHY-3002 : Step(726): len = 181700, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279717
PHY-3002 : Step(727): len = 181624, overlap = 5.75
PHY-3002 : Step(728): len = 181703, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048866s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (191.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000285449
PHY-3002 : Step(729): len = 181905, overlap = 1
PHY-3002 : Step(730): len = 181935, overlap = 1
PHY-3002 : Step(731): len = 181954, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.3%)

PHY-3001 : Legalized: Len = 182082, Over = 0
PHY-3001 : Final: Len = 182082, Over = 0
RUN-1003 : finish command "place -eco" in  3.180803s wall, 3.421875s user + 0.812500s system = 4.234375s CPU (133.1%)

RUN-1004 : used memory is 618 MB, reserved memory is 811 MB, peak memory is 892 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.188509s wall, 30.390625s user + 5.296875s system = 35.687500s CPU (220.4%)

RUN-1004 : used memory is 618 MB, reserved memory is 811 MB, peak memory is 892 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2831 to 1986
PHY-1001 : Pin misalignment score is improved from 1986 to 1936
PHY-1001 : Pin misalignment score is improved from 1936 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1930
PHY-1001 : Pin misalignment score is improved from 1930 to 1930
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2255 instances
RUN-1001 : 1103 mslices, 1125 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4547 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 717 nets have [3 - 5] pins
RUN-1001 : 522 nets have [6 - 10] pins
RUN-1001 : 211 nets have [11 - 20] pins
RUN-1001 : 107 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 467328, over cnt = 127(0%), over = 142, worst = 2
PHY-1002 : len = 467816, over cnt = 65(0%), over = 71, worst = 2
PHY-1002 : len = 467488, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 466928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 466928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142108s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (110.0%)

PHY-1001 : End global routing;  0.348426s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.081243s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (115.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 683688, over cnt = 184(0%), over = 184, worst = 1
PHY-1001 : End Routed; 10.469714s wall, 17.812500s user + 1.265625s system = 19.078125s CPU (182.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 679080, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.258748s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (120.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 678248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.135976s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (126.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 678248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 678248
PHY-1001 : End DR Iter 3; 0.039853s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.419843s wall, 20.953125s user + 2.031250s system = 22.984375s CPU (159.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.686361s wall, 22.203125s user + 2.218750s system = 24.421875s CPU (155.7%)

RUN-1004 : used memory is 747 MB, reserved memory is 843 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4454   out of  19600   22.72%
#reg                  488   out of  19600    2.49%
#le                  4455
  #lut only          3967   out of   4455   89.05%
  #reg only             1   out of   4455    0.02%
  #lut&reg            487   out of   4455   10.93%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.567518s wall, 3.656250s user + 0.890625s system = 4.546875s CPU (99.5%)

RUN-1004 : used memory is 747 MB, reserved memory is 842 MB, peak memory is 952 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2255
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4547, pip num: 46609
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1419 valid insts, and 135986 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000" in  10.281283s wall, 29.718750s user + 1.609375s system = 31.328125s CPU (304.7%)

RUN-1004 : used memory is 757 MB, reserved memory is 844 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.782433s wall, 1.687500s user + 0.234375s system = 1.921875s CPU (107.8%)

RUN-1004 : used memory is 839 MB, reserved memory is 926 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.682972s wall, 0.437500s user + 0.546875s system = 0.984375s CPU (14.7%)

RUN-1004 : used memory is 868 MB, reserved memory is 957 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.014293s wall, 2.265625s user + 0.859375s system = 3.125000s CPU (34.7%)

RUN-1004 : used memory is 808 MB, reserved memory is 897 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../mc8051_top.bit" in  1.765085s wall, 1.718750s user + 0.171875s system = 1.890625s CPU (107.1%)

RUN-1004 : used memory is 842 MB, reserved memory is 931 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.647097s wall, 0.328125s user + 0.718750s system = 1.046875s CPU (15.7%)

RUN-1004 : used memory is 871 MB, reserved memory is 961 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit ..\..\..\mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.961081s wall, 2.171875s user + 0.968750s system = 3.140625s CPU (35.0%)

RUN-1004 : used memory is 806 MB, reserved memory is 895 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\13_EG4S20withM0\M0\prj\M0demo\M0demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../13_EG4S20withM0/M0/prj/M0demo/M0demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../13_EG4S20withM0/M0/prj/M0demo/M0demo.bit" in  1.790240s wall, 1.828125s user + 0.171875s system = 2.000000s CPU (111.7%)

RUN-1004 : used memory is 842 MB, reserved memory is 931 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.679411s wall, 0.250000s user + 0.593750s system = 0.843750s CPU (12.6%)

RUN-1004 : used memory is 871 MB, reserved memory is 962 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit ..\..\..\13_EG4S20withM0\M0\prj\M0demo\M0demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.013815s wall, 2.203125s user + 0.812500s system = 3.015625s CPU (33.5%)

RUN-1004 : used memory is 801 MB, reserved memory is 890 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.802303s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (110.1%)

RUN-1004 : used memory is 841 MB, reserved memory is 930 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.701109s wall, 0.328125s user + 0.578125s system = 0.906250s CPU (13.5%)

RUN-1004 : used memory is 870 MB, reserved memory is 961 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.061834s wall, 2.296875s user + 0.812500s system = 3.109375s CPU (34.3%)

RUN-1004 : used memory is 808 MB, reserved memory is 897 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.910642s wall, 1.859375s user + 0.203125s system = 2.062500s CPU (107.9%)

RUN-1004 : used memory is 435 MB, reserved memory is 932 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.675513s wall, 0.390625s user + 0.546875s system = 0.937500s CPU (14.0%)

RUN-1004 : used memory is 463 MB, reserved memory is 962 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.130676s wall, 2.406250s user + 0.781250s system = 3.187500s CPU (34.9%)

RUN-1004 : used memory is 401 MB, reserved memory is 898 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.750561s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (108.0%)

RUN-1004 : used memory is 227 MB, reserved memory is 931 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.665398s wall, 0.312500s user + 0.578125s system = 0.890625s CPU (13.4%)

RUN-1004 : used memory is 256 MB, reserved memory is 960 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.964911s wall, 2.125000s user + 0.843750s system = 2.968750s CPU (33.1%)

RUN-1004 : used memory is 189 MB, reserved memory is 891 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.746723s wall, 1.687500s user + 0.187500s system = 1.875000s CPU (107.3%)

RUN-1004 : used memory is 228 MB, reserved memory is 930 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.694042s wall, 0.234375s user + 0.703125s system = 0.937500s CPU (14.0%)

RUN-1004 : used memory is 257 MB, reserved memory is 961 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.993567s wall, 2.031250s user + 0.984375s system = 3.015625s CPU (33.5%)

RUN-1004 : used memory is 196 MB, reserved memory is 898 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.744758s wall, 1.734375s user + 0.140625s system = 1.875000s CPU (107.5%)

RUN-1004 : used memory is 229 MB, reserved memory is 930 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.692384s wall, 0.343750s user + 0.515625s system = 0.859375s CPU (12.8%)

RUN-1004 : used memory is 254 MB, reserved memory is 957 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.987555s wall, 2.187500s user + 0.734375s system = 2.921875s CPU (32.5%)

RUN-1004 : used memory is 193 MB, reserved memory is 894 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.766611s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (109.7%)

RUN-1004 : used memory is 227 MB, reserved memory is 928 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.708816s wall, 0.218750s user + 0.500000s system = 0.718750s CPU (10.7%)

RUN-1004 : used memory is 255 MB, reserved memory is 957 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.032262s wall, 2.125000s user + 0.718750s system = 2.843750s CPU (31.5%)

RUN-1004 : used memory is 188 MB, reserved memory is 888 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../mc8051_top.bit" in  1.804374s wall, 1.750000s user + 0.203125s system = 1.953125s CPU (108.2%)

RUN-1004 : used memory is 227 MB, reserved memory is 928 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.701052s wall, 0.421875s user + 0.484375s system = 0.906250s CPU (13.5%)

RUN-1004 : used memory is 256 MB, reserved memory is 958 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit ..\..\..\mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.283111s wall, 2.421875s user + 0.718750s system = 3.140625s CPU (33.8%)

RUN-1004 : used memory is 195 MB, reserved memory is 895 MB, peak memory is 952 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=9,ADDR_WIDTH_B=9,DATA_DEPTH_A=434,DATA_DEPTH_B=434,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 9 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.191733s wall, 1.078125s user + 0.156250s system = 1.234375s CPU (103.6%)

RUN-1004 : used memory is 375 MB, reserved memory is 702 MB, peak memory is 952 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.259645s wall, 3.671875s user + 0.406250s system = 4.078125s CPU (95.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 706 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.952698s wall, 2.359375s user + 0.687500s system = 3.046875s CPU (103.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 710 MB, peak memory is 952 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.71 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.051731s wall, 18.500000s user + 1.750000s system = 20.250000s CPU (106.3%)

RUN-1004 : used memory is 547 MB, reserved memory is 765 MB, peak memory is 952 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.288636s wall, 3.375000s user + 1.015625s system = 4.390625s CPU (102.4%)

RUN-1004 : used memory is 569 MB, reserved memory is 791 MB, peak memory is 952 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19129, tnet num: 4490, tinst num: 2198, tnode num: 20131, tedge num: 30392.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.656698s wall, 1.671875s user + 0.140625s system = 1.812500s CPU (109.4%)

RUN-1004 : used memory is 578 MB, reserved memory is 801 MB, peak memory is 952 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.978880s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37638e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(732): len = 1.04792e+06, overlap = 24.75
PHY-3002 : Step(733): len = 859633, overlap = 28.5
PHY-3002 : Step(734): len = 770539, overlap = 30.5
PHY-3002 : Step(735): len = 693888, overlap = 39
PHY-3002 : Step(736): len = 624406, overlap = 57.25
PHY-3002 : Step(737): len = 576360, overlap = 72.25
PHY-3002 : Step(738): len = 526157, overlap = 91.25
PHY-3002 : Step(739): len = 461020, overlap = 117
PHY-3002 : Step(740): len = 402476, overlap = 146
PHY-3002 : Step(741): len = 379351, overlap = 157.75
PHY-3002 : Step(742): len = 294582, overlap = 226.5
PHY-3002 : Step(743): len = 243960, overlap = 274.75
PHY-3002 : Step(744): len = 226241, overlap = 283.25
PHY-3002 : Step(745): len = 214658, overlap = 290.75
PHY-3002 : Step(746): len = 187665, overlap = 313.25
PHY-3002 : Step(747): len = 141440, overlap = 348.5
PHY-3002 : Step(748): len = 122726, overlap = 362
PHY-3002 : Step(749): len = 114261, overlap = 367.25
PHY-3002 : Step(750): len = 105364, overlap = 372.25
PHY-3002 : Step(751): len = 89513.7, overlap = 381
PHY-3002 : Step(752): len = 84114.1, overlap = 383
PHY-3002 : Step(753): len = 75183.5, overlap = 390
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.1743e-06
PHY-3002 : Step(754): len = 72864.6, overlap = 391.75
PHY-3002 : Step(755): len = 73372.7, overlap = 390.25
PHY-3002 : Step(756): len = 73119.4, overlap = 389.75
PHY-3002 : Step(757): len = 79328.7, overlap = 387
PHY-3002 : Step(758): len = 80272.8, overlap = 380
PHY-3002 : Step(759): len = 81169.5, overlap = 375.5
PHY-3002 : Step(760): len = 87034.6, overlap = 354.5
PHY-3002 : Step(761): len = 97979.2, overlap = 337.5
PHY-3002 : Step(762): len = 96976.6, overlap = 337
PHY-3002 : Step(763): len = 95550.3, overlap = 335
PHY-3002 : Step(764): len = 94480.8, overlap = 333.5
PHY-3002 : Step(765): len = 93755.4, overlap = 332.75
PHY-3002 : Step(766): len = 92936.7, overlap = 318.25
PHY-3002 : Step(767): len = 94461.6, overlap = 306.5
PHY-3002 : Step(768): len = 92911.3, overlap = 302.25
PHY-3002 : Step(769): len = 91539.1, overlap = 300.75
PHY-3002 : Step(770): len = 90567.3, overlap = 300.5
PHY-3002 : Step(771): len = 89234.5, overlap = 293
PHY-3002 : Step(772): len = 89485.2, overlap = 288.25
PHY-3002 : Step(773): len = 87861.1, overlap = 286
PHY-3002 : Step(774): len = 86472.5, overlap = 287.25
PHY-3002 : Step(775): len = 84859.4, overlap = 284
PHY-3002 : Step(776): len = 83325.3, overlap = 265.75
PHY-3002 : Step(777): len = 81780.6, overlap = 269
PHY-3002 : Step(778): len = 80361.6, overlap = 281.75
PHY-3002 : Step(779): len = 77917.9, overlap = 284.25
PHY-3002 : Step(780): len = 76750.6, overlap = 286.25
PHY-3002 : Step(781): len = 75840.1, overlap = 290.25
PHY-3002 : Step(782): len = 74694.8, overlap = 293.75
PHY-3002 : Step(783): len = 73881.9, overlap = 296.25
PHY-3002 : Step(784): len = 73082.4, overlap = 299.5
PHY-3002 : Step(785): len = 72131, overlap = 302.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3486e-06
PHY-3002 : Step(786): len = 72067.7, overlap = 301.25
PHY-3002 : Step(787): len = 72129.3, overlap = 301
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.75248e-06
PHY-3002 : Step(788): len = 72414.3, overlap = 298
PHY-3002 : Step(789): len = 73914.9, overlap = 293.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.66806e-06
PHY-3002 : Step(790): len = 73813.4, overlap = 293
PHY-3002 : Step(791): len = 75345.9, overlap = 291.75
PHY-3002 : Step(792): len = 84887.4, overlap = 254.75
PHY-3002 : Step(793): len = 85058.7, overlap = 250.75
PHY-3002 : Step(794): len = 85554.1, overlap = 245.25
PHY-3002 : Step(795): len = 86236.1, overlap = 234
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26777e-05
PHY-3002 : Step(796): len = 86918, overlap = 231.75
PHY-3002 : Step(797): len = 91211.7, overlap = 220
PHY-3002 : Step(798): len = 93355.7, overlap = 213.75
PHY-3002 : Step(799): len = 95540.2, overlap = 209.5
PHY-3002 : Step(800): len = 97490.5, overlap = 199.25
PHY-3002 : Step(801): len = 101649, overlap = 184.25
PHY-3002 : Step(802): len = 103446, overlap = 174.25
PHY-3002 : Step(803): len = 104037, overlap = 174.75
PHY-3002 : Step(804): len = 104700, overlap = 173.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53554e-05
PHY-3002 : Step(805): len = 107143, overlap = 172
PHY-3002 : Step(806): len = 109199, overlap = 167
PHY-3002 : Step(807): len = 109108, overlap = 161.75
PHY-3002 : Step(808): len = 109967, overlap = 155
PHY-3002 : Step(809): len = 110579, overlap = 154
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.28316e-05
PHY-3002 : Step(810): len = 111941, overlap = 140
PHY-3002 : Step(811): len = 118562, overlap = 118.25
PHY-3002 : Step(812): len = 119627, overlap = 115.75
PHY-3002 : Step(813): len = 119685, overlap = 114.5
PHY-3002 : Step(814): len = 120560, overlap = 114.75
PHY-3002 : Step(815): len = 121783, overlap = 119.5
PHY-3002 : Step(816): len = 122230, overlap = 122.75
PHY-3002 : Step(817): len = 122466, overlap = 121
PHY-3002 : Step(818): len = 122586, overlap = 123.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.56633e-05
PHY-3002 : Step(819): len = 123200, overlap = 123
PHY-3002 : Step(820): len = 124943, overlap = 122
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000144176
PHY-3002 : Step(821): len = 126028, overlap = 122.5
PHY-3002 : Step(822): len = 129874, overlap = 116.25
PHY-3002 : Step(823): len = 130519, overlap = 116.25
PHY-3002 : Step(824): len = 130906, overlap = 116.25
PHY-3002 : Step(825): len = 131118, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033138s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (141.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.08571e-06
PHY-3002 : Step(826): len = 126198, overlap = 172
PHY-3002 : Step(827): len = 117572, overlap = 187.75
PHY-3002 : Step(828): len = 114403, overlap = 190.25
PHY-3002 : Step(829): len = 112739, overlap = 193.5
PHY-3002 : Step(830): len = 110928, overlap = 197
PHY-3002 : Step(831): len = 109082, overlap = 204.5
PHY-3002 : Step(832): len = 106328, overlap = 218.25
PHY-3002 : Step(833): len = 102758, overlap = 228.5
PHY-3002 : Step(834): len = 100032, overlap = 233.25
PHY-3002 : Step(835): len = 97775.5, overlap = 235
PHY-3002 : Step(836): len = 96103.2, overlap = 239.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.17143e-06
PHY-3002 : Step(837): len = 95917, overlap = 239.25
PHY-3002 : Step(838): len = 96633.2, overlap = 237.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25663e-05
PHY-3002 : Step(839): len = 97785.5, overlap = 236
PHY-3002 : Step(840): len = 101226, overlap = 227.5
PHY-3002 : Step(841): len = 103996, overlap = 219.5
PHY-3002 : Step(842): len = 104830, overlap = 213.25
PHY-3002 : Step(843): len = 107138, overlap = 206.25
PHY-3002 : Step(844): len = 108927, overlap = 199
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51326e-05
PHY-3002 : Step(845): len = 110900, overlap = 190.25
PHY-3002 : Step(846): len = 116336, overlap = 178.25
PHY-3002 : Step(847): len = 117740, overlap = 169.5
PHY-3002 : Step(848): len = 118642, overlap = 158.5
PHY-3002 : Step(849): len = 120343, overlap = 151.75
PHY-3002 : Step(850): len = 121212, overlap = 153
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.02652e-05
PHY-3002 : Step(851): len = 123868, overlap = 144
PHY-3002 : Step(852): len = 131909, overlap = 125.5
PHY-3002 : Step(853): len = 131700, overlap = 124
PHY-3002 : Step(854): len = 131945, overlap = 120
PHY-3002 : Step(855): len = 132965, overlap = 115.5
PHY-3002 : Step(856): len = 133871, overlap = 113.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.64658e-05
PHY-3002 : Step(857): len = 137039, overlap = 105
PHY-3002 : Step(858): len = 139324, overlap = 102.25
PHY-3002 : Step(859): len = 140563, overlap = 100
PHY-3002 : Step(860): len = 141828, overlap = 92.5
PHY-3002 : Step(861): len = 141956, overlap = 89.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000192932
PHY-3002 : Step(862): len = 145283, overlap = 85.25
PHY-3002 : Step(863): len = 147545, overlap = 82.5
PHY-3002 : Step(864): len = 148119, overlap = 81
PHY-3002 : Step(865): len = 148253, overlap = 82.5
PHY-3002 : Step(866): len = 148305, overlap = 81.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5467e-05
PHY-3002 : Step(867): len = 149509, overlap = 149.5
PHY-3002 : Step(868): len = 149145, overlap = 134.25
PHY-3002 : Step(869): len = 146995, overlap = 131
PHY-3002 : Step(870): len = 144968, overlap = 123.5
PHY-3002 : Step(871): len = 142555, overlap = 123.75
PHY-3002 : Step(872): len = 140357, overlap = 132.75
PHY-3002 : Step(873): len = 137781, overlap = 141
PHY-3002 : Step(874): len = 136176, overlap = 145
PHY-3002 : Step(875): len = 134299, overlap = 151.5
PHY-3002 : Step(876): len = 131912, overlap = 152.75
PHY-3002 : Step(877): len = 130110, overlap = 158.75
PHY-3002 : Step(878): len = 128868, overlap = 157.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09341e-05
PHY-3002 : Step(879): len = 133680, overlap = 143.5
PHY-3002 : Step(880): len = 137476, overlap = 131
PHY-3002 : Step(881): len = 138948, overlap = 127.5
PHY-3002 : Step(882): len = 139357, overlap = 129.25
PHY-3002 : Step(883): len = 139849, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139318
PHY-3002 : Step(884): len = 143615, overlap = 119.25
PHY-3002 : Step(885): len = 147062, overlap = 108.75
PHY-3002 : Step(886): len = 149938, overlap = 100.25
PHY-3002 : Step(887): len = 149748, overlap = 96.25
PHY-3002 : Step(888): len = 149117, overlap = 94.25
PHY-3002 : Step(889): len = 148960, overlap = 98
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.269047s wall, 0.281250s user + 0.171875s system = 0.453125s CPU (168.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151304
PHY-3002 : Step(890): len = 163268, overlap = 26
PHY-3002 : Step(891): len = 158173, overlap = 42.25
PHY-3002 : Step(892): len = 154835, overlap = 57.75
PHY-3002 : Step(893): len = 152993, overlap = 70.5
PHY-3002 : Step(894): len = 151803, overlap = 77.75
PHY-3002 : Step(895): len = 151212, overlap = 82.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000301515
PHY-3002 : Step(896): len = 154035, overlap = 73.5
PHY-3002 : Step(897): len = 156439, overlap = 70
PHY-3002 : Step(898): len = 157130, overlap = 67.5
PHY-3002 : Step(899): len = 157972, overlap = 66
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000558656
PHY-3002 : Step(900): len = 159635, overlap = 62.5
PHY-3002 : Step(901): len = 161163, overlap = 59.75
PHY-3002 : Step(902): len = 162553, overlap = 59.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-3001 : Legalized: Len = 170524, Over = 0
PHY-3001 : Final: Len = 170524, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 470408, over cnt = 113(0%), over = 125, worst = 3
PHY-1002 : len = 470640, over cnt = 74(0%), over = 80, worst = 2
PHY-1002 : len = 469944, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 470272, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 470288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127159s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (184.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2177 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2253 instances, 2228 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19526, tnet num: 4545, tinst num: 2253, tnode num: 20544, tedge num: 30901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.989058s wall, 2.015625s user + 0.171875s system = 2.187500s CPU (110.0%)

RUN-1004 : used memory is 617 MB, reserved memory is 830 MB, peak memory is 952 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.199223s wall, 2.218750s user + 0.203125s system = 2.421875s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 179351
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(903): len = 178993, overlap = 0.25
PHY-3002 : Step(904): len = 178993, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004869s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51812e-05
PHY-3002 : Step(905): len = 178871, overlap = 3.75
PHY-3002 : Step(906): len = 178871, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03623e-05
PHY-3002 : Step(907): len = 178783, overlap = 4.25
PHY-3002 : Step(908): len = 178783, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.07247e-05
PHY-3002 : Step(909): len = 178750, overlap = 4
PHY-3002 : Step(910): len = 178750, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.78932e-05
PHY-3002 : Step(911): len = 178675, overlap = 7.25
PHY-3002 : Step(912): len = 178675, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000155786
PHY-3002 : Step(913): len = 178784, overlap = 7.25
PHY-3002 : Step(914): len = 178784, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000311573
PHY-3002 : Step(915): len = 178734, overlap = 6.5
PHY-3002 : Step(916): len = 178778, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055206s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (141.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024262
PHY-3002 : Step(917): len = 179230, overlap = 2.5
PHY-3002 : Step(918): len = 179230, overlap = 2.5
PHY-3002 : Step(919): len = 179082, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007322s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (426.8%)

PHY-3001 : Legalized: Len = 179385, Over = 0
PHY-3001 : Final: Len = 179385, Over = 0
RUN-1003 : finish command "place -eco" in  3.096587s wall, 3.406250s user + 0.687500s system = 4.093750s CPU (132.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 837 MB, peak memory is 952 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.327998s wall, 30.734375s user + 5.375000s system = 36.109375s CPU (221.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 837 MB, peak memory is 952 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2804 to 1988
PHY-1001 : Pin misalignment score is improved from 1988 to 1936
PHY-1001 : Pin misalignment score is improved from 1936 to 1934
PHY-1001 : Pin misalignment score is improved from 1934 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1932
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2255 instances
RUN-1001 : 1103 mslices, 1125 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4547 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 717 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 461112, over cnt = 121(0%), over = 130, worst = 2
PHY-1002 : len = 461584, over cnt = 74(0%), over = 81, worst = 2
PHY-1002 : len = 461760, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 461696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 461744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127632s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (159.1%)

PHY-1001 : End global routing;  0.331001s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (127.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.150739s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 688760, over cnt = 169(0%), over = 169, worst = 1
PHY-1001 : End Routed; 10.460757s wall, 17.656250s user + 1.281250s system = 18.937500s CPU (181.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 683864, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.211443s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (103.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 683160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 683160
PHY-1001 : End DR Iter 2; 0.064103s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (121.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.899063s wall, 21.078125s user + 2.515625s system = 23.593750s CPU (158.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.207321s wall, 22.468750s user + 2.656250s system = 25.125000s CPU (155.0%)

RUN-1004 : used memory is 454 MB, reserved memory is 893 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4454   out of  19600   22.72%
#reg                  488   out of  19600    2.49%
#le                  4455
  #lut only          3967   out of   4455   89.05%
  #reg only             1   out of   4455    0.02%
  #lut&reg            487   out of   4455   10.93%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.944871s wall, 3.546875s user + 1.578125s system = 5.125000s CPU (103.6%)

RUN-1004 : used memory is 691 MB, reserved memory is 893 MB, peak memory is 952 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2255
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4547, pip num: 46539
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1401 valid insts, and 135837 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000" in  10.261772s wall, 28.328125s user + 1.328125s system = 29.656250s CPU (289.0%)

RUN-1004 : used memory is 706 MB, reserved memory is 893 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.909286s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (108.0%)

RUN-1004 : used memory is 821 MB, reserved memory is 974 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.673379s wall, 0.234375s user + 0.656250s system = 0.890625s CPU (13.3%)

RUN-1004 : used memory is 850 MB, reserved memory is 1004 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.159573s wall, 2.312500s user + 0.875000s system = 3.187500s CPU (34.8%)

RUN-1004 : used memory is 788 MB, reserved memory is 940 MB, peak memory is 952 MB
GUI-1001 : Download success!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=9,ADDR_WIDTH_B=9,DATA_DEPTH_A=434,DATA_DEPTH_B=434,MODE="SP",INIT_FILE="../../tools/keil/hand2.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 9 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.442618s wall, 1.328125s user + 0.218750s system = 1.546875s CPU (107.2%)

RUN-1004 : used memory is 427 MB, reserved memory is 770 MB, peak memory is 952 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.174689s wall, 3.609375s user + 0.453125s system = 4.062500s CPU (97.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 772 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.767209s wall, 2.203125s user + 0.765625s system = 2.968750s CPU (107.3%)

RUN-1004 : used memory is 532 MB, reserved memory is 777 MB, peak memory is 952 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand2.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.90 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.511242s wall, 20.171875s user + 1.859375s system = 22.031250s CPU (107.4%)

RUN-1004 : used memory is 586 MB, reserved memory is 816 MB, peak memory is 952 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.776292s wall, 3.203125s user + 0.828125s system = 4.031250s CPU (106.8%)

RUN-1004 : used memory is 607 MB, reserved memory is 833 MB, peak memory is 952 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19129, tnet num: 4490, tinst num: 2198, tnode num: 20131, tedge num: 30392.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.913872s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (110.2%)

RUN-1004 : used memory is 618 MB, reserved memory is 847 MB, peak memory is 952 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.193728s wall, 2.203125s user + 0.203125s system = 2.406250s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.3765e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(920): len = 1.04804e+06, overlap = 24.75
PHY-3002 : Step(921): len = 859753, overlap = 28.5
PHY-3002 : Step(922): len = 770660, overlap = 30.5
PHY-3002 : Step(923): len = 694010, overlap = 39
PHY-3002 : Step(924): len = 624524, overlap = 57.25
PHY-3002 : Step(925): len = 576483, overlap = 72.25
PHY-3002 : Step(926): len = 526274, overlap = 91.25
PHY-3002 : Step(927): len = 461145, overlap = 117
PHY-3002 : Step(928): len = 402598, overlap = 146
PHY-3002 : Step(929): len = 379485, overlap = 157.75
PHY-3002 : Step(930): len = 294666, overlap = 226.5
PHY-3002 : Step(931): len = 244081, overlap = 275
PHY-3002 : Step(932): len = 226319, overlap = 283.5
PHY-3002 : Step(933): len = 214730, overlap = 290.75
PHY-3002 : Step(934): len = 187781, overlap = 313.5
PHY-3002 : Step(935): len = 160446, overlap = 328
PHY-3002 : Step(936): len = 146778, overlap = 337.75
PHY-3002 : Step(937): len = 122705, overlap = 350.5
PHY-3002 : Step(938): len = 105871, overlap = 364.25
PHY-3002 : Step(939): len = 98207.4, overlap = 370
PHY-3002 : Step(940): len = 77808.5, overlap = 391
PHY-3002 : Step(941): len = 70884.1, overlap = 395.75
PHY-3002 : Step(942): len = 64193.6, overlap = 399.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53378e-06
PHY-3002 : Step(943): len = 63144.4, overlap = 399.75
PHY-3002 : Step(944): len = 62636.9, overlap = 400.25
PHY-3002 : Step(945): len = 62980.9, overlap = 398
PHY-3002 : Step(946): len = 62358.3, overlap = 396.75
PHY-3002 : Step(947): len = 63508.3, overlap = 394.75
PHY-3002 : Step(948): len = 67147.9, overlap = 392.5
PHY-3002 : Step(949): len = 66233.9, overlap = 392.5
PHY-3002 : Step(950): len = 66362.2, overlap = 391.5
PHY-3002 : Step(951): len = 68286.9, overlap = 390.25
PHY-3002 : Step(952): len = 68456.8, overlap = 385.5
PHY-3002 : Step(953): len = 70030.9, overlap = 380
PHY-3002 : Step(954): len = 72884, overlap = 367.5
PHY-3002 : Step(955): len = 74097.2, overlap = 366
PHY-3002 : Step(956): len = 75047.5, overlap = 362.75
PHY-3002 : Step(957): len = 75751.2, overlap = 362.75
PHY-3002 : Step(958): len = 76275.5, overlap = 349.25
PHY-3002 : Step(959): len = 79121.4, overlap = 333.25
PHY-3002 : Step(960): len = 79277.4, overlap = 315
PHY-3002 : Step(961): len = 78916.6, overlap = 311
PHY-3002 : Step(962): len = 79051.2, overlap = 307.75
PHY-3002 : Step(963): len = 78454.1, overlap = 297.5
PHY-3002 : Step(964): len = 78004.6, overlap = 291.5
PHY-3002 : Step(965): len = 76693, overlap = 292.5
PHY-3002 : Step(966): len = 75821.7, overlap = 297.75
PHY-3002 : Step(967): len = 75444.1, overlap = 299.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.06756e-06
PHY-3002 : Step(968): len = 75033.2, overlap = 298.75
PHY-3002 : Step(969): len = 75132.5, overlap = 300.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.93101e-06
PHY-3002 : Step(970): len = 75351.9, overlap = 301.75
PHY-3002 : Step(971): len = 77294.7, overlap = 288.75
PHY-3002 : Step(972): len = 87434.4, overlap = 278.5
PHY-3002 : Step(973): len = 86897.3, overlap = 274
PHY-3002 : Step(974): len = 86929, overlap = 273.25
PHY-3002 : Step(975): len = 87126.3, overlap = 267.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.86201e-06
PHY-3002 : Step(976): len = 87340.1, overlap = 265.25
PHY-3002 : Step(977): len = 91050.5, overlap = 260.25
PHY-3002 : Step(978): len = 95134.9, overlap = 240
PHY-3002 : Step(979): len = 96814.9, overlap = 218
PHY-3002 : Step(980): len = 97735.4, overlap = 207.5
PHY-3002 : Step(981): len = 99649.3, overlap = 198.5
PHY-3002 : Step(982): len = 103410, overlap = 185.75
PHY-3002 : Step(983): len = 105106, overlap = 176.75
PHY-3002 : Step(984): len = 105735, overlap = 173.5
PHY-3002 : Step(985): len = 106596, overlap = 163.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9724e-05
PHY-3002 : Step(986): len = 107138, overlap = 160
PHY-3002 : Step(987): len = 108238, overlap = 155.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.21351e-05
PHY-3002 : Step(988): len = 109797, overlap = 147
PHY-3002 : Step(989): len = 116594, overlap = 130.5
PHY-3002 : Step(990): len = 119163, overlap = 125.25
PHY-3002 : Step(991): len = 119920, overlap = 117.5
PHY-3002 : Step(992): len = 121345, overlap = 110.5
PHY-3002 : Step(993): len = 121911, overlap = 106.5
PHY-3002 : Step(994): len = 122931, overlap = 101.5
PHY-3002 : Step(995): len = 123114, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.42703e-05
PHY-3002 : Step(996): len = 125685, overlap = 97.75
PHY-3002 : Step(997): len = 130901, overlap = 99
PHY-3002 : Step(998): len = 130669, overlap = 101.75
PHY-3002 : Step(999): len = 130101, overlap = 105.5
PHY-3002 : Step(1000): len = 130202, overlap = 105.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000125969
PHY-3002 : Step(1001): len = 132601, overlap = 100.75
PHY-3002 : Step(1002): len = 135636, overlap = 101.25
PHY-3002 : Step(1003): len = 136718, overlap = 99
PHY-3002 : Step(1004): len = 136402, overlap = 98.75
PHY-3002 : Step(1005): len = 136054, overlap = 96.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021247s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.13978e-06
PHY-3002 : Step(1006): len = 133790, overlap = 139
PHY-3002 : Step(1007): len = 126008, overlap = 155.5
PHY-3002 : Step(1008): len = 122438, overlap = 162.75
PHY-3002 : Step(1009): len = 120032, overlap = 166.25
PHY-3002 : Step(1010): len = 116249, overlap = 178.5
PHY-3002 : Step(1011): len = 111847, overlap = 194.75
PHY-3002 : Step(1012): len = 108173, overlap = 206.5
PHY-3002 : Step(1013): len = 104127, overlap = 219.75
PHY-3002 : Step(1014): len = 101310, overlap = 227.25
PHY-3002 : Step(1015): len = 98051.1, overlap = 231.5
PHY-3002 : Step(1016): len = 95365.5, overlap = 236
PHY-3002 : Step(1017): len = 93662, overlap = 239.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.27957e-06
PHY-3002 : Step(1018): len = 94663.2, overlap = 238
PHY-3002 : Step(1019): len = 96978.3, overlap = 234.75
PHY-3002 : Step(1020): len = 101256, overlap = 223.25
PHY-3002 : Step(1021): len = 102231, overlap = 220
PHY-3002 : Step(1022): len = 103348, overlap = 213.75
PHY-3002 : Step(1023): len = 104561, overlap = 204
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65591e-05
PHY-3002 : Step(1024): len = 106906, overlap = 199
PHY-3002 : Step(1025): len = 111375, overlap = 192.25
PHY-3002 : Step(1026): len = 112108, overlap = 188.25
PHY-3002 : Step(1027): len = 113714, overlap = 177.5
PHY-3002 : Step(1028): len = 116393, overlap = 167
PHY-3002 : Step(1029): len = 117848, overlap = 158.75
PHY-3002 : Step(1030): len = 119788, overlap = 146.75
PHY-3002 : Step(1031): len = 120100, overlap = 144.25
PHY-3002 : Step(1032): len = 120368, overlap = 143.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31183e-05
PHY-3002 : Step(1033): len = 122521, overlap = 137
PHY-3002 : Step(1034): len = 126183, overlap = 124.75
PHY-3002 : Step(1035): len = 127867, overlap = 120.5
PHY-3002 : Step(1036): len = 128949, overlap = 119
PHY-3002 : Step(1037): len = 131093, overlap = 113.5
PHY-3002 : Step(1038): len = 131595, overlap = 110.5
PHY-3002 : Step(1039): len = 131565, overlap = 110.75
PHY-3002 : Step(1040): len = 131738, overlap = 112
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.62365e-05
PHY-3002 : Step(1041): len = 134180, overlap = 105.5
PHY-3002 : Step(1042): len = 137710, overlap = 98
PHY-3002 : Step(1043): len = 138105, overlap = 98.75
PHY-3002 : Step(1044): len = 138909, overlap = 99.25
PHY-3002 : Step(1045): len = 140021, overlap = 97.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59571e-05
PHY-3002 : Step(1046): len = 141047, overlap = 189.75
PHY-3002 : Step(1047): len = 143312, overlap = 168.5
PHY-3002 : Step(1048): len = 141144, overlap = 168
PHY-3002 : Step(1049): len = 139527, overlap = 167
PHY-3002 : Step(1050): len = 136554, overlap = 165.75
PHY-3002 : Step(1051): len = 133948, overlap = 167
PHY-3002 : Step(1052): len = 132257, overlap = 171.25
PHY-3002 : Step(1053): len = 130150, overlap = 171
PHY-3002 : Step(1054): len = 128498, overlap = 173.75
PHY-3002 : Step(1055): len = 126491, overlap = 177
PHY-3002 : Step(1056): len = 124740, overlap = 184
PHY-3002 : Step(1057): len = 123455, overlap = 188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19143e-05
PHY-3002 : Step(1058): len = 128783, overlap = 174.25
PHY-3002 : Step(1059): len = 131709, overlap = 160
PHY-3002 : Step(1060): len = 132713, overlap = 152.5
PHY-3002 : Step(1061): len = 133224, overlap = 154.25
PHY-3002 : Step(1062): len = 133473, overlap = 150.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102799
PHY-3002 : Step(1063): len = 138286, overlap = 138
PHY-3002 : Step(1064): len = 142688, overlap = 125.75
PHY-3002 : Step(1065): len = 145388, overlap = 113.25
PHY-3002 : Step(1066): len = 146288, overlap = 107.25
PHY-3002 : Step(1067): len = 146685, overlap = 106.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205597
PHY-3002 : Step(1068): len = 150017, overlap = 94.75
PHY-3002 : Step(1069): len = 152879, overlap = 83.75
PHY-3002 : Step(1070): len = 155317, overlap = 79.5
PHY-3002 : Step(1071): len = 155221, overlap = 81.75
PHY-3002 : Step(1072): len = 154928, overlap = 81.75
PHY-3002 : Step(1073): len = 155054, overlap = 81.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000397949
PHY-3002 : Step(1074): len = 157421, overlap = 75.5
PHY-3002 : Step(1075): len = 159369, overlap = 69.25
PHY-3002 : Step(1076): len = 160875, overlap = 63.25
PHY-3002 : Step(1077): len = 161156, overlap = 64.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.501055s wall, 0.546875s user + 0.375000s system = 0.921875s CPU (184.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213221
PHY-3002 : Step(1078): len = 170425, overlap = 17.5
PHY-3002 : Step(1079): len = 165660, overlap = 26
PHY-3002 : Step(1080): len = 161877, overlap = 43.75
PHY-3002 : Step(1081): len = 159192, overlap = 54.25
PHY-3002 : Step(1082): len = 157894, overlap = 57.25
PHY-3002 : Step(1083): len = 157432, overlap = 63.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000426442
PHY-3002 : Step(1084): len = 159493, overlap = 63
PHY-3002 : Step(1085): len = 160945, overlap = 57
PHY-3002 : Step(1086): len = 161370, overlap = 56
PHY-3002 : Step(1087): len = 161814, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000813664
PHY-3002 : Step(1088): len = 163115, overlap = 51.75
PHY-3002 : Step(1089): len = 164008, overlap = 48
PHY-3002 : Step(1090): len = 165000, overlap = 49
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029349s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.7%)

PHY-3001 : Legalized: Len = 172286, Over = 0
PHY-3001 : Final: Len = 172286, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 470416, over cnt = 105(0%), over = 117, worst = 2
PHY-1002 : len = 470976, over cnt = 52(0%), over = 55, worst = 2
PHY-1002 : len = 471272, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 471376, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 471224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158747s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (108.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2177 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2253 instances, 2228 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19526, tnet num: 4545, tinst num: 2253, tnode num: 20544, tedge num: 30901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.673218s wall, 1.671875s user + 0.140625s system = 1.812500s CPU (108.3%)

RUN-1004 : used memory is 646 MB, reserved memory is 864 MB, peak memory is 952 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.908686s wall, 1.906250s user + 0.171875s system = 2.078125s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181155
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1091): len = 180661, overlap = 0.5
PHY-3002 : Step(1092): len = 180661, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.36644e-05
PHY-3002 : Step(1093): len = 180560, overlap = 4.25
PHY-3002 : Step(1094): len = 180560, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73289e-05
PHY-3002 : Step(1095): len = 180383, overlap = 4.75
PHY-3002 : Step(1096): len = 180383, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.46577e-05
PHY-3002 : Step(1097): len = 180427, overlap = 4
PHY-3002 : Step(1098): len = 180427, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.89662e-05
PHY-3002 : Step(1099): len = 180298, overlap = 8.5
PHY-3002 : Step(1100): len = 180298, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023463s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000127807
PHY-3002 : Step(1101): len = 180575, overlap = 2.75
PHY-3002 : Step(1102): len = 180575, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008502s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (367.6%)

PHY-3001 : Legalized: Len = 180835, Over = 0
PHY-3001 : Final: Len = 180835, Over = 0
RUN-1003 : finish command "place -eco" in  2.612960s wall, 2.718750s user + 0.515625s system = 3.234375s CPU (123.8%)

RUN-1004 : used memory is 649 MB, reserved memory is 867 MB, peak memory is 952 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.290530s wall, 30.375000s user + 5.359375s system = 35.734375s CPU (219.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 867 MB, peak memory is 952 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2817 to 1974
PHY-1001 : Pin misalignment score is improved from 1974 to 1935
PHY-1001 : Pin misalignment score is improved from 1935 to 1931
PHY-1001 : Pin misalignment score is improved from 1931 to 1930
PHY-1001 : Pin misalignment score is improved from 1930 to 1930
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2255 instances
RUN-1001 : 1103 mslices, 1125 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4547 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 718 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 456888, over cnt = 122(0%), over = 140, worst = 2
PHY-1002 : len = 457536, over cnt = 74(0%), over = 83, worst = 2
PHY-1002 : len = 457824, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 457032, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 456840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.134619s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (150.9%)

PHY-1001 : End global routing;  0.341927s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (128.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.094089s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (116.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 679264, over cnt = 134(0%), over = 134, worst = 1
PHY-1001 : End Routed; 10.228754s wall, 17.171875s user + 1.203125s system = 18.375000s CPU (179.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 675592, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.162230s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (163.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 675488, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.061217s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (127.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 675296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 675296
PHY-1001 : End DR Iter 3; 0.048923s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (127.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.300041s wall, 20.406250s user + 2.078125s system = 22.484375s CPU (157.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.550339s wall, 21.765625s user + 2.171875s system = 23.937500s CPU (153.9%)

RUN-1004 : used memory is 784 MB, reserved memory is 922 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4454   out of  19600   22.72%
#reg                  488   out of  19600    2.49%
#le                  4455
  #lut only          3967   out of   4455   89.05%
  #reg only             1   out of   4455    0.02%
  #lut&reg            487   out of   4455   10.93%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.887076s wall, 3.375000s user + 1.109375s system = 4.484375s CPU (91.8%)

RUN-1004 : used memory is 784 MB, reserved memory is 922 MB, peak memory is 983 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2255
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4547, pip num: 46392
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1435 valid insts, and 135518 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010010000000000000000" in  11.133372s wall, 31.984375s user + 1.687500s system = 33.671875s CPU (302.4%)

RUN-1004 : used memory is 794 MB, reserved memory is 922 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.811548s wall, 1.718750s user + 0.171875s system = 1.890625s CPU (104.4%)

RUN-1004 : used memory is 865 MB, reserved memory is 991 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.682892s wall, 0.250000s user + 0.718750s system = 0.968750s CPU (14.5%)

RUN-1004 : used memory is 895 MB, reserved memory is 1022 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.038673s wall, 2.046875s user + 0.968750s system = 3.015625s CPU (33.4%)

RUN-1004 : used memory is 835 MB, reserved memory is 961 MB, peak memory is 983 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=139,DATA_DEPTH_B=139,MODE="SP",INIT_FILE="../../tools/keil/hand5.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.679374s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (112.6%)

RUN-1004 : used memory is 429 MB, reserved memory is 834 MB, peak memory is 983 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.696702s wall, 3.843750s user + 0.546875s system = 4.390625s CPU (93.5%)

RUN-1004 : used memory is 461 MB, reserved memory is 835 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.336365s wall, 2.406250s user + 0.937500s system = 3.343750s CPU (100.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 837 MB, peak memory is 983 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand5.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.74 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.049063s wall, 20.578125s user + 2.046875s system = 22.625000s CPU (107.5%)

RUN-1004 : used memory is 599 MB, reserved memory is 866 MB, peak memory is 983 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.023579s wall, 3.015625s user + 1.109375s system = 4.125000s CPU (102.5%)

RUN-1004 : used memory is 628 MB, reserved memory is 867 MB, peak memory is 983 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4491 nets
RUN-1001 : 3008 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19127, tnet num: 4489, tinst num: 2198, tnode num: 20129, tedge num: 30386.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.893158s wall, 1.906250s user + 0.203125s system = 2.109375s CPU (111.4%)

RUN-1004 : used memory is 638 MB, reserved memory is 877 MB, peak memory is 983 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.176063s wall, 2.203125s user + 0.265625s system = 2.468750s CPU (113.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37156e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1103): len = 1.05108e+06, overlap = 24.75
PHY-3002 : Step(1104): len = 862592, overlap = 25.25
PHY-3002 : Step(1105): len = 759835, overlap = 31
PHY-3002 : Step(1106): len = 684838, overlap = 40.75
PHY-3002 : Step(1107): len = 625761, overlap = 55
PHY-3002 : Step(1108): len = 567769, overlap = 82
PHY-3002 : Step(1109): len = 504011, overlap = 110
PHY-3002 : Step(1110): len = 442429, overlap = 137
PHY-3002 : Step(1111): len = 410616, overlap = 150.5
PHY-3002 : Step(1112): len = 368926, overlap = 175.75
PHY-3002 : Step(1113): len = 325504, overlap = 197.5
PHY-3002 : Step(1114): len = 294484, overlap = 218.25
PHY-3002 : Step(1115): len = 263313, overlap = 242
PHY-3002 : Step(1116): len = 234022, overlap = 267.25
PHY-3002 : Step(1117): len = 204993, overlap = 287.75
PHY-3002 : Step(1118): len = 190393, overlap = 302.5
PHY-3002 : Step(1119): len = 129213, overlap = 353.5
PHY-3002 : Step(1120): len = 114487, overlap = 377.75
PHY-3002 : Step(1121): len = 104730, overlap = 379.75
PHY-3002 : Step(1122): len = 99763.9, overlap = 380.5
PHY-3002 : Step(1123): len = 87614.5, overlap = 383.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25801e-06
PHY-3002 : Step(1124): len = 86064.4, overlap = 384
PHY-3002 : Step(1125): len = 86319.7, overlap = 384.75
PHY-3002 : Step(1126): len = 91051.4, overlap = 380.25
PHY-3002 : Step(1127): len = 89603, overlap = 380.5
PHY-3002 : Step(1128): len = 89199.3, overlap = 379.5
PHY-3002 : Step(1129): len = 89500.2, overlap = 379
PHY-3002 : Step(1130): len = 92176, overlap = 371.5
PHY-3002 : Step(1131): len = 93486, overlap = 366.25
PHY-3002 : Step(1132): len = 93981.2, overlap = 362
PHY-3002 : Step(1133): len = 96534.9, overlap = 357
PHY-3002 : Step(1134): len = 101873, overlap = 340.5
PHY-3002 : Step(1135): len = 102260, overlap = 331.25
PHY-3002 : Step(1136): len = 103491, overlap = 321
PHY-3002 : Step(1137): len = 104391, overlap = 313.5
PHY-3002 : Step(1138): len = 104009, overlap = 300.25
PHY-3002 : Step(1139): len = 103957, overlap = 286.75
PHY-3002 : Step(1140): len = 103621, overlap = 282.25
PHY-3002 : Step(1141): len = 103033, overlap = 277.75
PHY-3002 : Step(1142): len = 103046, overlap = 267.5
PHY-3002 : Step(1143): len = 102042, overlap = 265
PHY-3002 : Step(1144): len = 101000, overlap = 260.75
PHY-3002 : Step(1145): len = 99660.8, overlap = 263.75
PHY-3002 : Step(1146): len = 97346.4, overlap = 257.25
PHY-3002 : Step(1147): len = 95839, overlap = 241.5
PHY-3002 : Step(1148): len = 94416.5, overlap = 241
PHY-3002 : Step(1149): len = 92996.7, overlap = 244.25
PHY-3002 : Step(1150): len = 91376.1, overlap = 249.5
PHY-3002 : Step(1151): len = 89527.6, overlap = 254.25
PHY-3002 : Step(1152): len = 87442.1, overlap = 257.75
PHY-3002 : Step(1153): len = 85581.5, overlap = 271
PHY-3002 : Step(1154): len = 83269.2, overlap = 276.25
PHY-3002 : Step(1155): len = 82024.1, overlap = 279
PHY-3002 : Step(1156): len = 81179.5, overlap = 284.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51602e-06
PHY-3002 : Step(1157): len = 81479.4, overlap = 282
PHY-3002 : Step(1158): len = 82865.9, overlap = 280.25
PHY-3002 : Step(1159): len = 84017.1, overlap = 275
PHY-3002 : Step(1160): len = 86120.8, overlap = 265.25
PHY-3002 : Step(1161): len = 87542.7, overlap = 254.5
PHY-3002 : Step(1162): len = 88934.8, overlap = 241.5
PHY-3002 : Step(1163): len = 90948, overlap = 233.25
PHY-3002 : Step(1164): len = 91938.6, overlap = 225.5
PHY-3002 : Step(1165): len = 92174.8, overlap = 223.75
PHY-3002 : Step(1166): len = 92883.5, overlap = 225.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.03204e-06
PHY-3002 : Step(1167): len = 93247.2, overlap = 225
PHY-3002 : Step(1168): len = 95028, overlap = 217.5
PHY-3002 : Step(1169): len = 98133.5, overlap = 218.5
PHY-3002 : Step(1170): len = 99212.8, overlap = 213.5
PHY-3002 : Step(1171): len = 100927, overlap = 198.25
PHY-3002 : Step(1172): len = 103125, overlap = 189.25
PHY-3002 : Step(1173): len = 103308, overlap = 188.25
PHY-3002 : Step(1174): len = 103834, overlap = 187
PHY-3002 : Step(1175): len = 104355, overlap = 185.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80641e-05
PHY-3002 : Step(1176): len = 104942, overlap = 184
PHY-3002 : Step(1177): len = 107045, overlap = 185.75
PHY-3002 : Step(1178): len = 108430, overlap = 184
PHY-3002 : Step(1179): len = 110512, overlap = 177.25
PHY-3002 : Step(1180): len = 112466, overlap = 169.5
PHY-3002 : Step(1181): len = 115447, overlap = 169.25
PHY-3002 : Step(1182): len = 115768, overlap = 167.25
PHY-3002 : Step(1183): len = 115962, overlap = 164.75
PHY-3002 : Step(1184): len = 116372, overlap = 155.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.61282e-05
PHY-3002 : Step(1185): len = 116911, overlap = 150.25
PHY-3002 : Step(1186): len = 119579, overlap = 148
PHY-3002 : Step(1187): len = 122053, overlap = 146.25
PHY-3002 : Step(1188): len = 123801, overlap = 141
PHY-3002 : Step(1189): len = 125291, overlap = 130
PHY-3002 : Step(1190): len = 125328, overlap = 123.25
PHY-3002 : Step(1191): len = 125499, overlap = 118.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.22563e-05
PHY-3002 : Step(1192): len = 127398, overlap = 116.75
PHY-3002 : Step(1193): len = 128806, overlap = 111
PHY-3002 : Step(1194): len = 132531, overlap = 99.75
PHY-3002 : Step(1195): len = 132744, overlap = 97.5
PHY-3002 : Step(1196): len = 132577, overlap = 90.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019509s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (80.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.44846e-06
PHY-3002 : Step(1197): len = 130178, overlap = 156.5
PHY-3002 : Step(1198): len = 123180, overlap = 181.5
PHY-3002 : Step(1199): len = 119779, overlap = 184
PHY-3002 : Step(1200): len = 117005, overlap = 186.5
PHY-3002 : Step(1201): len = 113864, overlap = 198.75
PHY-3002 : Step(1202): len = 110973, overlap = 209.25
PHY-3002 : Step(1203): len = 106734, overlap = 225
PHY-3002 : Step(1204): len = 102887, overlap = 238.25
PHY-3002 : Step(1205): len = 98848.7, overlap = 249.25
PHY-3002 : Step(1206): len = 95018.8, overlap = 257
PHY-3002 : Step(1207): len = 92180.6, overlap = 262.5
PHY-3002 : Step(1208): len = 89697.5, overlap = 270.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.89693e-06
PHY-3002 : Step(1209): len = 90799, overlap = 264.75
PHY-3002 : Step(1210): len = 91945.6, overlap = 261.25
PHY-3002 : Step(1211): len = 92899.9, overlap = 255.25
PHY-3002 : Step(1212): len = 95259, overlap = 249.75
PHY-3002 : Step(1213): len = 98330.3, overlap = 242.75
PHY-3002 : Step(1214): len = 98742.7, overlap = 240.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37939e-05
PHY-3002 : Step(1215): len = 101515, overlap = 231.75
PHY-3002 : Step(1216): len = 107162, overlap = 220.5
PHY-3002 : Step(1217): len = 108347, overlap = 214.75
PHY-3002 : Step(1218): len = 109795, overlap = 209.25
PHY-3002 : Step(1219): len = 112845, overlap = 194.75
PHY-3002 : Step(1220): len = 114286, overlap = 186.25
PHY-3002 : Step(1221): len = 115382, overlap = 178.25
PHY-3002 : Step(1222): len = 116524, overlap = 177.75
PHY-3002 : Step(1223): len = 117748, overlap = 173
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.75877e-05
PHY-3002 : Step(1224): len = 119419, overlap = 167.75
PHY-3002 : Step(1225): len = 122354, overlap = 157.75
PHY-3002 : Step(1226): len = 123789, overlap = 143.5
PHY-3002 : Step(1227): len = 125441, overlap = 136.25
PHY-3002 : Step(1228): len = 127148, overlap = 132
PHY-3002 : Step(1229): len = 127913, overlap = 129.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.51754e-05
PHY-3002 : Step(1230): len = 131132, overlap = 124.75
PHY-3002 : Step(1231): len = 137194, overlap = 113.25
PHY-3002 : Step(1232): len = 137695, overlap = 106.25
PHY-3002 : Step(1233): len = 138258, overlap = 103.75
PHY-3002 : Step(1234): len = 138934, overlap = 98.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26277e-05
PHY-3002 : Step(1235): len = 139725, overlap = 178.75
PHY-3002 : Step(1236): len = 141244, overlap = 161.75
PHY-3002 : Step(1237): len = 139060, overlap = 162.25
PHY-3002 : Step(1238): len = 136518, overlap = 165.25
PHY-3002 : Step(1239): len = 134201, overlap = 166.5
PHY-3002 : Step(1240): len = 131508, overlap = 173.25
PHY-3002 : Step(1241): len = 128530, overlap = 179.75
PHY-3002 : Step(1242): len = 126352, overlap = 176.5
PHY-3002 : Step(1243): len = 124189, overlap = 175.5
PHY-3002 : Step(1244): len = 122679, overlap = 178.75
PHY-3002 : Step(1245): len = 120857, overlap = 180.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52554e-05
PHY-3002 : Step(1246): len = 124535, overlap = 168.5
PHY-3002 : Step(1247): len = 128962, overlap = 159.75
PHY-3002 : Step(1248): len = 129090, overlap = 159.5
PHY-3002 : Step(1249): len = 129399, overlap = 159.25
PHY-3002 : Step(1250): len = 129537, overlap = 161
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.14297e-05
PHY-3002 : Step(1251): len = 133611, overlap = 152
PHY-3002 : Step(1252): len = 137931, overlap = 128.75
PHY-3002 : Step(1253): len = 142758, overlap = 113
PHY-3002 : Step(1254): len = 142044, overlap = 112.25
PHY-3002 : Step(1255): len = 141360, overlap = 114
PHY-3002 : Step(1256): len = 140952, overlap = 115.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.287934s wall, 0.281250s user + 0.312500s system = 0.593750s CPU (206.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000143986
PHY-3002 : Step(1257): len = 163353, overlap = 36.25
PHY-3002 : Step(1258): len = 158254, overlap = 57.75
PHY-3002 : Step(1259): len = 154900, overlap = 70.75
PHY-3002 : Step(1260): len = 153101, overlap = 82.25
PHY-3002 : Step(1261): len = 152429, overlap = 91.5
PHY-3002 : Step(1262): len = 152144, overlap = 93.5
PHY-3002 : Step(1263): len = 152116, overlap = 91.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000287972
PHY-3002 : Step(1264): len = 155442, overlap = 88.75
PHY-3002 : Step(1265): len = 158350, overlap = 79.75
PHY-3002 : Step(1266): len = 158885, overlap = 73.25
PHY-3002 : Step(1267): len = 159600, overlap = 70.5
PHY-3002 : Step(1268): len = 160183, overlap = 67.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000575944
PHY-3002 : Step(1269): len = 162301, overlap = 63.5
PHY-3002 : Step(1270): len = 164463, overlap = 56.25
PHY-3002 : Step(1271): len = 165343, overlap = 54.25
PHY-3002 : Step(1272): len = 165787, overlap = 55
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

PHY-3001 : Legalized: Len = 173534, Over = 0
PHY-3001 : Final: Len = 173534, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 483680, over cnt = 97(0%), over = 110, worst = 2
PHY-1002 : len = 484056, over cnt = 49(0%), over = 53, worst = 2
PHY-1002 : len = 484184, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 484080, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 483616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158377s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (177.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2177 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2253 instances, 2228 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19524, tnet num: 4544, tinst num: 2253, tnode num: 20542, tedge num: 30895.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.726601s wall, 1.781250s user + 0.140625s system = 1.921875s CPU (111.3%)

RUN-1004 : used memory is 663 MB, reserved memory is 891 MB, peak memory is 983 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.943856s wall, 2.000000s user + 0.156250s system = 2.156250s CPU (110.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182972
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1273): len = 182537, overlap = 0
PHY-3002 : Step(1274): len = 182203, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006760s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (462.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.34161e-06
PHY-3002 : Step(1275): len = 182133, overlap = 4.25
PHY-3002 : Step(1276): len = 182133, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86832e-05
PHY-3002 : Step(1277): len = 182075, overlap = 4
PHY-3002 : Step(1278): len = 182075, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.04307e-05
PHY-3002 : Step(1279): len = 182054, overlap = 7.75
PHY-3002 : Step(1280): len = 182054, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.08614e-05
PHY-3002 : Step(1281): len = 182053, overlap = 7.5
PHY-3002 : Step(1282): len = 182053, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035072s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (178.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000205664
PHY-3002 : Step(1283): len = 182551, overlap = 3
PHY-3002 : Step(1284): len = 182577, overlap = 3.25
PHY-3002 : Step(1285): len = 182595, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007728s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 182829, Over = 0
PHY-3001 : Final: Len = 182829, Over = 0
RUN-1003 : finish command "place -eco" in  2.729317s wall, 3.281250s user + 0.406250s system = 3.687500s CPU (135.1%)

RUN-1004 : used memory is 664 MB, reserved memory is 892 MB, peak memory is 983 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.384026s wall, 30.968750s user + 5.578125s system = 36.546875s CPU (223.1%)

RUN-1004 : used memory is 664 MB, reserved memory is 892 MB, peak memory is 983 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2810 to 1962
PHY-1001 : Pin misalignment score is improved from 1962 to 1926
PHY-1001 : Pin misalignment score is improved from 1926 to 1921
PHY-1001 : Pin misalignment score is improved from 1921 to 1920
PHY-1001 : Pin misalignment score is improved from 1920 to 1920
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2255 instances
RUN-1001 : 1103 mslices, 1125 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4546 nets
RUN-1001 : 2987 nets have 2 pins
RUN-1001 : 717 nets have [3 - 5] pins
RUN-1001 : 520 nets have [6 - 10] pins
RUN-1001 : 210 nets have [11 - 20] pins
RUN-1001 : 110 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 453616, over cnt = 147(0%), over = 163, worst = 2
PHY-1002 : len = 454064, over cnt = 83(0%), over = 90, worst = 2
PHY-1002 : len = 453536, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 453296, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 453000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.327406s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (128.9%)

PHY-1001 : End global routing;  1.139922s wall, 1.187500s user + 0.265625s system = 1.453125s CPU (127.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127175s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (147.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000097s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 682424, over cnt = 189(0%), over = 189, worst = 1
PHY-1001 : End Routed; 11.094238s wall, 17.984375s user + 1.500000s system = 19.484375s CPU (175.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 678624, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.180597s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (121.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 678296, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.078065s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 678152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 678152
PHY-1001 : End DR Iter 3; 0.065212s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.153696s wall, 21.687500s user + 3.296875s system = 24.984375s CPU (154.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.715664s wall, 24.281250s user + 3.796875s system = 28.078125s CPU (150.0%)

RUN-1004 : used memory is 575 MB, reserved memory is 915 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4454   out of  19600   22.72%
#reg                  488   out of  19600    2.49%
#le                  4455
  #lut only          3967   out of   4455   89.05%
  #reg only             1   out of   4455    0.02%
  #lut&reg            487   out of   4455   10.93%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.632548s wall, 3.234375s user + 1.500000s system = 4.734375s CPU (102.2%)

RUN-1004 : used memory is 695 MB, reserved memory is 917 MB, peak memory is 983 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2255
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4546, pip num: 46780
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1398 valid insts, and 136330 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100010110000000000000000" in  11.376784s wall, 30.875000s user + 1.687500s system = 32.562500s CPU (286.2%)

RUN-1004 : used memory is 714 MB, reserved memory is 918 MB, peak memory is 983 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.814449s wall, 1.812500s user + 0.156250s system = 1.968750s CPU (108.5%)

RUN-1004 : used memory is 839 MB, reserved memory is 1016 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.663126s wall, 0.234375s user + 0.515625s system = 0.750000s CPU (11.3%)

RUN-1004 : used memory is 868 MB, reserved memory is 1047 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.030484s wall, 2.218750s user + 0.734375s system = 2.953125s CPU (32.7%)

RUN-1004 : used memory is 808 MB, reserved memory is 986 MB, peak memory is 983 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.717156s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (107.4%)

RUN-1004 : used memory is 842 MB, reserved memory is 1019 MB, peak memory is 983 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.714120s wall, 0.203125s user + 0.640625s system = 0.843750s CPU (12.6%)

RUN-1004 : used memory is 869 MB, reserved memory is 1048 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.974628s wall, 2.031250s user + 0.843750s system = 2.875000s CPU (32.0%)

RUN-1004 : used memory is 809 MB, reserved memory is 988 MB, peak memory is 983 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=7,ADDR_WIDTH_B=7,DATA_DEPTH_A=126,DATA_DEPTH_B=126,MODE="SP",INIT_FILE="../../tools/keil/hand6.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 7 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.491473s wall, 2.390625s user + 0.359375s system = 2.750000s CPU (110.4%)

RUN-1004 : used memory is 628 MB, reserved memory is 960 MB, peak memory is 983 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.276938s wall, 3.625000s user + 0.421875s system = 4.046875s CPU (94.6%)

RUN-1004 : used memory is 630 MB, reserved memory is 960 MB, peak memory is 983 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.569284s wall, 2.796875s user + 1.125000s system = 3.921875s CPU (109.9%)

RUN-1004 : used memory is 689 MB, reserved memory is 960 MB, peak memory is 983 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand6.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.287183s wall, 20.703125s user + 1.968750s system = 22.671875s CPU (106.5%)

RUN-1004 : used memory is 715 MB, reserved memory is 964 MB, peak memory is 983 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.978141s wall, 3.078125s user + 0.906250s system = 3.984375s CPU (100.2%)

RUN-1004 : used memory is 721 MB, reserved memory is 965 MB, peak memory is 983 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4490 nets
RUN-1001 : 3007 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19125, tnet num: 4488, tinst num: 2198, tnode num: 20127, tedge num: 30380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.992191s wall, 1.968750s user + 0.265625s system = 2.234375s CPU (112.2%)

RUN-1004 : used memory is 726 MB, reserved memory is 965 MB, peak memory is 983 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.271531s wall, 2.234375s user + 0.312500s system = 2.546875s CPU (112.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36939e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1286): len = 1.04842e+06, overlap = 24.75
PHY-3002 : Step(1287): len = 860144, overlap = 25
PHY-3002 : Step(1288): len = 766796, overlap = 30.25
PHY-3002 : Step(1289): len = 697793, overlap = 41.5
PHY-3002 : Step(1290): len = 632436, overlap = 57.25
PHY-3002 : Step(1291): len = 579346, overlap = 74
PHY-3002 : Step(1292): len = 527953, overlap = 95.5
PHY-3002 : Step(1293): len = 479319, overlap = 117.25
PHY-3002 : Step(1294): len = 439258, overlap = 138.5
PHY-3002 : Step(1295): len = 399390, overlap = 155
PHY-3002 : Step(1296): len = 359817, overlap = 181
PHY-3002 : Step(1297): len = 323711, overlap = 200.5
PHY-3002 : Step(1298): len = 292828, overlap = 222.5
PHY-3002 : Step(1299): len = 258219, overlap = 248.5
PHY-3002 : Step(1300): len = 235418, overlap = 265.25
PHY-3002 : Step(1301): len = 207075, overlap = 295
PHY-3002 : Step(1302): len = 167851, overlap = 322.75
PHY-3002 : Step(1303): len = 154307, overlap = 330.75
PHY-3002 : Step(1304): len = 135384, overlap = 338.75
PHY-3002 : Step(1305): len = 92530.5, overlap = 388.25
PHY-3002 : Step(1306): len = 76593.5, overlap = 395
PHY-3002 : Step(1307): len = 65443.2, overlap = 409.75
PHY-3002 : Step(1308): len = 57700.1, overlap = 420
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84353e-06
PHY-3002 : Step(1309): len = 56237.6, overlap = 418.75
PHY-3002 : Step(1310): len = 57685.3, overlap = 413.75
PHY-3002 : Step(1311): len = 61550.1, overlap = 402.25
PHY-3002 : Step(1312): len = 62226.4, overlap = 397.5
PHY-3002 : Step(1313): len = 65120, overlap = 390.25
PHY-3002 : Step(1314): len = 73550.1, overlap = 375.25
PHY-3002 : Step(1315): len = 75264.7, overlap = 372
PHY-3002 : Step(1316): len = 76262.2, overlap = 370.75
PHY-3002 : Step(1317): len = 80632.2, overlap = 369.5
PHY-3002 : Step(1318): len = 81994.6, overlap = 369.25
PHY-3002 : Step(1319): len = 83543.8, overlap = 365.25
PHY-3002 : Step(1320): len = 86732.5, overlap = 354.5
PHY-3002 : Step(1321): len = 88640.2, overlap = 345.75
PHY-3002 : Step(1322): len = 89435.7, overlap = 332
PHY-3002 : Step(1323): len = 90703.6, overlap = 326
PHY-3002 : Step(1324): len = 90810.4, overlap = 307.75
PHY-3002 : Step(1325): len = 90728.2, overlap = 288.5
PHY-3002 : Step(1326): len = 90470.3, overlap = 282.75
PHY-3002 : Step(1327): len = 90492.7, overlap = 276
PHY-3002 : Step(1328): len = 89347.3, overlap = 277.5
PHY-3002 : Step(1329): len = 88294.9, overlap = 276.75
PHY-3002 : Step(1330): len = 86872.1, overlap = 282.5
PHY-3002 : Step(1331): len = 84937.7, overlap = 284.25
PHY-3002 : Step(1332): len = 83582.8, overlap = 284.75
PHY-3002 : Step(1333): len = 82548.7, overlap = 289
PHY-3002 : Step(1334): len = 81501.3, overlap = 293.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68706e-06
PHY-3002 : Step(1335): len = 81191.6, overlap = 293.5
PHY-3002 : Step(1336): len = 81531.5, overlap = 289.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.2412e-06
PHY-3002 : Step(1337): len = 82757.9, overlap = 288.5
PHY-3002 : Step(1338): len = 89005.6, overlap = 279.5
PHY-3002 : Step(1339): len = 91920.6, overlap = 271.75
PHY-3002 : Step(1340): len = 92374.7, overlap = 265.5
PHY-3002 : Step(1341): len = 93633.2, overlap = 258
PHY-3002 : Step(1342): len = 94394.1, overlap = 251.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19088e-05
PHY-3002 : Step(1343): len = 95099.3, overlap = 247
PHY-3002 : Step(1344): len = 99641.4, overlap = 228.75
PHY-3002 : Step(1345): len = 102444, overlap = 217
PHY-3002 : Step(1346): len = 104344, overlap = 191.75
PHY-3002 : Step(1347): len = 105874, overlap = 175.75
PHY-3002 : Step(1348): len = 107945, overlap = 168.5
PHY-3002 : Step(1349): len = 110495, overlap = 158.75
PHY-3002 : Step(1350): len = 110656, overlap = 154.75
PHY-3002 : Step(1351): len = 110901, overlap = 157.75
PHY-3002 : Step(1352): len = 111339, overlap = 158
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38176e-05
PHY-3002 : Step(1353): len = 112006, overlap = 157.25
PHY-3002 : Step(1354): len = 113686, overlap = 158.5
PHY-3002 : Step(1355): len = 115216, overlap = 159.5
PHY-3002 : Step(1356): len = 120414, overlap = 161.25
PHY-3002 : Step(1357): len = 121212, overlap = 161.75
PHY-3002 : Step(1358): len = 121172, overlap = 158.75
PHY-3002 : Step(1359): len = 121176, overlap = 160.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.76351e-05
PHY-3002 : Step(1360): len = 125097, overlap = 155
PHY-3002 : Step(1361): len = 130240, overlap = 134
PHY-3002 : Step(1362): len = 132748, overlap = 128
PHY-3002 : Step(1363): len = 133672, overlap = 115
PHY-3002 : Step(1364): len = 134668, overlap = 107
PHY-3002 : Step(1365): len = 133931, overlap = 104.5
PHY-3002 : Step(1366): len = 133442, overlap = 105.75
PHY-3002 : Step(1367): len = 132371, overlap = 104.5
PHY-3002 : Step(1368): len = 131332, overlap = 106.25
PHY-3002 : Step(1369): len = 130294, overlap = 107.5
PHY-3002 : Step(1370): len = 129308, overlap = 108
PHY-3002 : Step(1371): len = 127847, overlap = 111.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.52703e-05
PHY-3002 : Step(1372): len = 128559, overlap = 109.25
PHY-3002 : Step(1373): len = 130872, overlap = 102.75
PHY-3002 : Step(1374): len = 131181, overlap = 101.75
PHY-3002 : Step(1375): len = 131851, overlap = 99.5
PHY-3002 : Step(1376): len = 132644, overlap = 96.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000190541
PHY-3002 : Step(1377): len = 133256, overlap = 94.75
PHY-3002 : Step(1378): len = 135264, overlap = 92.5
PHY-3002 : Step(1379): len = 135569, overlap = 89
PHY-3002 : Step(1380): len = 136250, overlap = 87.25
PHY-3002 : Step(1381): len = 136974, overlap = 83
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017009s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (183.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18259e-06
PHY-3002 : Step(1382): len = 133242, overlap = 136
PHY-3002 : Step(1383): len = 126712, overlap = 161.5
PHY-3002 : Step(1384): len = 122954, overlap = 170.5
PHY-3002 : Step(1385): len = 120199, overlap = 174.75
PHY-3002 : Step(1386): len = 117171, overlap = 178
PHY-3002 : Step(1387): len = 113632, overlap = 183.5
PHY-3002 : Step(1388): len = 108706, overlap = 189
PHY-3002 : Step(1389): len = 104945, overlap = 193.25
PHY-3002 : Step(1390): len = 100479, overlap = 208.75
PHY-3002 : Step(1391): len = 97566.8, overlap = 228
PHY-3002 : Step(1392): len = 95294, overlap = 235.25
PHY-3002 : Step(1393): len = 93758.9, overlap = 244.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36519e-06
PHY-3002 : Step(1394): len = 94065.3, overlap = 242.5
PHY-3002 : Step(1395): len = 95501, overlap = 239.5
PHY-3002 : Step(1396): len = 97675.2, overlap = 234.25
PHY-3002 : Step(1397): len = 98414.9, overlap = 223.25
PHY-3002 : Step(1398): len = 99551.9, overlap = 219
PHY-3002 : Step(1399): len = 100605, overlap = 219.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67304e-05
PHY-3002 : Step(1400): len = 103785, overlap = 215
PHY-3002 : Step(1401): len = 108079, overlap = 206.75
PHY-3002 : Step(1402): len = 108917, overlap = 198
PHY-3002 : Step(1403): len = 110088, overlap = 192.5
PHY-3002 : Step(1404): len = 112687, overlap = 181.5
PHY-3002 : Step(1405): len = 116106, overlap = 173.75
PHY-3002 : Step(1406): len = 117765, overlap = 167
PHY-3002 : Step(1407): len = 119513, overlap = 162.25
PHY-3002 : Step(1408): len = 120714, overlap = 158.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.34607e-05
PHY-3002 : Step(1409): len = 122855, overlap = 152.5
PHY-3002 : Step(1410): len = 126691, overlap = 146
PHY-3002 : Step(1411): len = 127546, overlap = 145
PHY-3002 : Step(1412): len = 129036, overlap = 142.75
PHY-3002 : Step(1413): len = 130042, overlap = 139
PHY-3002 : Step(1414): len = 130648, overlap = 132.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.69215e-05
PHY-3002 : Step(1415): len = 133731, overlap = 119.5
PHY-3002 : Step(1416): len = 138583, overlap = 113.75
PHY-3002 : Step(1417): len = 139210, overlap = 111
PHY-3002 : Step(1418): len = 139795, overlap = 108.5
PHY-3002 : Step(1419): len = 140585, overlap = 107
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86557e-05
PHY-3002 : Step(1420): len = 141210, overlap = 176
PHY-3002 : Step(1421): len = 143017, overlap = 153
PHY-3002 : Step(1422): len = 141323, overlap = 150.5
PHY-3002 : Step(1423): len = 138938, overlap = 151.5
PHY-3002 : Step(1424): len = 136642, overlap = 153.25
PHY-3002 : Step(1425): len = 134967, overlap = 154.5
PHY-3002 : Step(1426): len = 133219, overlap = 155
PHY-3002 : Step(1427): len = 131690, overlap = 151
PHY-3002 : Step(1428): len = 130291, overlap = 152.75
PHY-3002 : Step(1429): len = 128865, overlap = 159.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.73114e-05
PHY-3002 : Step(1430): len = 132029, overlap = 148.75
PHY-3002 : Step(1431): len = 134921, overlap = 142.75
PHY-3002 : Step(1432): len = 134699, overlap = 138.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113588
PHY-3002 : Step(1433): len = 140591, overlap = 124.5
PHY-3002 : Step(1434): len = 146291, overlap = 106.5
PHY-3002 : Step(1435): len = 145570, overlap = 99.75
PHY-3002 : Step(1436): len = 145308, overlap = 101.5
PHY-3002 : Step(1437): len = 146158, overlap = 100.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204503
PHY-3002 : Step(1438): len = 149866, overlap = 92.5
PHY-3002 : Step(1439): len = 154190, overlap = 81.5
PHY-3002 : Step(1440): len = 157297, overlap = 76.25
PHY-3002 : Step(1441): len = 156826, overlap = 74
PHY-3002 : Step(1442): len = 156293, overlap = 73.75
PHY-3002 : Step(1443): len = 155933, overlap = 75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00038491
PHY-3002 : Step(1444): len = 158419, overlap = 67.75
PHY-3002 : Step(1445): len = 160230, overlap = 63.5
PHY-3002 : Step(1446): len = 161438, overlap = 64.25
PHY-3002 : Step(1447): len = 162327, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.593993s wall, 0.593750s user + 0.421875s system = 1.015625s CPU (171.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244756
PHY-3002 : Step(1448): len = 172908, overlap = 13.25
PHY-3002 : Step(1449): len = 168476, overlap = 21
PHY-3002 : Step(1450): len = 164654, overlap = 36
PHY-3002 : Step(1451): len = 162207, overlap = 47.5
PHY-3002 : Step(1452): len = 160963, overlap = 53.25
PHY-3002 : Step(1453): len = 160356, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000489512
PHY-3002 : Step(1454): len = 162064, overlap = 54
PHY-3002 : Step(1455): len = 163477, overlap = 48.75
PHY-3002 : Step(1456): len = 163753, overlap = 48.5
PHY-3002 : Step(1457): len = 163916, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000959882
PHY-3002 : Step(1458): len = 164950, overlap = 45.5
PHY-3002 : Step(1459): len = 165792, overlap = 44.5
PHY-3002 : Step(1460): len = 166853, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035797s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (218.2%)

PHY-3001 : Legalized: Len = 174964, Over = 0
PHY-3001 : Final: Len = 174964, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 483688, over cnt = 102(0%), over = 115, worst = 2
PHY-1002 : len = 484280, over cnt = 55(0%), over = 59, worst = 2
PHY-1002 : len = 483488, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 483128, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 483008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149218s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (178.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2180 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 2242 instances, 2217 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19428, tnet num: 4532, tinst num: 2242, tnode num: 20430, tedge num: 30760.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.634318s wall, 1.609375s user + 0.140625s system = 1.750000s CPU (107.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 965 MB, peak memory is 983 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.852182s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (108.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182681
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1461): len = 182106, overlap = 0
PHY-3002 : Step(1462): len = 181885, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83615e-05
PHY-3002 : Step(1463): len = 181739, overlap = 1.5
PHY-3002 : Step(1464): len = 181739, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.67231e-05
PHY-3002 : Step(1465): len = 181665, overlap = 1.5
PHY-3002 : Step(1466): len = 181665, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113446
PHY-3002 : Step(1467): len = 181670, overlap = 0.5
PHY-3002 : Step(1468): len = 181670, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.62119e-05
PHY-3002 : Step(1469): len = 181552, overlap = 4.5
PHY-3002 : Step(1470): len = 181552, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000192424
PHY-3002 : Step(1471): len = 181561, overlap = 4.5
PHY-3002 : Step(1472): len = 181561, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032851
PHY-3002 : Step(1473): len = 181501, overlap = 4
PHY-3002 : Step(1474): len = 181501, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053946s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (173.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000348939
PHY-3002 : Step(1475): len = 181619, overlap = 1.25
PHY-3002 : Step(1476): len = 181619, overlap = 1.25
PHY-3002 : Step(1477): len = 181542, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (328.0%)

PHY-3001 : Legalized: Len = 181761, Over = 0
PHY-3001 : Final: Len = 181761, Over = 0
RUN-1003 : finish command "place -eco" in  2.756491s wall, 3.343750s user + 0.531250s system = 3.875000s CPU (140.6%)

RUN-1004 : used memory is 732 MB, reserved memory is 965 MB, peak memory is 983 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.139505s wall, 32.718750s user + 6.031250s system = 38.750000s CPU (226.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 965 MB, peak memory is 983 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2767 to 1949
PHY-1001 : Pin misalignment score is improved from 1949 to 1895
PHY-1001 : Pin misalignment score is improved from 1895 to 1895
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2244 instances
RUN-1001 : 1103 mslices, 1114 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4534 nets
RUN-1001 : 2993 nets have 2 pins
RUN-1001 : 720 nets have [3 - 5] pins
RUN-1001 : 513 nets have [6 - 10] pins
RUN-1001 : 202 nets have [11 - 20] pins
RUN-1001 : 104 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 465440, over cnt = 120(0%), over = 133, worst = 2
PHY-1002 : len = 466016, over cnt = 68(0%), over = 70, worst = 2
PHY-1002 : len = 465304, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 464208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 464056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171841s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (127.3%)

PHY-1001 : End global routing;  0.401366s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (116.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121075s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 686120, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End Routed; 10.906743s wall, 18.250000s user + 1.265625s system = 19.515625s CPU (178.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 681880, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 1; 0.347601s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (107.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 680824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.089918s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (121.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 680736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.043463s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (143.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 680768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680768
PHY-1001 : End DR Iter 4; 0.041851s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.727660s wall, 22.140625s user + 2.281250s system = 24.421875s CPU (155.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.005810s wall, 23.437500s user + 2.468750s system = 25.906250s CPU (152.3%)

RUN-1004 : used memory is 770 MB, reserved memory is 999 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4432   out of  19600   22.61%
#reg                  480   out of  19600    2.45%
#le                  4433
  #lut only          3953   out of   4433   89.17%
  #reg only             1   out of   4433    0.02%
  #lut&reg            479   out of   4433   10.81%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.700829s wall, 3.421875s user + 1.093750s system = 4.515625s CPU (96.1%)

RUN-1004 : used memory is 779 MB, reserved memory is 999 MB, peak memory is 1023 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2244
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4534, pip num: 46573
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1460 valid insts, and 135492 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000" in  11.222897s wall, 31.562500s user + 1.703125s system = 33.265625s CPU (296.4%)

RUN-1004 : used memory is 789 MB, reserved memory is 999 MB, peak memory is 1023 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.881884s wall, 1.828125s user + 0.187500s system = 2.015625s CPU (107.1%)

RUN-1004 : used memory is 876 MB, reserved memory is 1057 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.712149s wall, 0.296875s user + 0.546875s system = 0.843750s CPU (12.6%)

RUN-1004 : used memory is 905 MB, reserved memory is 1087 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.146855s wall, 2.265625s user + 0.781250s system = 3.046875s CPU (33.3%)

RUN-1004 : used memory is 847 MB, reserved memory is 1028 MB, peak memory is 1023 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.734221s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (109.0%)

RUN-1004 : used memory is 881 MB, reserved memory is 1061 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.712384s wall, 0.234375s user + 0.609375s system = 0.843750s CPU (12.6%)

RUN-1004 : used memory is 904 MB, reserved memory is 1086 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.982201s wall, 2.062500s user + 0.875000s system = 2.937500s CPU (32.7%)

RUN-1004 : used memory is 850 MB, reserved memory is 1031 MB, peak memory is 1023 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=7,ADDR_WIDTH_B=7,DATA_DEPTH_A=126,DATA_DEPTH_B=126,MODE="SP",INIT_FILE="../../tools/keil/hand7.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 7 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.655442s wall, 1.609375s user + 0.171875s system = 1.781250s CPU (107.6%)

RUN-1004 : used memory is 814 MB, reserved memory is 989 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.560534s wall, 3.765625s user + 0.484375s system = 4.250000s CPU (93.2%)

RUN-1004 : used memory is 816 MB, reserved memory is 988 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.070502s wall, 2.203125s user + 0.859375s system = 3.062500s CPU (99.7%)

RUN-1004 : used memory is 823 MB, reserved memory is 988 MB, peak memory is 1023 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand7.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.24 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.580631s wall, 22.125000s user + 1.453125s system = 23.578125s CPU (104.4%)

RUN-1004 : used memory is 776 MB, reserved memory is 987 MB, peak memory is 1023 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.898822s wall, 2.984375s user + 0.546875s system = 3.531250s CPU (90.6%)

RUN-1004 : used memory is 742 MB, reserved memory is 987 MB, peak memory is 1023 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4490 nets
RUN-1001 : 3007 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19125, tnet num: 4488, tinst num: 2198, tnode num: 20127, tedge num: 30380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.435844s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (96.9%)

RUN-1004 : used memory is 727 MB, reserved memory is 987 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.925837s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (95.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36939e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1478): len = 1.04842e+06, overlap = 24.75
PHY-3002 : Step(1479): len = 860144, overlap = 25
PHY-3002 : Step(1480): len = 766796, overlap = 30.25
PHY-3002 : Step(1481): len = 697793, overlap = 41.5
PHY-3002 : Step(1482): len = 632436, overlap = 57.25
PHY-3002 : Step(1483): len = 579346, overlap = 74
PHY-3002 : Step(1484): len = 527953, overlap = 95.5
PHY-3002 : Step(1485): len = 479319, overlap = 117.25
PHY-3002 : Step(1486): len = 439258, overlap = 138.5
PHY-3002 : Step(1487): len = 399390, overlap = 155
PHY-3002 : Step(1488): len = 359817, overlap = 181
PHY-3002 : Step(1489): len = 323711, overlap = 200.5
PHY-3002 : Step(1490): len = 292828, overlap = 222.5
PHY-3002 : Step(1491): len = 258219, overlap = 248.5
PHY-3002 : Step(1492): len = 235418, overlap = 265.25
PHY-3002 : Step(1493): len = 207075, overlap = 295
PHY-3002 : Step(1494): len = 167851, overlap = 322.75
PHY-3002 : Step(1495): len = 154307, overlap = 330.75
PHY-3002 : Step(1496): len = 135384, overlap = 338.75
PHY-3002 : Step(1497): len = 92530.5, overlap = 388.25
PHY-3002 : Step(1498): len = 76593.5, overlap = 395
PHY-3002 : Step(1499): len = 65443.2, overlap = 409.75
PHY-3002 : Step(1500): len = 57700.1, overlap = 420
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84353e-06
PHY-3002 : Step(1501): len = 56237.6, overlap = 418.75
PHY-3002 : Step(1502): len = 57685.3, overlap = 413.75
PHY-3002 : Step(1503): len = 61550.1, overlap = 402.25
PHY-3002 : Step(1504): len = 62226.4, overlap = 397.5
PHY-3002 : Step(1505): len = 65120, overlap = 390.25
PHY-3002 : Step(1506): len = 73550.1, overlap = 375.25
PHY-3002 : Step(1507): len = 75264.7, overlap = 372
PHY-3002 : Step(1508): len = 76262.2, overlap = 370.75
PHY-3002 : Step(1509): len = 80632.2, overlap = 369.5
PHY-3002 : Step(1510): len = 81994.6, overlap = 369.25
PHY-3002 : Step(1511): len = 83543.8, overlap = 365.25
PHY-3002 : Step(1512): len = 86732.5, overlap = 354.5
PHY-3002 : Step(1513): len = 88640.2, overlap = 345.75
PHY-3002 : Step(1514): len = 89435.7, overlap = 332
PHY-3002 : Step(1515): len = 90703.6, overlap = 326
PHY-3002 : Step(1516): len = 90810.4, overlap = 307.75
PHY-3002 : Step(1517): len = 90728.2, overlap = 288.5
PHY-3002 : Step(1518): len = 90470.3, overlap = 282.75
PHY-3002 : Step(1519): len = 90492.7, overlap = 276
PHY-3002 : Step(1520): len = 89347.3, overlap = 277.5
PHY-3002 : Step(1521): len = 88294.9, overlap = 276.75
PHY-3002 : Step(1522): len = 86872.1, overlap = 282.5
PHY-3002 : Step(1523): len = 84937.7, overlap = 284.25
PHY-3002 : Step(1524): len = 83582.8, overlap = 284.75
PHY-3002 : Step(1525): len = 82548.7, overlap = 289
PHY-3002 : Step(1526): len = 81501.3, overlap = 293.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68706e-06
PHY-3002 : Step(1527): len = 81191.6, overlap = 293.5
PHY-3002 : Step(1528): len = 81531.5, overlap = 289.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.2412e-06
PHY-3002 : Step(1529): len = 82757.9, overlap = 288.5
PHY-3002 : Step(1530): len = 89005.6, overlap = 279.5
PHY-3002 : Step(1531): len = 91920.6, overlap = 271.75
PHY-3002 : Step(1532): len = 92374.7, overlap = 265.5
PHY-3002 : Step(1533): len = 93633.2, overlap = 258
PHY-3002 : Step(1534): len = 94394.1, overlap = 251.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19088e-05
PHY-3002 : Step(1535): len = 95099.3, overlap = 247
PHY-3002 : Step(1536): len = 99641.4, overlap = 228.75
PHY-3002 : Step(1537): len = 102444, overlap = 217
PHY-3002 : Step(1538): len = 104344, overlap = 191.75
PHY-3002 : Step(1539): len = 105874, overlap = 175.75
PHY-3002 : Step(1540): len = 107945, overlap = 168.5
PHY-3002 : Step(1541): len = 110495, overlap = 158.75
PHY-3002 : Step(1542): len = 110656, overlap = 154.75
PHY-3002 : Step(1543): len = 110901, overlap = 157.75
PHY-3002 : Step(1544): len = 111339, overlap = 158
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38176e-05
PHY-3002 : Step(1545): len = 112006, overlap = 157.25
PHY-3002 : Step(1546): len = 113686, overlap = 158.5
PHY-3002 : Step(1547): len = 115216, overlap = 159.5
PHY-3002 : Step(1548): len = 120414, overlap = 161.25
PHY-3002 : Step(1549): len = 121212, overlap = 161.75
PHY-3002 : Step(1550): len = 121172, overlap = 158.75
PHY-3002 : Step(1551): len = 121176, overlap = 160.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.76351e-05
PHY-3002 : Step(1552): len = 125097, overlap = 155
PHY-3002 : Step(1553): len = 130240, overlap = 134
PHY-3002 : Step(1554): len = 132748, overlap = 128
PHY-3002 : Step(1555): len = 133672, overlap = 115
PHY-3002 : Step(1556): len = 134668, overlap = 107
PHY-3002 : Step(1557): len = 133931, overlap = 104.5
PHY-3002 : Step(1558): len = 133442, overlap = 105.75
PHY-3002 : Step(1559): len = 132371, overlap = 104.5
PHY-3002 : Step(1560): len = 131332, overlap = 106.25
PHY-3002 : Step(1561): len = 130294, overlap = 107.5
PHY-3002 : Step(1562): len = 129308, overlap = 108
PHY-3002 : Step(1563): len = 127847, overlap = 111.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.52703e-05
PHY-3002 : Step(1564): len = 128559, overlap = 109.25
PHY-3002 : Step(1565): len = 130872, overlap = 102.75
PHY-3002 : Step(1566): len = 131181, overlap = 101.75
PHY-3002 : Step(1567): len = 131851, overlap = 99.5
PHY-3002 : Step(1568): len = 132644, overlap = 96.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000190541
PHY-3002 : Step(1569): len = 133256, overlap = 94.75
PHY-3002 : Step(1570): len = 135264, overlap = 92.5
PHY-3002 : Step(1571): len = 135569, overlap = 89
PHY-3002 : Step(1572): len = 136250, overlap = 87.25
PHY-3002 : Step(1573): len = 136974, overlap = 83
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18259e-06
PHY-3002 : Step(1574): len = 133242, overlap = 136
PHY-3002 : Step(1575): len = 126712, overlap = 161.5
PHY-3002 : Step(1576): len = 122954, overlap = 170.5
PHY-3002 : Step(1577): len = 120199, overlap = 174.75
PHY-3002 : Step(1578): len = 117171, overlap = 178
PHY-3002 : Step(1579): len = 113632, overlap = 183.5
PHY-3002 : Step(1580): len = 108706, overlap = 189
PHY-3002 : Step(1581): len = 104945, overlap = 193.25
PHY-3002 : Step(1582): len = 100479, overlap = 208.75
PHY-3002 : Step(1583): len = 97566.8, overlap = 228
PHY-3002 : Step(1584): len = 95294, overlap = 235.25
PHY-3002 : Step(1585): len = 93758.9, overlap = 244.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36519e-06
PHY-3002 : Step(1586): len = 94065.3, overlap = 242.5
PHY-3002 : Step(1587): len = 95501, overlap = 239.5
PHY-3002 : Step(1588): len = 97675.2, overlap = 234.25
PHY-3002 : Step(1589): len = 98414.9, overlap = 223.25
PHY-3002 : Step(1590): len = 99551.9, overlap = 219
PHY-3002 : Step(1591): len = 100605, overlap = 219.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67304e-05
PHY-3002 : Step(1592): len = 103785, overlap = 215
PHY-3002 : Step(1593): len = 108079, overlap = 206.75
PHY-3002 : Step(1594): len = 108917, overlap = 198
PHY-3002 : Step(1595): len = 110088, overlap = 192.5
PHY-3002 : Step(1596): len = 112687, overlap = 181.5
PHY-3002 : Step(1597): len = 116106, overlap = 173.75
PHY-3002 : Step(1598): len = 117765, overlap = 167
PHY-3002 : Step(1599): len = 119513, overlap = 162.25
PHY-3002 : Step(1600): len = 120714, overlap = 158.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.34607e-05
PHY-3002 : Step(1601): len = 122855, overlap = 152.5
PHY-3002 : Step(1602): len = 126691, overlap = 146
PHY-3002 : Step(1603): len = 127546, overlap = 145
PHY-3002 : Step(1604): len = 129036, overlap = 142.75
PHY-3002 : Step(1605): len = 130042, overlap = 139
PHY-3002 : Step(1606): len = 130648, overlap = 132.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.69215e-05
PHY-3002 : Step(1607): len = 133731, overlap = 119.5
PHY-3002 : Step(1608): len = 138583, overlap = 113.75
PHY-3002 : Step(1609): len = 139210, overlap = 111
PHY-3002 : Step(1610): len = 139795, overlap = 108.5
PHY-3002 : Step(1611): len = 140585, overlap = 107
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86557e-05
PHY-3002 : Step(1612): len = 141210, overlap = 176
PHY-3002 : Step(1613): len = 143017, overlap = 153
PHY-3002 : Step(1614): len = 141323, overlap = 150.5
PHY-3002 : Step(1615): len = 138938, overlap = 151.5
PHY-3002 : Step(1616): len = 136642, overlap = 153.25
PHY-3002 : Step(1617): len = 134967, overlap = 154.5
PHY-3002 : Step(1618): len = 133219, overlap = 155
PHY-3002 : Step(1619): len = 131690, overlap = 151
PHY-3002 : Step(1620): len = 130291, overlap = 152.75
PHY-3002 : Step(1621): len = 128865, overlap = 159.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.73114e-05
PHY-3002 : Step(1622): len = 132029, overlap = 148.75
PHY-3002 : Step(1623): len = 134921, overlap = 142.75
PHY-3002 : Step(1624): len = 134699, overlap = 138.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113588
PHY-3002 : Step(1625): len = 140591, overlap = 124.5
PHY-3002 : Step(1626): len = 146291, overlap = 106.5
PHY-3002 : Step(1627): len = 145570, overlap = 99.75
PHY-3002 : Step(1628): len = 145308, overlap = 101.5
PHY-3002 : Step(1629): len = 146158, overlap = 100.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204503
PHY-3002 : Step(1630): len = 149866, overlap = 92.5
PHY-3002 : Step(1631): len = 154190, overlap = 81.5
PHY-3002 : Step(1632): len = 157297, overlap = 76.25
PHY-3002 : Step(1633): len = 156826, overlap = 74
PHY-3002 : Step(1634): len = 156293, overlap = 73.75
PHY-3002 : Step(1635): len = 155933, overlap = 75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00038491
PHY-3002 : Step(1636): len = 158419, overlap = 67.75
PHY-3002 : Step(1637): len = 160230, overlap = 63.5
PHY-3002 : Step(1638): len = 161438, overlap = 64.25
PHY-3002 : Step(1639): len = 162327, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.696313s wall, 0.562500s user + 0.437500s system = 1.000000s CPU (143.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244756
PHY-3002 : Step(1640): len = 172908, overlap = 13.25
PHY-3002 : Step(1641): len = 168476, overlap = 21
PHY-3002 : Step(1642): len = 164654, overlap = 36
PHY-3002 : Step(1643): len = 162207, overlap = 47.5
PHY-3002 : Step(1644): len = 160963, overlap = 53.25
PHY-3002 : Step(1645): len = 160356, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000489512
PHY-3002 : Step(1646): len = 162064, overlap = 54
PHY-3002 : Step(1647): len = 163477, overlap = 48.75
PHY-3002 : Step(1648): len = 163753, overlap = 48.5
PHY-3002 : Step(1649): len = 163916, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000959882
PHY-3002 : Step(1650): len = 164950, overlap = 45.5
PHY-3002 : Step(1651): len = 165792, overlap = 44.5
PHY-3002 : Step(1652): len = 166853, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029105s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (161.1%)

PHY-3001 : Legalized: Len = 174964, Over = 0
PHY-3001 : Final: Len = 174964, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 483688, over cnt = 102(0%), over = 115, worst = 2
PHY-1002 : len = 484280, over cnt = 55(0%), over = 59, worst = 2
PHY-1002 : len = 483488, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 483128, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 483008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156328s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (109.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2180 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 2242 instances, 2217 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19428, tnet num: 4532, tinst num: 2242, tnode num: 20430, tedge num: 30760.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.623163s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (97.2%)

RUN-1004 : used memory is 736 MB, reserved memory is 987 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.832513s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (97.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182681
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1653): len = 182106, overlap = 0
PHY-3002 : Step(1654): len = 181885, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83615e-05
PHY-3002 : Step(1655): len = 181739, overlap = 1.5
PHY-3002 : Step(1656): len = 181739, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.67231e-05
PHY-3002 : Step(1657): len = 181665, overlap = 1.5
PHY-3002 : Step(1658): len = 181665, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113446
PHY-3002 : Step(1659): len = 181670, overlap = 0.5
PHY-3002 : Step(1660): len = 181670, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.62119e-05
PHY-3002 : Step(1661): len = 181552, overlap = 4.5
PHY-3002 : Step(1662): len = 181552, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000192424
PHY-3002 : Step(1663): len = 181561, overlap = 4.5
PHY-3002 : Step(1664): len = 181561, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032851
PHY-3002 : Step(1665): len = 181501, overlap = 4
PHY-3002 : Step(1666): len = 181501, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050485s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (92.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000348939
PHY-3002 : Step(1667): len = 181619, overlap = 1.25
PHY-3002 : Step(1668): len = 181619, overlap = 1.25
PHY-3002 : Step(1669): len = 181542, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 181761, Over = 0
PHY-3001 : Final: Len = 181761, Over = 0
RUN-1003 : finish command "place -eco" in  2.706279s wall, 2.890625s user + 0.296875s system = 3.187500s CPU (117.8%)

RUN-1004 : used memory is 736 MB, reserved memory is 987 MB, peak memory is 1023 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.641098s wall, 32.562500s user + 3.921875s system = 36.484375s CPU (206.8%)

RUN-1004 : used memory is 736 MB, reserved memory is 987 MB, peak memory is 1023 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2767 to 1949
PHY-1001 : Pin misalignment score is improved from 1949 to 1895
PHY-1001 : Pin misalignment score is improved from 1895 to 1895
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2244 instances
RUN-1001 : 1103 mslices, 1114 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4534 nets
RUN-1001 : 2993 nets have 2 pins
RUN-1001 : 720 nets have [3 - 5] pins
RUN-1001 : 513 nets have [6 - 10] pins
RUN-1001 : 202 nets have [11 - 20] pins
RUN-1001 : 104 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 465440, over cnt = 120(0%), over = 133, worst = 2
PHY-1002 : len = 466016, over cnt = 68(0%), over = 70, worst = 2
PHY-1002 : len = 465304, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 464208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 464056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122575s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (178.5%)

PHY-1001 : End global routing;  0.344407s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (131.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.175408s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 686120, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End Routed; 11.912547s wall, 19.390625s user + 1.390625s system = 20.781250s CPU (174.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 681880, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 1; 0.352307s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (110.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 680824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.099681s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (125.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 680736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.044749s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 680768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680768
PHY-1001 : End DR Iter 4; 0.043127s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.957683s wall, 23.531250s user + 3.109375s system = 26.640625s CPU (148.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.971212s wall, 24.640625s user + 3.140625s system = 27.781250s CPU (146.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 1015 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4432   out of  19600   22.61%
#reg                  480   out of  19600    2.45%
#le                  4433
  #lut only          3953   out of   4433   89.17%
  #reg only             1   out of   4433    0.02%
  #lut&reg            479   out of   4433   10.81%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.562369s wall, 3.546875s user + 1.718750s system = 5.265625s CPU (94.7%)

RUN-1004 : used memory is 729 MB, reserved memory is 1015 MB, peak memory is 1023 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2244
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4534, pip num: 46573
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1460 valid insts, and 135492 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000" in  14.149524s wall, 33.281250s user + 0.468750s system = 33.750000s CPU (238.5%)

RUN-1004 : used memory is 734 MB, reserved memory is 1015 MB, peak memory is 1023 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.984299s wall, 1.875000s user + 0.250000s system = 2.125000s CPU (107.1%)

RUN-1004 : used memory is 821 MB, reserved memory is 1074 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.647455s wall, 0.609375s user + 0.656250s system = 1.265625s CPU (19.0%)

RUN-1004 : used memory is 849 MB, reserved memory is 1104 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.186458s wall, 2.625000s user + 0.953125s system = 3.578125s CPU (38.9%)

RUN-1004 : used memory is 794 MB, reserved memory is 1048 MB, peak memory is 1023 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.713886s wall, 1.656250s user + 0.171875s system = 1.828125s CPU (106.7%)

RUN-1004 : used memory is 829 MB, reserved memory is 1082 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.707080s wall, 0.265625s user + 0.593750s system = 0.859375s CPU (12.8%)

RUN-1004 : used memory is 850 MB, reserved memory is 1104 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.958431s wall, 2.031250s user + 0.843750s system = 2.875000s CPU (32.1%)

RUN-1004 : used memory is 796 MB, reserved memory is 1049 MB, peak memory is 1023 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.724012s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (110.6%)

RUN-1004 : used memory is 829 MB, reserved memory is 1082 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.693129s wall, 0.250000s user + 0.531250s system = 0.781250s CPU (11.7%)

RUN-1004 : used memory is 847 MB, reserved memory is 1101 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.959308s wall, 2.078125s user + 0.812500s system = 2.890625s CPU (32.3%)

RUN-1004 : used memory is 798 MB, reserved memory is 1052 MB, peak memory is 1023 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.728513s wall, 1.750000s user + 0.125000s system = 1.875000s CPU (108.5%)

RUN-1004 : used memory is 832 MB, reserved memory is 1085 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.724270s wall, 0.265625s user + 0.484375s system = 0.750000s CPU (11.2%)

RUN-1004 : used memory is 847 MB, reserved memory is 1101 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.994594s wall, 2.125000s user + 0.671875s system = 2.796875s CPU (31.1%)

RUN-1004 : used memory is 801 MB, reserved memory is 1054 MB, peak memory is 1023 MB
GUI-1001 : Download success!
GUI-5004 WARNING: led has not been assigned location ...
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=7,ADDR_WIDTH_B=7,DATA_DEPTH_A=126,DATA_DEPTH_B=126,MODE="SP",INIT_FILE="../../tools/keil/hand8.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 7 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.234262s wall, 1.078125s user + 0.218750s system = 1.296875s CPU (105.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6248/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5732/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5695/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5676/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5672/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.595422s wall, 4.109375s user + 0.546875s system = 4.656250s CPU (101.3%)

RUN-1004 : used memory is 584 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.572452s wall, 2.500000s user + 1.171875s system = 3.671875s CPU (102.8%)

RUN-1004 : used memory is 647 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand8.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7838/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6254/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18586/9 useful/useless nets, 18349/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.22 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5142/5 useful/useless nets, 4908/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5142/0 useful/useless nets, 4908/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4213 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.628824s wall, 20.984375s user + 2.265625s system = 23.250000s CPU (107.5%)

RUN-1004 : used memory is 677 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.332418s wall, 3.359375s user + 1.046875s system = 4.406250s CPU (101.7%)

RUN-1004 : used memory is 693 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2200 instances
RUN-1001 : 1087 mslices, 1086 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4490 nets
RUN-1001 : 3007 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2198 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19125, tnet num: 4488, tinst num: 2198, tnode num: 20127, tedge num: 30380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.908541s wall, 1.796875s user + 0.250000s system = 2.046875s CPU (107.2%)

RUN-1004 : used memory is 703 MB, reserved memory is 1019 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4488 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.219119s wall, 2.046875s user + 0.375000s system = 2.421875s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36939e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1670): len = 1.04842e+06, overlap = 24.75
PHY-3002 : Step(1671): len = 860144, overlap = 25
PHY-3002 : Step(1672): len = 766796, overlap = 30.25
PHY-3002 : Step(1673): len = 697793, overlap = 41.5
PHY-3002 : Step(1674): len = 632436, overlap = 57.25
PHY-3002 : Step(1675): len = 579346, overlap = 74
PHY-3002 : Step(1676): len = 527953, overlap = 95.5
PHY-3002 : Step(1677): len = 479319, overlap = 117.25
PHY-3002 : Step(1678): len = 439258, overlap = 138.5
PHY-3002 : Step(1679): len = 399390, overlap = 155
PHY-3002 : Step(1680): len = 359817, overlap = 181
PHY-3002 : Step(1681): len = 323711, overlap = 200.5
PHY-3002 : Step(1682): len = 292828, overlap = 222.5
PHY-3002 : Step(1683): len = 258219, overlap = 248.5
PHY-3002 : Step(1684): len = 235418, overlap = 265.25
PHY-3002 : Step(1685): len = 207075, overlap = 295
PHY-3002 : Step(1686): len = 167851, overlap = 322.75
PHY-3002 : Step(1687): len = 154307, overlap = 330.75
PHY-3002 : Step(1688): len = 135384, overlap = 338.75
PHY-3002 : Step(1689): len = 92530.5, overlap = 388.25
PHY-3002 : Step(1690): len = 76593.5, overlap = 395
PHY-3002 : Step(1691): len = 65443.2, overlap = 409.75
PHY-3002 : Step(1692): len = 57700.1, overlap = 420
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84353e-06
PHY-3002 : Step(1693): len = 56237.6, overlap = 418.75
PHY-3002 : Step(1694): len = 57685.3, overlap = 413.75
PHY-3002 : Step(1695): len = 61550.1, overlap = 402.25
PHY-3002 : Step(1696): len = 62226.4, overlap = 397.5
PHY-3002 : Step(1697): len = 65120, overlap = 390.25
PHY-3002 : Step(1698): len = 73550.1, overlap = 375.25
PHY-3002 : Step(1699): len = 75264.7, overlap = 372
PHY-3002 : Step(1700): len = 76262.2, overlap = 370.75
PHY-3002 : Step(1701): len = 80632.2, overlap = 369.5
PHY-3002 : Step(1702): len = 81994.6, overlap = 369.25
PHY-3002 : Step(1703): len = 83543.8, overlap = 365.25
PHY-3002 : Step(1704): len = 86732.5, overlap = 354.5
PHY-3002 : Step(1705): len = 88640.2, overlap = 345.75
PHY-3002 : Step(1706): len = 89435.7, overlap = 332
PHY-3002 : Step(1707): len = 90703.6, overlap = 326
PHY-3002 : Step(1708): len = 90810.4, overlap = 307.75
PHY-3002 : Step(1709): len = 90728.2, overlap = 288.5
PHY-3002 : Step(1710): len = 90470.3, overlap = 282.75
PHY-3002 : Step(1711): len = 90492.7, overlap = 276
PHY-3002 : Step(1712): len = 89347.3, overlap = 277.5
PHY-3002 : Step(1713): len = 88294.9, overlap = 276.75
PHY-3002 : Step(1714): len = 86872.1, overlap = 282.5
PHY-3002 : Step(1715): len = 84937.7, overlap = 284.25
PHY-3002 : Step(1716): len = 83582.8, overlap = 284.75
PHY-3002 : Step(1717): len = 82548.7, overlap = 289
PHY-3002 : Step(1718): len = 81501.3, overlap = 293.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68706e-06
PHY-3002 : Step(1719): len = 81191.6, overlap = 293.5
PHY-3002 : Step(1720): len = 81531.5, overlap = 289.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.2412e-06
PHY-3002 : Step(1721): len = 82757.9, overlap = 288.5
PHY-3002 : Step(1722): len = 89005.6, overlap = 279.5
PHY-3002 : Step(1723): len = 91920.6, overlap = 271.75
PHY-3002 : Step(1724): len = 92374.7, overlap = 265.5
PHY-3002 : Step(1725): len = 93633.2, overlap = 258
PHY-3002 : Step(1726): len = 94394.1, overlap = 251.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19088e-05
PHY-3002 : Step(1727): len = 95099.3, overlap = 247
PHY-3002 : Step(1728): len = 99641.4, overlap = 228.75
PHY-3002 : Step(1729): len = 102444, overlap = 217
PHY-3002 : Step(1730): len = 104344, overlap = 191.75
PHY-3002 : Step(1731): len = 105874, overlap = 175.75
PHY-3002 : Step(1732): len = 107945, overlap = 168.5
PHY-3002 : Step(1733): len = 110495, overlap = 158.75
PHY-3002 : Step(1734): len = 110656, overlap = 154.75
PHY-3002 : Step(1735): len = 110901, overlap = 157.75
PHY-3002 : Step(1736): len = 111339, overlap = 158
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38176e-05
PHY-3002 : Step(1737): len = 112006, overlap = 157.25
PHY-3002 : Step(1738): len = 113686, overlap = 158.5
PHY-3002 : Step(1739): len = 115216, overlap = 159.5
PHY-3002 : Step(1740): len = 120414, overlap = 161.25
PHY-3002 : Step(1741): len = 121212, overlap = 161.75
PHY-3002 : Step(1742): len = 121172, overlap = 158.75
PHY-3002 : Step(1743): len = 121176, overlap = 160.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.76351e-05
PHY-3002 : Step(1744): len = 125097, overlap = 155
PHY-3002 : Step(1745): len = 130240, overlap = 134
PHY-3002 : Step(1746): len = 132748, overlap = 128
PHY-3002 : Step(1747): len = 133672, overlap = 115
PHY-3002 : Step(1748): len = 134668, overlap = 107
PHY-3002 : Step(1749): len = 133931, overlap = 104.5
PHY-3002 : Step(1750): len = 133442, overlap = 105.75
PHY-3002 : Step(1751): len = 132371, overlap = 104.5
PHY-3002 : Step(1752): len = 131332, overlap = 106.25
PHY-3002 : Step(1753): len = 130294, overlap = 107.5
PHY-3002 : Step(1754): len = 129308, overlap = 108
PHY-3002 : Step(1755): len = 127847, overlap = 111.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.52703e-05
PHY-3002 : Step(1756): len = 128559, overlap = 109.25
PHY-3002 : Step(1757): len = 130872, overlap = 102.75
PHY-3002 : Step(1758): len = 131181, overlap = 101.75
PHY-3002 : Step(1759): len = 131851, overlap = 99.5
PHY-3002 : Step(1760): len = 132644, overlap = 96.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000190541
PHY-3002 : Step(1761): len = 133256, overlap = 94.75
PHY-3002 : Step(1762): len = 135264, overlap = 92.5
PHY-3002 : Step(1763): len = 135569, overlap = 89
PHY-3002 : Step(1764): len = 136250, overlap = 87.25
PHY-3002 : Step(1765): len = 136974, overlap = 83
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020712s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (226.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18259e-06
PHY-3002 : Step(1766): len = 133242, overlap = 136
PHY-3002 : Step(1767): len = 126712, overlap = 161.5
PHY-3002 : Step(1768): len = 122954, overlap = 170.5
PHY-3002 : Step(1769): len = 120199, overlap = 174.75
PHY-3002 : Step(1770): len = 117171, overlap = 178
PHY-3002 : Step(1771): len = 113632, overlap = 183.5
PHY-3002 : Step(1772): len = 108706, overlap = 189
PHY-3002 : Step(1773): len = 104945, overlap = 193.25
PHY-3002 : Step(1774): len = 100479, overlap = 208.75
PHY-3002 : Step(1775): len = 97566.8, overlap = 228
PHY-3002 : Step(1776): len = 95294, overlap = 235.25
PHY-3002 : Step(1777): len = 93758.9, overlap = 244.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36519e-06
PHY-3002 : Step(1778): len = 94065.3, overlap = 242.5
PHY-3002 : Step(1779): len = 95501, overlap = 239.5
PHY-3002 : Step(1780): len = 97675.2, overlap = 234.25
PHY-3002 : Step(1781): len = 98414.9, overlap = 223.25
PHY-3002 : Step(1782): len = 99551.9, overlap = 219
PHY-3002 : Step(1783): len = 100605, overlap = 219.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67304e-05
PHY-3002 : Step(1784): len = 103785, overlap = 215
PHY-3002 : Step(1785): len = 108079, overlap = 206.75
PHY-3002 : Step(1786): len = 108917, overlap = 198
PHY-3002 : Step(1787): len = 110088, overlap = 192.5
PHY-3002 : Step(1788): len = 112687, overlap = 181.5
PHY-3002 : Step(1789): len = 116106, overlap = 173.75
PHY-3002 : Step(1790): len = 117765, overlap = 167
PHY-3002 : Step(1791): len = 119513, overlap = 162.25
PHY-3002 : Step(1792): len = 120714, overlap = 158.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.34607e-05
PHY-3002 : Step(1793): len = 122855, overlap = 152.5
PHY-3002 : Step(1794): len = 126691, overlap = 146
PHY-3002 : Step(1795): len = 127546, overlap = 145
PHY-3002 : Step(1796): len = 129036, overlap = 142.75
PHY-3002 : Step(1797): len = 130042, overlap = 139
PHY-3002 : Step(1798): len = 130648, overlap = 132.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.69215e-05
PHY-3002 : Step(1799): len = 133731, overlap = 119.5
PHY-3002 : Step(1800): len = 138583, overlap = 113.75
PHY-3002 : Step(1801): len = 139210, overlap = 111
PHY-3002 : Step(1802): len = 139795, overlap = 108.5
PHY-3002 : Step(1803): len = 140585, overlap = 107
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86557e-05
PHY-3002 : Step(1804): len = 141210, overlap = 176
PHY-3002 : Step(1805): len = 143017, overlap = 153
PHY-3002 : Step(1806): len = 141323, overlap = 150.5
PHY-3002 : Step(1807): len = 138938, overlap = 151.5
PHY-3002 : Step(1808): len = 136642, overlap = 153.25
PHY-3002 : Step(1809): len = 134967, overlap = 154.5
PHY-3002 : Step(1810): len = 133219, overlap = 155
PHY-3002 : Step(1811): len = 131690, overlap = 151
PHY-3002 : Step(1812): len = 130291, overlap = 152.75
PHY-3002 : Step(1813): len = 128865, overlap = 159.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.73114e-05
PHY-3002 : Step(1814): len = 132029, overlap = 148.75
PHY-3002 : Step(1815): len = 134921, overlap = 142.75
PHY-3002 : Step(1816): len = 134699, overlap = 138.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113588
PHY-3002 : Step(1817): len = 140591, overlap = 124.5
PHY-3002 : Step(1818): len = 146291, overlap = 106.5
PHY-3002 : Step(1819): len = 145570, overlap = 99.75
PHY-3002 : Step(1820): len = 145308, overlap = 101.5
PHY-3002 : Step(1821): len = 146158, overlap = 100.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204503
PHY-3002 : Step(1822): len = 149866, overlap = 92.5
PHY-3002 : Step(1823): len = 154190, overlap = 81.5
PHY-3002 : Step(1824): len = 157297, overlap = 76.25
PHY-3002 : Step(1825): len = 156826, overlap = 74
PHY-3002 : Step(1826): len = 156293, overlap = 73.75
PHY-3002 : Step(1827): len = 155933, overlap = 75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00038491
PHY-3002 : Step(1828): len = 158419, overlap = 67.75
PHY-3002 : Step(1829): len = 160230, overlap = 63.5
PHY-3002 : Step(1830): len = 161438, overlap = 64.25
PHY-3002 : Step(1831): len = 162327, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.614678s wall, 0.656250s user + 0.421875s system = 1.078125s CPU (175.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244756
PHY-3002 : Step(1832): len = 172908, overlap = 13.25
PHY-3002 : Step(1833): len = 168476, overlap = 21
PHY-3002 : Step(1834): len = 164654, overlap = 36
PHY-3002 : Step(1835): len = 162207, overlap = 47.5
PHY-3002 : Step(1836): len = 160963, overlap = 53.25
PHY-3002 : Step(1837): len = 160356, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000489512
PHY-3002 : Step(1838): len = 162064, overlap = 54
PHY-3002 : Step(1839): len = 163477, overlap = 48.75
PHY-3002 : Step(1840): len = 163753, overlap = 48.5
PHY-3002 : Step(1841): len = 163916, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000959882
PHY-3002 : Step(1842): len = 164950, overlap = 45.5
PHY-3002 : Step(1843): len = 165792, overlap = 44.5
PHY-3002 : Step(1844): len = 166853, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031916s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.0%)

PHY-3001 : Legalized: Len = 174964, Over = 0
PHY-3001 : Final: Len = 174964, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 483688, over cnt = 102(0%), over = 115, worst = 2
PHY-1002 : len = 484280, over cnt = 55(0%), over = 59, worst = 2
PHY-1002 : len = 483488, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 483128, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 483008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162554s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (144.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 10 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2180 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 2242 instances, 2217 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 19428, tnet num: 4532, tinst num: 2242, tnode num: 20430, tedge num: 30760.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.644644s wall, 1.640625s user + 0.171875s system = 1.812500s CPU (110.2%)

RUN-1004 : used memory is 722 MB, reserved memory is 1019 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.864775s wall, 1.859375s user + 0.187500s system = 2.046875s CPU (109.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182681
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1845): len = 182106, overlap = 0
PHY-3002 : Step(1846): len = 181885, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004162s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (375.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83615e-05
PHY-3002 : Step(1847): len = 181739, overlap = 1.5
PHY-3002 : Step(1848): len = 181739, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.67231e-05
PHY-3002 : Step(1849): len = 181665, overlap = 1.5
PHY-3002 : Step(1850): len = 181665, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113446
PHY-3002 : Step(1851): len = 181670, overlap = 0.5
PHY-3002 : Step(1852): len = 181670, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.62119e-05
PHY-3002 : Step(1853): len = 181552, overlap = 4.5
PHY-3002 : Step(1854): len = 181552, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000192424
PHY-3002 : Step(1855): len = 181561, overlap = 4.5
PHY-3002 : Step(1856): len = 181561, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032851
PHY-3002 : Step(1857): len = 181501, overlap = 4
PHY-3002 : Step(1858): len = 181501, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055107s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (198.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.864265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000348939
PHY-3002 : Step(1859): len = 181619, overlap = 1.25
PHY-3002 : Step(1860): len = 181619, overlap = 1.25
PHY-3002 : Step(1861): len = 181542, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.2%)

PHY-3001 : Legalized: Len = 181761, Over = 0
PHY-3001 : Final: Len = 181761, Over = 0
RUN-1003 : finish command "place -eco" in  2.771693s wall, 2.968750s user + 0.562500s system = 3.531250s CPU (127.4%)

RUN-1004 : used memory is 723 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.325811s wall, 32.375000s user + 5.890625s system = 38.265625s CPU (220.9%)

RUN-1004 : used memory is 723 MB, reserved memory is 1019 MB, peak memory is 1023 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2767 to 1949
PHY-1001 : Pin misalignment score is improved from 1949 to 1895
PHY-1001 : Pin misalignment score is improved from 1895 to 1895
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2244 instances
RUN-1001 : 1103 mslices, 1114 lslices, 10 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4534 nets
RUN-1001 : 2993 nets have 2 pins
RUN-1001 : 720 nets have [3 - 5] pins
RUN-1001 : 513 nets have [6 - 10] pins
RUN-1001 : 202 nets have [11 - 20] pins
RUN-1001 : 104 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 465440, over cnt = 120(0%), over = 133, worst = 2
PHY-1002 : len = 466016, over cnt = 68(0%), over = 70, worst = 2
PHY-1002 : len = 465304, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 464208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 464056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130408s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (131.8%)

PHY-1001 : End global routing;  0.349660s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (116.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.081383s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000078s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 686120, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End Routed; 12.489888s wall, 19.546875s user + 1.796875s system = 21.343750s CPU (170.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 681880, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 1; 0.441549s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (113.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 680824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.110900s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 680736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.071567s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (131.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 680768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680768
PHY-1001 : End DR Iter 4; 0.069905s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (134.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.719638s wall, 23.703125s user + 3.046875s system = 26.750000s CPU (151.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.771441s wall, 24.765625s user + 3.187500s system = 27.953125s CPU (148.9%)

RUN-1004 : used memory is 785 MB, reserved memory is 1064 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    10
  #input                2
  #output               8
  #inout                0

Utilization Statistics
#lut                 4432   out of  19600   22.61%
#reg                  480   out of  19600    2.45%
#le                  4433
  #lut only          3953   out of   4433   89.17%
  #reg only             1   out of   4433    0.02%
  #lut&reg            479   out of   4433   10.81%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.789622s wall, 3.484375s user + 1.359375s system = 4.843750s CPU (101.1%)

RUN-1004 : used memory is 786 MB, reserved memory is 1065 MB, peak memory is 1023 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2244
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4534, pip num: 46573
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1460 valid insts, and 135492 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001010010000000000000000" in  12.102395s wall, 32.875000s user + 1.812500s system = 34.687500s CPU (286.6%)

RUN-1004 : used memory is 805 MB, reserved memory is 1065 MB, peak memory is 1023 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.961306s wall, 1.812500s user + 0.281250s system = 2.093750s CPU (106.8%)

RUN-1004 : used memory is 900 MB, reserved memory is 1132 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.707750s wall, 0.281250s user + 0.593750s system = 0.875000s CPU (13.0%)

RUN-1004 : used memory is 929 MB, reserved memory is 1162 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.218612s wall, 2.218750s user + 0.953125s system = 3.171875s CPU (34.4%)

RUN-1004 : used memory is 881 MB, reserved memory is 1113 MB, peak memory is 1023 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.455642s wall, 1.296875s user + 0.171875s system = 1.468750s CPU (100.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 1017 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(17)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6256/548 useful/useless nets, 5995/485 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 133 onehot mux instances.
SYN-1020 : Optimized 1588 distributor mux.
SYN-1016 : Merged 3246 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5739/131 useful/useless nets, 5494/2437 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2522 better
SYN-1014 : Optimize round 3
SYN-1032 : 5702/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5683/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5679/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.815805s wall, 4.171875s user + 0.562500s system = 4.734375s CPU (98.3%)

RUN-1004 : used memory is 521 MB, reserved memory is 1017 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Gate Statistics
#Basic gates         3879
  #and               1706
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               958
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3397   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.645330s wall, 2.171875s user + 1.546875s system = 3.718750s CPU (102.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 1020 MB, peak memory is 1023 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5453/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7609/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6262/0 useful/useless nets, 6025/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18600/9 useful/useless nets, 18363/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4254 (3.31), #lev = 40 (30.51)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.38 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17443 instances into 4062 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/6 useful/useless nets, 4941/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4057 LUT to BLE ...
SYN-4008 : Packed 4057 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3582 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4059/4246 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4375   out of  19600   22.32%
#reg                  481   out of  19600    2.45%
#le                  4377
  #lut only          3896   out of   4377   89.01%
  #reg only             2   out of   4377    0.05%
  #lut&reg            479   out of   4377   10.94%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4377  |4375  |481   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.319412s wall, 21.968750s user + 2.375000s system = 24.343750s CPU (109.1%)

RUN-1004 : used memory is 632 MB, reserved memory is 1043 MB, peak memory is 1023 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.928417s wall, 2.953125s user + 1.140625s system = 4.093750s CPU (104.2%)

RUN-1004 : used memory is 657 MB, reserved memory is 1044 MB, peak memory is 1023 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1095 mslices, 1094 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 802 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 153 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19269, tnet num: 4521, tinst num: 2215, tnode num: 20274, tedge num: 30607.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.997394s wall, 1.953125s user + 0.328125s system = 2.281250s CPU (114.2%)

RUN-1004 : used memory is 673 MB, reserved memory is 1044 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.310855s wall, 2.250000s user + 0.375000s system = 2.625000s CPU (113.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.35121e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1862): len = 1.04813e+06, overlap = 27
PHY-3002 : Step(1863): len = 880917, overlap = 25.25
PHY-3002 : Step(1864): len = 798030, overlap = 36
PHY-3002 : Step(1865): len = 734002, overlap = 44.25
PHY-3002 : Step(1866): len = 676285, overlap = 61.5
PHY-3002 : Step(1867): len = 627826, overlap = 81.25
PHY-3002 : Step(1868): len = 583052, overlap = 98.75
PHY-3002 : Step(1869): len = 539705, overlap = 118
PHY-3002 : Step(1870): len = 498644, overlap = 130
PHY-3002 : Step(1871): len = 465607, overlap = 145.5
PHY-3002 : Step(1872): len = 430206, overlap = 159.5
PHY-3002 : Step(1873): len = 393341, overlap = 179
PHY-3002 : Step(1874): len = 365459, overlap = 187.75
PHY-3002 : Step(1875): len = 334080, overlap = 201.5
PHY-3002 : Step(1876): len = 303561, overlap = 211.25
PHY-3002 : Step(1877): len = 276854, overlap = 224.75
PHY-3002 : Step(1878): len = 254430, overlap = 235
PHY-3002 : Step(1879): len = 226152, overlap = 255.75
PHY-3002 : Step(1880): len = 198461, overlap = 275.5
PHY-3002 : Step(1881): len = 182866, overlap = 288.5
PHY-3002 : Step(1882): len = 163793, overlap = 301.5
PHY-3002 : Step(1883): len = 126935, overlap = 332.75
PHY-3002 : Step(1884): len = 116121, overlap = 342
PHY-3002 : Step(1885): len = 107523, overlap = 347.5
PHY-3002 : Step(1886): len = 74064.6, overlap = 400.75
PHY-3002 : Step(1887): len = 70248.3, overlap = 402.25
PHY-3002 : Step(1888): len = 60500.6, overlap = 408.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48224e-06
PHY-3002 : Step(1889): len = 58451.4, overlap = 407.75
PHY-3002 : Step(1890): len = 64161.1, overlap = 404.25
PHY-3002 : Step(1891): len = 76724.5, overlap = 385.25
PHY-3002 : Step(1892): len = 74072.7, overlap = 374.25
PHY-3002 : Step(1893): len = 74300.7, overlap = 369.75
PHY-3002 : Step(1894): len = 77448.6, overlap = 362.25
PHY-3002 : Step(1895): len = 87005.6, overlap = 344.5
PHY-3002 : Step(1896): len = 90234, overlap = 326.75
PHY-3002 : Step(1897): len = 91098.9, overlap = 320
PHY-3002 : Step(1898): len = 92621.3, overlap = 314.25
PHY-3002 : Step(1899): len = 97244.5, overlap = 300.75
PHY-3002 : Step(1900): len = 98919.4, overlap = 287
PHY-3002 : Step(1901): len = 99949.8, overlap = 277.75
PHY-3002 : Step(1902): len = 100750, overlap = 271.5
PHY-3002 : Step(1903): len = 100942, overlap = 266.75
PHY-3002 : Step(1904): len = 101858, overlap = 257.25
PHY-3002 : Step(1905): len = 101620, overlap = 255.5
PHY-3002 : Step(1906): len = 101712, overlap = 253
PHY-3002 : Step(1907): len = 101241, overlap = 252
PHY-3002 : Step(1908): len = 100757, overlap = 251.5
PHY-3002 : Step(1909): len = 100095, overlap = 248.25
PHY-3002 : Step(1910): len = 99195.1, overlap = 238.75
PHY-3002 : Step(1911): len = 98622.2, overlap = 233
PHY-3002 : Step(1912): len = 97529, overlap = 227.75
PHY-3002 : Step(1913): len = 96294.5, overlap = 228
PHY-3002 : Step(1914): len = 94636.4, overlap = 234.75
PHY-3002 : Step(1915): len = 92964.1, overlap = 239.25
PHY-3002 : Step(1916): len = 91534.4, overlap = 242.5
PHY-3002 : Step(1917): len = 90314.5, overlap = 252.5
PHY-3002 : Step(1918): len = 89164.7, overlap = 254.5
PHY-3002 : Step(1919): len = 88007.4, overlap = 262.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96447e-06
PHY-3002 : Step(1920): len = 87633.2, overlap = 258.75
PHY-3002 : Step(1921): len = 88497.4, overlap = 257.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.23942e-06
PHY-3002 : Step(1922): len = 90548, overlap = 249.25
PHY-3002 : Step(1923): len = 97654.3, overlap = 221
PHY-3002 : Step(1924): len = 97693.6, overlap = 214.75
PHY-3002 : Step(1925): len = 98215.7, overlap = 204.75
PHY-3002 : Step(1926): len = 99670, overlap = 201
PHY-3002 : Step(1927): len = 100019, overlap = 196.75
PHY-3002 : Step(1928): len = 101731, overlap = 185.25
PHY-3002 : Step(1929): len = 103137, overlap = 182
PHY-3002 : Step(1930): len = 105478, overlap = 182.5
PHY-3002 : Step(1931): len = 105407, overlap = 183
PHY-3002 : Step(1932): len = 105820, overlap = 184
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64788e-05
PHY-3002 : Step(1933): len = 106906, overlap = 177.5
PHY-3002 : Step(1934): len = 110409, overlap = 174
PHY-3002 : Step(1935): len = 115439, overlap = 150
PHY-3002 : Step(1936): len = 116323, overlap = 145.25
PHY-3002 : Step(1937): len = 117286, overlap = 145
PHY-3002 : Step(1938): len = 118231, overlap = 144
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.29577e-05
PHY-3002 : Step(1939): len = 119892, overlap = 138.25
PHY-3002 : Step(1940): len = 126229, overlap = 117.25
PHY-3002 : Step(1941): len = 128430, overlap = 109.5
PHY-3002 : Step(1942): len = 129315, overlap = 105.5
PHY-3002 : Step(1943): len = 130355, overlap = 100.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68622e-06
PHY-3002 : Step(1944): len = 129678, overlap = 160
PHY-3002 : Step(1945): len = 125336, overlap = 175.75
PHY-3002 : Step(1946): len = 119548, overlap = 189.75
PHY-3002 : Step(1947): len = 115588, overlap = 196.5
PHY-3002 : Step(1948): len = 112564, overlap = 215.25
PHY-3002 : Step(1949): len = 107689, overlap = 237.75
PHY-3002 : Step(1950): len = 103356, overlap = 242.75
PHY-3002 : Step(1951): len = 101354, overlap = 246.5
PHY-3002 : Step(1952): len = 99045.7, overlap = 252.75
PHY-3002 : Step(1953): len = 97357.4, overlap = 256.5
PHY-3002 : Step(1954): len = 95035.6, overlap = 261.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.37244e-06
PHY-3002 : Step(1955): len = 94754.5, overlap = 261.25
PHY-3002 : Step(1956): len = 95283.8, overlap = 261.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.31491e-06
PHY-3002 : Step(1957): len = 96615.4, overlap = 259
PHY-3002 : Step(1958): len = 101632, overlap = 254.25
PHY-3002 : Step(1959): len = 105080, overlap = 251.75
PHY-3002 : Step(1960): len = 105538, overlap = 250.75
PHY-3002 : Step(1961): len = 107301, overlap = 249.25
PHY-3002 : Step(1962): len = 110202, overlap = 242.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.86298e-05
PHY-3002 : Step(1963): len = 110772, overlap = 238.25
PHY-3002 : Step(1964): len = 116409, overlap = 221
PHY-3002 : Step(1965): len = 120404, overlap = 200.75
PHY-3002 : Step(1966): len = 121002, overlap = 193
PHY-3002 : Step(1967): len = 122748, overlap = 183
PHY-3002 : Step(1968): len = 124206, overlap = 169.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.71667e-05
PHY-3002 : Step(1969): len = 126621, overlap = 157.75
PHY-3002 : Step(1970): len = 139012, overlap = 125
PHY-3002 : Step(1971): len = 139657, overlap = 119.75
PHY-3002 : Step(1972): len = 139868, overlap = 115.25
PHY-3002 : Step(1973): len = 141485, overlap = 113.75
PHY-3002 : Step(1974): len = 143746, overlap = 110.5
PHY-3002 : Step(1975): len = 144622, overlap = 106.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.43334e-05
PHY-3002 : Step(1976): len = 148269, overlap = 100.5
PHY-3002 : Step(1977): len = 154798, overlap = 86.75
PHY-3002 : Step(1978): len = 154435, overlap = 87
PHY-3002 : Step(1979): len = 154858, overlap = 83
PHY-3002 : Step(1980): len = 155107, overlap = 73
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000132255
PHY-3002 : Step(1981): len = 159840, overlap = 65.25
PHY-3002 : Step(1982): len = 162818, overlap = 58
PHY-3002 : Step(1983): len = 164747, overlap = 54.5
PHY-3002 : Step(1984): len = 165799, overlap = 51.25
PHY-3002 : Step(1985): len = 166388, overlap = 48.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16292e-05
PHY-3002 : Step(1986): len = 165280, overlap = 112.75
PHY-3002 : Step(1987): len = 163544, overlap = 108.75
PHY-3002 : Step(1988): len = 161218, overlap = 104
PHY-3002 : Step(1989): len = 157473, overlap = 111
PHY-3002 : Step(1990): len = 155112, overlap = 114.75
PHY-3002 : Step(1991): len = 153001, overlap = 117
PHY-3002 : Step(1992): len = 151292, overlap = 116.75
PHY-3002 : Step(1993): len = 150185, overlap = 117.5
PHY-3002 : Step(1994): len = 148528, overlap = 123.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123258
PHY-3002 : Step(1995): len = 151188, overlap = 111.75
PHY-3002 : Step(1996): len = 153664, overlap = 104.75
PHY-3002 : Step(1997): len = 155232, overlap = 96.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246517
PHY-3002 : Step(1998): len = 159799, overlap = 90.75
PHY-3002 : Step(1999): len = 165198, overlap = 83.25
PHY-3002 : Step(2000): len = 165420, overlap = 82.75
PHY-3002 : Step(2001): len = 165817, overlap = 76.25
PHY-3002 : Step(2002): len = 166741, overlap = 69.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000481716
PHY-3002 : Step(2003): len = 169936, overlap = 63.25
PHY-3002 : Step(2004): len = 171866, overlap = 57.25
PHY-3002 : Step(2005): len = 174732, overlap = 55.25
PHY-3002 : Step(2006): len = 175366, overlap = 53
PHY-3002 : Step(2007): len = 175397, overlap = 50.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000963432
PHY-3002 : Step(2008): len = 177224, overlap = 48
PHY-3002 : Step(2009): len = 178100, overlap = 47.75
PHY-3002 : Step(2010): len = 179631, overlap = 45.5
PHY-3002 : Step(2011): len = 180718, overlap = 46.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.809191s wall, 0.859375s user + 0.578125s system = 1.437500s CPU (177.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000312461
PHY-3002 : Step(2012): len = 187206, overlap = 9.75
PHY-3002 : Step(2013): len = 182706, overlap = 18.25
PHY-3002 : Step(2014): len = 179272, overlap = 25.5
PHY-3002 : Step(2015): len = 176271, overlap = 34.75
PHY-3002 : Step(2016): len = 174480, overlap = 45.75
PHY-3002 : Step(2017): len = 173403, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000624923
PHY-3002 : Step(2018): len = 175408, overlap = 49.5
PHY-3002 : Step(2019): len = 176498, overlap = 46
PHY-3002 : Step(2020): len = 176821, overlap = 41.25
PHY-3002 : Step(2021): len = 177320, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112147
PHY-3002 : Step(2022): len = 178577, overlap = 40.5
PHY-3002 : Step(2023): len = 179207, overlap = 39
PHY-3002 : Step(2024): len = 180090, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034124s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (137.4%)

PHY-3001 : Legalized: Len = 185830, Over = 0
PHY-3001 : Final: Len = 185830, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 496952, over cnt = 91(0%), over = 96, worst = 2
PHY-1002 : len = 497296, over cnt = 46(0%), over = 47, worst = 2
PHY-1002 : len = 496960, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 496920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164020s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (133.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2193 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 2268 instances, 2242 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19632, tnet num: 4574, tinst num: 2268, tnode num: 20645, tedge num: 31069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.597566s wall, 1.609375s user + 0.171875s system = 1.781250s CPU (111.5%)

RUN-1004 : used memory is 717 MB, reserved memory is 1044 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4574 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.829879s wall, 1.859375s user + 0.187500s system = 2.046875s CPU (111.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 194187
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2025): len = 193673, overlap = 0.5
PHY-3002 : Step(2026): len = 193673, overlap = 0.5
PHY-3002 : Step(2027): len = 193358, overlap = 0.5
PHY-3002 : Step(2028): len = 193358, overlap = 0.5
PHY-3002 : Step(2029): len = 193253, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02783e-05
PHY-3002 : Step(2030): len = 193032, overlap = 3.5
PHY-3002 : Step(2031): len = 193032, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05566e-05
PHY-3002 : Step(2032): len = 192961, overlap = 2.75
PHY-3002 : Step(2033): len = 192966, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121113
PHY-3002 : Step(2034): len = 192897, overlap = 2.25
PHY-3002 : Step(2035): len = 192897, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.84823e-05
PHY-3002 : Step(2036): len = 192875, overlap = 5.25
PHY-3002 : Step(2037): len = 192875, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000176965
PHY-3002 : Step(2038): len = 192799, overlap = 5
PHY-3002 : Step(2039): len = 192799, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045111s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (173.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305066
PHY-3002 : Step(2040): len = 193073, overlap = 1.5
PHY-3002 : Step(2041): len = 193073, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007502s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.3%)

PHY-3001 : Legalized: Len = 193377, Over = 0
PHY-3001 : Final: Len = 193377, Over = 0
RUN-1003 : finish command "place -eco" in  2.731948s wall, 3.015625s user + 0.687500s system = 3.703125s CPU (135.5%)

RUN-1004 : used memory is 723 MB, reserved memory is 1044 MB, peak memory is 1023 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.808855s wall, 31.078125s user + 5.625000s system = 36.703125s CPU (218.4%)

RUN-1004 : used memory is 723 MB, reserved memory is 1044 MB, peak memory is 1023 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2845 to 2007
PHY-1001 : Pin misalignment score is improved from 2007 to 1957
PHY-1001 : Pin misalignment score is improved from 1957 to 1946
PHY-1001 : Pin misalignment score is improved from 1946 to 1946
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2270 instances
RUN-1001 : 1133 mslices, 1109 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4576 nets
RUN-1001 : 2944 nets have 2 pins
RUN-1001 : 794 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 195 nets have [11 - 20] pins
RUN-1001 : 112 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 481624, over cnt = 117(0%), over = 123, worst = 2
PHY-1002 : len = 482032, over cnt = 75(0%), over = 77, worst = 2
PHY-1002 : len = 481824, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 481240, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 481280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201074s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (147.6%)

PHY-1001 : End global routing;  0.443689s wall, 0.484375s user + 0.093750s system = 0.578125s CPU (130.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.143018s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (120.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000147s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 716792, over cnt = 146(0%), over = 146, worst = 1
PHY-1001 : End Routed; 11.346824s wall, 20.015625s user + 1.375000s system = 21.390625s CPU (188.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 711904, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.193782s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (120.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 711744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 711744
PHY-1001 : End DR Iter 2; 0.070028s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.582088s wall, 24.078125s user + 2.859375s system = 26.937500s CPU (162.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.842725s wall, 25.359375s user + 3.015625s system = 28.375000s CPU (159.0%)

RUN-1004 : used memory is 512 MB, reserved memory is 1094 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4481   out of  19600   22.86%
#reg                  485   out of  19600    2.47%
#le                  4483
  #lut only          3998   out of   4483   89.18%
  #reg only             2   out of   4483    0.04%
  #lut&reg            483   out of   4483   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.791876s wall, 3.281250s user + 1.406250s system = 4.687500s CPU (97.8%)

RUN-1004 : used memory is 728 MB, reserved memory is 1091 MB, peak memory is 1023 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2270
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4576, pip num: 47591
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1468 valid insts, and 138122 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  13.124084s wall, 35.875000s user + 2.015625s system = 37.890625s CPU (288.7%)

RUN-1004 : used memory is 755 MB, reserved memory is 1091 MB, peak memory is 1023 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.023346s wall, 1.890625s user + 0.250000s system = 2.140625s CPU (105.8%)

RUN-1004 : used memory is 880 MB, reserved memory is 1161 MB, peak memory is 1023 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.690167s wall, 0.265625s user + 0.640625s system = 0.906250s CPU (13.5%)

RUN-1004 : used memory is 908 MB, reserved memory is 1191 MB, peak memory is 1023 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.261912s wall, 2.265625s user + 0.937500s system = 3.203125s CPU (34.6%)

RUN-1004 : used memory is 866 MB, reserved memory is 1149 MB, peak memory is 1023 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: assignment to input 'GPIO_5' in MC8051OnBoard.v(30)
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: assignment to input 'GPIO_5' in MC8051OnBoard.v(30)
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(71)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(71)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.095243s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (104.1%)

RUN-1004 : used memory is 856 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-8105 ERROR: Multi-driven net: model "MC8051OnBoard" / net "GPIO_5" in MC8051OnBoard.v(10)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(30)
SYN-8106 ERROR: the net's in pin: pin "GPIO_5" in MC8051OnBoard.v(10)
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: assignment to input 'GPIO_5' in MC8051OnBoard.v(31)
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: assignment to input 'GPIO_5' in MC8051OnBoard.v(31)
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(72)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(72)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.291795s wall, 1.250000s user + 0.187500s system = 1.437500s CPU (111.3%)

RUN-1004 : used memory is 867 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-8105 ERROR: Multi-driven net: model "MC8051OnBoard" / net "GPIO_5" in MC8051OnBoard.v(5)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(31)
SYN-8106 ERROR: the net's in pin: pin "GPIO_5" in MC8051OnBoard.v(5)
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(72)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(72)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.057996s wall, 1.078125s user + 0.156250s system = 1.234375s CPU (116.7%)

RUN-1004 : used memory is 868 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.119069s wall, 3.531250s user + 0.468750s system = 4.000000s CPU (97.1%)

RUN-1004 : used memory is 870 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.339509s wall, 2.640625s user + 0.968750s system = 3.609375s CPU (108.1%)

RUN-1004 : used memory is 872 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5683/1 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7839/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6255/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18587/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5143/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5143/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  24.507068s wall, 23.031250s user + 2.687500s system = 25.718750s CPU (104.9%)

RUN-1004 : used memory is 891 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.060488s wall, 3.093750s user + 1.078125s system = 4.171875s CPU (102.7%)

RUN-1004 : used memory is 891 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19129, tnet num: 4490, tinst num: 2199, tnode num: 20131, tedge num: 30387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.084345s wall, 2.031250s user + 0.312500s system = 2.343750s CPU (112.4%)

RUN-1004 : used memory is 894 MB, reserved memory is 1120 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.336827s wall, 2.312500s user + 0.359375s system = 2.671875s CPU (114.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37166e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2042): len = 1.04576e+06, overlap = 24.75
PHY-3002 : Step(2043): len = 858464, overlap = 27
PHY-3002 : Step(2044): len = 769360, overlap = 32.75
PHY-3002 : Step(2045): len = 702596, overlap = 39.5
PHY-3002 : Step(2046): len = 640633, overlap = 55.75
PHY-3002 : Step(2047): len = 584465, overlap = 75
PHY-3002 : Step(2048): len = 538208, overlap = 94
PHY-3002 : Step(2049): len = 481168, overlap = 120.25
PHY-3002 : Step(2050): len = 429239, overlap = 142.75
PHY-3002 : Step(2051): len = 401459, overlap = 155.5
PHY-3002 : Step(2052): len = 364155, overlap = 169.25
PHY-3002 : Step(2053): len = 321065, overlap = 196.5
PHY-3002 : Step(2054): len = 297232, overlap = 214
PHY-3002 : Step(2055): len = 271304, overlap = 235.75
PHY-3002 : Step(2056): len = 231376, overlap = 268
PHY-3002 : Step(2057): len = 209571, overlap = 292
PHY-3002 : Step(2058): len = 191968, overlap = 303.75
PHY-3002 : Step(2059): len = 155761, overlap = 329
PHY-3002 : Step(2060): len = 130809, overlap = 349.75
PHY-3002 : Step(2061): len = 121375, overlap = 355.5
PHY-3002 : Step(2062): len = 94623.9, overlap = 371.5
PHY-3002 : Step(2063): len = 75784.1, overlap = 386.75
PHY-3002 : Step(2064): len = 72152.3, overlap = 389.25
PHY-3002 : Step(2065): len = 58881.2, overlap = 407.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7454e-06
PHY-3002 : Step(2066): len = 56823.8, overlap = 409.25
PHY-3002 : Step(2067): len = 56411.6, overlap = 407
PHY-3002 : Step(2068): len = 56709, overlap = 406.25
PHY-3002 : Step(2069): len = 64037.8, overlap = 394.5
PHY-3002 : Step(2070): len = 73172.5, overlap = 377.5
PHY-3002 : Step(2071): len = 73032.9, overlap = 373.25
PHY-3002 : Step(2072): len = 72250.4, overlap = 370.75
PHY-3002 : Step(2073): len = 74389.2, overlap = 364.75
PHY-3002 : Step(2074): len = 77705.6, overlap = 356.5
PHY-3002 : Step(2075): len = 78755.8, overlap = 345.25
PHY-3002 : Step(2076): len = 78275.3, overlap = 342.75
PHY-3002 : Step(2077): len = 78283.1, overlap = 341.25
PHY-3002 : Step(2078): len = 81134.8, overlap = 332.5
PHY-3002 : Step(2079): len = 84324.5, overlap = 314.25
PHY-3002 : Step(2080): len = 82630, overlap = 311.75
PHY-3002 : Step(2081): len = 80902.3, overlap = 315.75
PHY-3002 : Step(2082): len = 79982.8, overlap = 315
PHY-3002 : Step(2083): len = 79578, overlap = 316.5
PHY-3002 : Step(2084): len = 77781, overlap = 322.25
PHY-3002 : Step(2085): len = 76232.8, overlap = 319
PHY-3002 : Step(2086): len = 74712.3, overlap = 327
PHY-3002 : Step(2087): len = 73088.4, overlap = 326
PHY-3002 : Step(2088): len = 72125, overlap = 329.25
PHY-3002 : Step(2089): len = 70774.1, overlap = 338.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.4908e-06
PHY-3002 : Step(2090): len = 70910.1, overlap = 334.25
PHY-3002 : Step(2091): len = 71474, overlap = 333.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.42879e-06
PHY-3002 : Step(2092): len = 72500.2, overlap = 326
PHY-3002 : Step(2093): len = 79253.5, overlap = 291
PHY-3002 : Step(2094): len = 88077.4, overlap = 241.25
PHY-3002 : Step(2095): len = 88535.3, overlap = 237.75
PHY-3002 : Step(2096): len = 89341.7, overlap = 235.5
PHY-3002 : Step(2097): len = 90807.4, overlap = 231.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.08576e-05
PHY-3002 : Step(2098): len = 92535.6, overlap = 230
PHY-3002 : Step(2099): len = 101107, overlap = 223.25
PHY-3002 : Step(2100): len = 104988, overlap = 216
PHY-3002 : Step(2101): len = 105128, overlap = 216
PHY-3002 : Step(2102): len = 105824, overlap = 209.25
PHY-3002 : Step(2103): len = 107047, overlap = 189.5
PHY-3002 : Step(2104): len = 108287, overlap = 185.75
PHY-3002 : Step(2105): len = 109362, overlap = 175.75
PHY-3002 : Step(2106): len = 110444, overlap = 162.75
PHY-3002 : Step(2107): len = 112107, overlap = 155.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.17152e-05
PHY-3002 : Step(2108): len = 112482, overlap = 151.5
PHY-3002 : Step(2109): len = 113509, overlap = 150.5
PHY-3002 : Step(2110): len = 114281, overlap = 146.25
PHY-3002 : Step(2111): len = 116515, overlap = 142.5
PHY-3002 : Step(2112): len = 118128, overlap = 135.75
PHY-3002 : Step(2113): len = 118632, overlap = 137
PHY-3002 : Step(2114): len = 119305, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.34303e-05
PHY-3002 : Step(2115): len = 120134, overlap = 129.25
PHY-3002 : Step(2116): len = 123214, overlap = 131.75
PHY-3002 : Step(2117): len = 124857, overlap = 132.75
PHY-3002 : Step(2118): len = 125496, overlap = 130
PHY-3002 : Step(2119): len = 126772, overlap = 134.25
PHY-3002 : Step(2120): len = 128182, overlap = 137
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.68607e-05
PHY-3002 : Step(2121): len = 131123, overlap = 131.25
PHY-3002 : Step(2122): len = 133393, overlap = 131.75
PHY-3002 : Step(2123): len = 135442, overlap = 122.25
PHY-3002 : Step(2124): len = 136772, overlap = 112
PHY-3002 : Step(2125): len = 136299, overlap = 110.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025835s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.57605e-06
PHY-3002 : Step(2126): len = 132682, overlap = 175.25
PHY-3002 : Step(2127): len = 124854, overlap = 194.25
PHY-3002 : Step(2128): len = 121492, overlap = 197.5
PHY-3002 : Step(2129): len = 119223, overlap = 200.5
PHY-3002 : Step(2130): len = 117183, overlap = 203.25
PHY-3002 : Step(2131): len = 114695, overlap = 208.25
PHY-3002 : Step(2132): len = 111424, overlap = 216.5
PHY-3002 : Step(2133): len = 107436, overlap = 225.5
PHY-3002 : Step(2134): len = 104555, overlap = 233.5
PHY-3002 : Step(2135): len = 101739, overlap = 238.75
PHY-3002 : Step(2136): len = 99587.1, overlap = 240.25
PHY-3002 : Step(2137): len = 97410.6, overlap = 243.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.1521e-06
PHY-3002 : Step(2138): len = 97886.2, overlap = 243
PHY-3002 : Step(2139): len = 98399.7, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08051e-05
PHY-3002 : Step(2140): len = 100296, overlap = 239.25
PHY-3002 : Step(2141): len = 104418, overlap = 235.5
PHY-3002 : Step(2142): len = 106669, overlap = 229.25
PHY-3002 : Step(2143): len = 108226, overlap = 227.5
PHY-3002 : Step(2144): len = 111686, overlap = 225
PHY-3002 : Step(2145): len = 114953, overlap = 219.5
PHY-3002 : Step(2146): len = 114689, overlap = 217.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16102e-05
PHY-3002 : Step(2147): len = 121559, overlap = 203.75
PHY-3002 : Step(2148): len = 128545, overlap = 176.75
PHY-3002 : Step(2149): len = 127514, overlap = 176.75
PHY-3002 : Step(2150): len = 127398, overlap = 173.5
PHY-3002 : Step(2151): len = 127598, overlap = 174
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.32205e-05
PHY-3002 : Step(2152): len = 131335, overlap = 161
PHY-3002 : Step(2153): len = 139375, overlap = 144.25
PHY-3002 : Step(2154): len = 140007, overlap = 137.25
PHY-3002 : Step(2155): len = 140867, overlap = 124.75
PHY-3002 : Step(2156): len = 142377, overlap = 113.5
PHY-3002 : Step(2157): len = 143560, overlap = 111.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.6441e-05
PHY-3002 : Step(2158): len = 146871, overlap = 108
PHY-3002 : Step(2159): len = 150570, overlap = 102.5
PHY-3002 : Step(2160): len = 151549, overlap = 98
PHY-3002 : Step(2161): len = 152730, overlap = 90.25
PHY-3002 : Step(2162): len = 152815, overlap = 87.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000172882
PHY-3002 : Step(2163): len = 156264, overlap = 77.75
PHY-3002 : Step(2164): len = 159486, overlap = 70.5
PHY-3002 : Step(2165): len = 161609, overlap = 65
PHY-3002 : Step(2166): len = 161533, overlap = 64.75
PHY-3002 : Step(2167): len = 161118, overlap = 65.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.18432e-05
PHY-3002 : Step(2168): len = 160392, overlap = 135.5
PHY-3002 : Step(2169): len = 158627, overlap = 124.75
PHY-3002 : Step(2170): len = 156406, overlap = 119.5
PHY-3002 : Step(2171): len = 154334, overlap = 117.25
PHY-3002 : Step(2172): len = 152300, overlap = 114.75
PHY-3002 : Step(2173): len = 150977, overlap = 117.75
PHY-3002 : Step(2174): len = 148799, overlap = 119.5
PHY-3002 : Step(2175): len = 146733, overlap = 118
PHY-3002 : Step(2176): len = 144528, overlap = 119.5
PHY-3002 : Step(2177): len = 142779, overlap = 125.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103686
PHY-3002 : Step(2178): len = 146509, overlap = 117.75
PHY-3002 : Step(2179): len = 149809, overlap = 112.25
PHY-3002 : Step(2180): len = 151246, overlap = 104.75
PHY-3002 : Step(2181): len = 151632, overlap = 99
PHY-3002 : Step(2182): len = 151936, overlap = 97
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000200614
PHY-3002 : Step(2183): len = 155299, overlap = 91.5
PHY-3002 : Step(2184): len = 158718, overlap = 76.5
PHY-3002 : Step(2185): len = 160940, overlap = 69.5
PHY-3002 : Step(2186): len = 160813, overlap = 69.5
PHY-3002 : Step(2187): len = 160466, overlap = 71.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.624737s wall, 0.625000s user + 0.281250s system = 0.906250s CPU (145.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164917
PHY-3002 : Step(2188): len = 172589, overlap = 21.25
PHY-3002 : Step(2189): len = 168177, overlap = 33.5
PHY-3002 : Step(2190): len = 164030, overlap = 45.25
PHY-3002 : Step(2191): len = 162306, overlap = 53.25
PHY-3002 : Step(2192): len = 161320, overlap = 59.75
PHY-3002 : Step(2193): len = 160610, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329834
PHY-3002 : Step(2194): len = 162898, overlap = 59.5
PHY-3002 : Step(2195): len = 165151, overlap = 55.75
PHY-3002 : Step(2196): len = 166296, overlap = 56
PHY-3002 : Step(2197): len = 166238, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000659667
PHY-3002 : Step(2198): len = 167910, overlap = 47.25
PHY-3002 : Step(2199): len = 170052, overlap = 43.5
PHY-3002 : Step(2200): len = 171219, overlap = 44
PHY-3002 : Step(2201): len = 170801, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-3001 : Legalized: Len = 177654, Over = 0
PHY-3001 : Final: Len = 177654, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 481112, over cnt = 105(0%), over = 120, worst = 3
PHY-1002 : len = 481896, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 481840, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 481424, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 481424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.147191s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (148.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 59 needs to be replaced
PHY-3001 : design contains 2251 instances, 2225 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19508, tnet num: 4542, tinst num: 2251, tnode num: 20526, tedge num: 30875.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.703605s wall, 1.687500s user + 0.156250s system = 1.843750s CPU (108.2%)

RUN-1004 : used memory is 710 MB, reserved memory is 1120 MB, peak memory is 1023 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.932727s wall, 1.937500s user + 0.187500s system = 2.125000s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187124
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2202): len = 186794, overlap = 0
PHY-3002 : Step(2203): len = 186794, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005991s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (521.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73841e-05
PHY-3002 : Step(2204): len = 186685, overlap = 3
PHY-3002 : Step(2205): len = 186685, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47681e-05
PHY-3002 : Step(2206): len = 186585, overlap = 3
PHY-3002 : Step(2207): len = 186585, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95363e-05
PHY-3002 : Step(2208): len = 186611, overlap = 3
PHY-3002 : Step(2209): len = 186611, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.6068e-05
PHY-3002 : Step(2210): len = 186487, overlap = 7
PHY-3002 : Step(2211): len = 186487, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000192136
PHY-3002 : Step(2212): len = 186619, overlap = 5.5
PHY-3002 : Step(2213): len = 186619, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000384272
PHY-3002 : Step(2214): len = 186668, overlap = 4.75
PHY-3002 : Step(2215): len = 186717, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052907s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (147.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232319
PHY-3002 : Step(2216): len = 186708, overlap = 2
PHY-3002 : Step(2217): len = 186723, overlap = 2.5
PHY-3002 : Step(2218): len = 186723, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 186800, Over = 0
PHY-3001 : Final: Len = 186800, Over = 0
RUN-1003 : finish command "place -eco" in  2.819601s wall, 3.296875s user + 0.671875s system = 3.968750s CPU (140.8%)

RUN-1004 : used memory is 711 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.428643s wall, 31.968750s user + 6.015625s system = 37.984375s CPU (217.9%)

RUN-1004 : used memory is 711 MB, reserved memory is 1120 MB, peak memory is 1023 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1987
PHY-1001 : Pin misalignment score is improved from 1987 to 1957
PHY-1001 : Pin misalignment score is improved from 1957 to 1953
PHY-1001 : Pin misalignment score is improved from 1953 to 1953
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2253 instances
RUN-1001 : 1103 mslices, 1122 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 718 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 204 nets have [11 - 20] pins
RUN-1001 : 109 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 467016, over cnt = 135(0%), over = 148, worst = 2
PHY-1002 : len = 467712, over cnt = 80(0%), over = 82, worst = 2
PHY-1002 : len = 466704, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 466712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 466744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157157s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (169.0%)

PHY-1001 : End global routing;  0.447672s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (129.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.108129s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (144.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000147s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 685768, over cnt = 180(0%), over = 181, worst = 2
PHY-1001 : End Routed; 11.191510s wall, 19.203125s user + 1.546875s system = 20.750000s CPU (185.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 681192, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.437965s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (117.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 680456, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.127675s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (171.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 680208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680208
PHY-1001 : End DR Iter 3; 0.060196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.890521s wall, 23.515625s user + 2.640625s system = 26.156250s CPU (164.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.386909s wall, 25.078125s user + 2.890625s system = 27.968750s CPU (160.9%)

RUN-1004 : used memory is 843 MB, reserved memory is 1157 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4448   out of  19600   22.69%
#reg                  488   out of  19600    2.49%
#le                  4449
  #lut only          3961   out of   4449   89.03%
  #reg only             1   out of   4449    0.02%
  #lut&reg            487   out of   4449   10.95%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.880633s wall, 3.687500s user + 1.234375s system = 4.921875s CPU (100.8%)

RUN-1004 : used memory is 844 MB, reserved memory is 1157 MB, peak memory is 1064 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 46793
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1471 valid insts, and 136317 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.592678s wall, 30.546875s user + 1.828125s system = 32.375000s CPU (279.3%)

RUN-1004 : used memory is 869 MB, reserved memory is 1155 MB, peak memory is 1064 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.731238s wall, 2.000000s user + 0.375000s system = 2.375000s CPU (87.0%)

RUN-1004 : used memory is 962 MB, reserved memory is 1207 MB, peak memory is 1064 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.723876s wall, 0.328125s user + 0.609375s system = 0.937500s CPU (13.9%)

RUN-1004 : used memory is 984 MB, reserved memory is 1231 MB, peak memory is 1064 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.988450s wall, 2.468750s user + 1.031250s system = 3.500000s CPU (35.0%)

RUN-1004 : used memory is 942 MB, reserved memory is 1189 MB, peak memory is 1064 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.722095s wall, 1.656250s user + 0.234375s system = 1.890625s CPU (109.8%)

RUN-1004 : used memory is 977 MB, reserved memory is 1223 MB, peak memory is 1064 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.632292s wall, 0.250000s user + 0.531250s system = 0.781250s CPU (11.8%)

RUN-1004 : used memory is 271 MB, reserved memory is 1232 MB, peak memory is 1064 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.932833s wall, 2.109375s user + 0.859375s system = 2.968750s CPU (33.2%)

RUN-1004 : used memory is 229 MB, reserved memory is 1190 MB, peak memory is 1064 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1' is already declared in MC8051OnBoard.v(31)
HDL-1007 : previous declaration of 'P1' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1' ignored in MC8051OnBoard.v(31)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(31)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(76)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1' is already declared in MC8051OnBoard.v(31)
HDL-1007 : previous declaration of 'P1' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1' ignored in MC8051OnBoard.v(31)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(31)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(76)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1' is already declared in MC8051OnBoard.v(31)
HDL-1007 : previous declaration of 'P1' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1' ignored in MC8051OnBoard.v(31)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(31)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(31)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(76)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1' is already declared in MC8051OnBoard.v(24)
HDL-1007 : previous declaration of 'P1' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1' ignored in MC8051OnBoard.v(24)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(24)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(77)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: procedural assignment to a non-register 'P1' is not permitted in MC8051OnBoard.v(24)
HDL-5007 WARNING: potential always loop found in MC8051OnBoard.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(77)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.190731s wall, 1.078125s user + 0.234375s system = 1.312500s CPU (110.2%)

RUN-1004 : used memory is 506 MB, reserved memory is 1151 MB, peak memory is 1064 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.519742s wall, 3.906250s user + 0.468750s system = 4.375000s CPU (96.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 1151 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.649897s wall, 2.437500s user + 0.828125s system = 3.265625s CPU (89.5%)

RUN-1004 : used memory is 618 MB, reserved memory is 1151 MB, peak memory is 1064 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5683/1 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7839/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6255/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18587/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5143/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5143/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  23.430362s wall, 22.796875s user + 1.375000s system = 24.171875s CPU (103.2%)

RUN-1004 : used memory is 675 MB, reserved memory is 1152 MB, peak memory is 1064 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.315938s wall, 3.437500s user + 0.562500s system = 4.000000s CPU (92.7%)

RUN-1004 : used memory is 690 MB, reserved memory is 1152 MB, peak memory is 1064 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4492 nets
RUN-1001 : 3009 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19129, tnet num: 4490, tinst num: 2199, tnode num: 20131, tedge num: 30387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.414663s wall, 1.984375s user + 0.156250s system = 2.140625s CPU (88.7%)

RUN-1004 : used memory is 706 MB, reserved memory is 1152 MB, peak memory is 1064 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4490 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.734059s wall, 2.187500s user + 0.203125s system = 2.390625s CPU (87.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37166e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2219): len = 1.04576e+06, overlap = 24.75
PHY-3002 : Step(2220): len = 858464, overlap = 27
PHY-3002 : Step(2221): len = 769360, overlap = 32.75
PHY-3002 : Step(2222): len = 702596, overlap = 39.5
PHY-3002 : Step(2223): len = 640633, overlap = 55.75
PHY-3002 : Step(2224): len = 584465, overlap = 75
PHY-3002 : Step(2225): len = 538208, overlap = 94
PHY-3002 : Step(2226): len = 481168, overlap = 120.25
PHY-3002 : Step(2227): len = 429239, overlap = 142.75
PHY-3002 : Step(2228): len = 401459, overlap = 155.5
PHY-3002 : Step(2229): len = 364155, overlap = 169.25
PHY-3002 : Step(2230): len = 321065, overlap = 196.5
PHY-3002 : Step(2231): len = 297232, overlap = 214
PHY-3002 : Step(2232): len = 271304, overlap = 235.75
PHY-3002 : Step(2233): len = 231376, overlap = 268
PHY-3002 : Step(2234): len = 209571, overlap = 292
PHY-3002 : Step(2235): len = 191968, overlap = 303.75
PHY-3002 : Step(2236): len = 155761, overlap = 329
PHY-3002 : Step(2237): len = 130809, overlap = 349.75
PHY-3002 : Step(2238): len = 121375, overlap = 355.5
PHY-3002 : Step(2239): len = 94623.9, overlap = 371.5
PHY-3002 : Step(2240): len = 75784.1, overlap = 386.75
PHY-3002 : Step(2241): len = 72152.3, overlap = 389.25
PHY-3002 : Step(2242): len = 58881.2, overlap = 407.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7454e-06
PHY-3002 : Step(2243): len = 56823.8, overlap = 409.25
PHY-3002 : Step(2244): len = 56411.6, overlap = 407
PHY-3002 : Step(2245): len = 56709, overlap = 406.25
PHY-3002 : Step(2246): len = 64037.8, overlap = 394.5
PHY-3002 : Step(2247): len = 73172.5, overlap = 377.5
PHY-3002 : Step(2248): len = 73032.9, overlap = 373.25
PHY-3002 : Step(2249): len = 72250.4, overlap = 370.75
PHY-3002 : Step(2250): len = 74389.2, overlap = 364.75
PHY-3002 : Step(2251): len = 77705.6, overlap = 356.5
PHY-3002 : Step(2252): len = 78755.8, overlap = 345.25
PHY-3002 : Step(2253): len = 78275.3, overlap = 342.75
PHY-3002 : Step(2254): len = 78283.1, overlap = 341.25
PHY-3002 : Step(2255): len = 81134.8, overlap = 332.5
PHY-3002 : Step(2256): len = 84324.5, overlap = 314.25
PHY-3002 : Step(2257): len = 82630, overlap = 311.75
PHY-3002 : Step(2258): len = 80902.3, overlap = 315.75
PHY-3002 : Step(2259): len = 79982.8, overlap = 315
PHY-3002 : Step(2260): len = 79578, overlap = 316.5
PHY-3002 : Step(2261): len = 77781, overlap = 322.25
PHY-3002 : Step(2262): len = 76232.8, overlap = 319
PHY-3002 : Step(2263): len = 74712.3, overlap = 327
PHY-3002 : Step(2264): len = 73088.4, overlap = 326
PHY-3002 : Step(2265): len = 72125, overlap = 329.25
PHY-3002 : Step(2266): len = 70774.1, overlap = 338.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.4908e-06
PHY-3002 : Step(2267): len = 70910.1, overlap = 334.25
PHY-3002 : Step(2268): len = 71474, overlap = 333.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.42879e-06
PHY-3002 : Step(2269): len = 72500.2, overlap = 326
PHY-3002 : Step(2270): len = 79253.5, overlap = 291
PHY-3002 : Step(2271): len = 88077.4, overlap = 241.25
PHY-3002 : Step(2272): len = 88535.3, overlap = 237.75
PHY-3002 : Step(2273): len = 89341.7, overlap = 235.5
PHY-3002 : Step(2274): len = 90807.4, overlap = 231.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.08576e-05
PHY-3002 : Step(2275): len = 92535.6, overlap = 230
PHY-3002 : Step(2276): len = 101107, overlap = 223.25
PHY-3002 : Step(2277): len = 104988, overlap = 216
PHY-3002 : Step(2278): len = 105128, overlap = 216
PHY-3002 : Step(2279): len = 105824, overlap = 209.25
PHY-3002 : Step(2280): len = 107047, overlap = 189.5
PHY-3002 : Step(2281): len = 108287, overlap = 185.75
PHY-3002 : Step(2282): len = 109362, overlap = 175.75
PHY-3002 : Step(2283): len = 110444, overlap = 162.75
PHY-3002 : Step(2284): len = 112107, overlap = 155.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.17152e-05
PHY-3002 : Step(2285): len = 112482, overlap = 151.5
PHY-3002 : Step(2286): len = 113509, overlap = 150.5
PHY-3002 : Step(2287): len = 114281, overlap = 146.25
PHY-3002 : Step(2288): len = 116515, overlap = 142.5
PHY-3002 : Step(2289): len = 118128, overlap = 135.75
PHY-3002 : Step(2290): len = 118632, overlap = 137
PHY-3002 : Step(2291): len = 119305, overlap = 134.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.34303e-05
PHY-3002 : Step(2292): len = 120134, overlap = 129.25
PHY-3002 : Step(2293): len = 123214, overlap = 131.75
PHY-3002 : Step(2294): len = 124857, overlap = 132.75
PHY-3002 : Step(2295): len = 125496, overlap = 130
PHY-3002 : Step(2296): len = 126772, overlap = 134.25
PHY-3002 : Step(2297): len = 128182, overlap = 137
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.68607e-05
PHY-3002 : Step(2298): len = 131123, overlap = 131.25
PHY-3002 : Step(2299): len = 133393, overlap = 131.75
PHY-3002 : Step(2300): len = 135442, overlap = 122.25
PHY-3002 : Step(2301): len = 136772, overlap = 112
PHY-3002 : Step(2302): len = 136299, overlap = 110.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022573s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (207.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.57605e-06
PHY-3002 : Step(2303): len = 132682, overlap = 175.25
PHY-3002 : Step(2304): len = 124854, overlap = 194.25
PHY-3002 : Step(2305): len = 121492, overlap = 197.5
PHY-3002 : Step(2306): len = 119223, overlap = 200.5
PHY-3002 : Step(2307): len = 117183, overlap = 203.25
PHY-3002 : Step(2308): len = 114695, overlap = 208.25
PHY-3002 : Step(2309): len = 111424, overlap = 216.5
PHY-3002 : Step(2310): len = 107436, overlap = 225.5
PHY-3002 : Step(2311): len = 104555, overlap = 233.5
PHY-3002 : Step(2312): len = 101739, overlap = 238.75
PHY-3002 : Step(2313): len = 99587.1, overlap = 240.25
PHY-3002 : Step(2314): len = 97410.6, overlap = 243.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.1521e-06
PHY-3002 : Step(2315): len = 97886.2, overlap = 243
PHY-3002 : Step(2316): len = 98399.7, overlap = 242.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08051e-05
PHY-3002 : Step(2317): len = 100296, overlap = 239.25
PHY-3002 : Step(2318): len = 104418, overlap = 235.5
PHY-3002 : Step(2319): len = 106669, overlap = 229.25
PHY-3002 : Step(2320): len = 108226, overlap = 227.5
PHY-3002 : Step(2321): len = 111686, overlap = 225
PHY-3002 : Step(2322): len = 114953, overlap = 219.5
PHY-3002 : Step(2323): len = 114689, overlap = 217.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16102e-05
PHY-3002 : Step(2324): len = 121559, overlap = 203.75
PHY-3002 : Step(2325): len = 128545, overlap = 176.75
PHY-3002 : Step(2326): len = 127514, overlap = 176.75
PHY-3002 : Step(2327): len = 127398, overlap = 173.5
PHY-3002 : Step(2328): len = 127598, overlap = 174
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.32205e-05
PHY-3002 : Step(2329): len = 131335, overlap = 161
PHY-3002 : Step(2330): len = 139375, overlap = 144.25
PHY-3002 : Step(2331): len = 140007, overlap = 137.25
PHY-3002 : Step(2332): len = 140867, overlap = 124.75
PHY-3002 : Step(2333): len = 142377, overlap = 113.5
PHY-3002 : Step(2334): len = 143560, overlap = 111.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.6441e-05
PHY-3002 : Step(2335): len = 146871, overlap = 108
PHY-3002 : Step(2336): len = 150570, overlap = 102.5
PHY-3002 : Step(2337): len = 151549, overlap = 98
PHY-3002 : Step(2338): len = 152730, overlap = 90.25
PHY-3002 : Step(2339): len = 152815, overlap = 87.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000172882
PHY-3002 : Step(2340): len = 156264, overlap = 77.75
PHY-3002 : Step(2341): len = 159486, overlap = 70.5
PHY-3002 : Step(2342): len = 161609, overlap = 65
PHY-3002 : Step(2343): len = 161533, overlap = 64.75
PHY-3002 : Step(2344): len = 161118, overlap = 65.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.18432e-05
PHY-3002 : Step(2345): len = 160392, overlap = 135.5
PHY-3002 : Step(2346): len = 158627, overlap = 124.75
PHY-3002 : Step(2347): len = 156406, overlap = 119.5
PHY-3002 : Step(2348): len = 154334, overlap = 117.25
PHY-3002 : Step(2349): len = 152300, overlap = 114.75
PHY-3002 : Step(2350): len = 150977, overlap = 117.75
PHY-3002 : Step(2351): len = 148799, overlap = 119.5
PHY-3002 : Step(2352): len = 146733, overlap = 118
PHY-3002 : Step(2353): len = 144528, overlap = 119.5
PHY-3002 : Step(2354): len = 142779, overlap = 125.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103686
PHY-3002 : Step(2355): len = 146509, overlap = 117.75
PHY-3002 : Step(2356): len = 149809, overlap = 112.25
PHY-3002 : Step(2357): len = 151246, overlap = 104.75
PHY-3002 : Step(2358): len = 151632, overlap = 99
PHY-3002 : Step(2359): len = 151936, overlap = 97
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000200614
PHY-3002 : Step(2360): len = 155299, overlap = 91.5
PHY-3002 : Step(2361): len = 158718, overlap = 76.5
PHY-3002 : Step(2362): len = 160940, overlap = 69.5
PHY-3002 : Step(2363): len = 160813, overlap = 69.5
PHY-3002 : Step(2364): len = 160466, overlap = 71.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.552388s wall, 0.578125s user + 0.375000s system = 0.953125s CPU (172.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164917
PHY-3002 : Step(2365): len = 172589, overlap = 21.25
PHY-3002 : Step(2366): len = 168177, overlap = 33.5
PHY-3002 : Step(2367): len = 164030, overlap = 45.25
PHY-3002 : Step(2368): len = 162306, overlap = 53.25
PHY-3002 : Step(2369): len = 161320, overlap = 59.75
PHY-3002 : Step(2370): len = 160610, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329834
PHY-3002 : Step(2371): len = 162898, overlap = 59.5
PHY-3002 : Step(2372): len = 165151, overlap = 55.75
PHY-3002 : Step(2373): len = 166296, overlap = 56
PHY-3002 : Step(2374): len = 166238, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000659667
PHY-3002 : Step(2375): len = 167910, overlap = 47.25
PHY-3002 : Step(2376): len = 170052, overlap = 43.5
PHY-3002 : Step(2377): len = 171219, overlap = 44
PHY-3002 : Step(2378): len = 170801, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036235s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (86.2%)

PHY-3001 : Legalized: Len = 177654, Over = 0
PHY-3001 : Final: Len = 177654, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 481112, over cnt = 105(0%), over = 120, worst = 3
PHY-1002 : len = 481896, over cnt = 41(0%), over = 45, worst = 2
PHY-1002 : len = 481840, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 481424, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 481424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.143528s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (141.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 59 needs to be replaced
PHY-3001 : design contains 2251 instances, 2225 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19508, tnet num: 4542, tinst num: 2251, tnode num: 20526, tedge num: 30875.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.789832s wall, 1.796875s user + 0.234375s system = 2.031250s CPU (113.5%)

RUN-1004 : used memory is 746 MB, reserved memory is 1152 MB, peak memory is 1064 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.036437s wall, 2.062500s user + 0.250000s system = 2.312500s CPU (113.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187124
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2379): len = 186794, overlap = 0
PHY-3002 : Step(2380): len = 186794, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004751s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73841e-05
PHY-3002 : Step(2381): len = 186685, overlap = 3
PHY-3002 : Step(2382): len = 186685, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47681e-05
PHY-3002 : Step(2383): len = 186585, overlap = 3
PHY-3002 : Step(2384): len = 186585, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95363e-05
PHY-3002 : Step(2385): len = 186611, overlap = 3
PHY-3002 : Step(2386): len = 186611, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.6068e-05
PHY-3002 : Step(2387): len = 186487, overlap = 7
PHY-3002 : Step(2388): len = 186487, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000192136
PHY-3002 : Step(2389): len = 186619, overlap = 5.5
PHY-3002 : Step(2390): len = 186619, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000384272
PHY-3002 : Step(2391): len = 186668, overlap = 4.75
PHY-3002 : Step(2392): len = 186717, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061740s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (202.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232319
PHY-3002 : Step(2393): len = 186708, overlap = 2
PHY-3002 : Step(2394): len = 186723, overlap = 2.5
PHY-3002 : Step(2395): len = 186723, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011744s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 186800, Over = 0
PHY-3001 : Final: Len = 186800, Over = 0
RUN-1003 : finish command "place -eco" in  3.028189s wall, 3.515625s user + 0.765625s system = 4.281250s CPU (141.4%)

RUN-1004 : used memory is 748 MB, reserved memory is 1152 MB, peak memory is 1064 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  18.258265s wall, 32.171875s user + 4.343750s system = 36.515625s CPU (200.0%)

RUN-1004 : used memory is 748 MB, reserved memory is 1152 MB, peak memory is 1064 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1987
PHY-1001 : Pin misalignment score is improved from 1987 to 1957
PHY-1001 : Pin misalignment score is improved from 1957 to 1953
PHY-1001 : Pin misalignment score is improved from 1953 to 1953
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2253 instances
RUN-1001 : 1103 mslices, 1122 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2988 nets have 2 pins
RUN-1001 : 718 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 204 nets have [11 - 20] pins
RUN-1001 : 109 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 467016, over cnt = 135(0%), over = 148, worst = 2
PHY-1002 : len = 467712, over cnt = 80(0%), over = 82, worst = 2
PHY-1002 : len = 466704, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 466712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 466744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152609s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (174.1%)

PHY-1001 : End global routing;  0.399460s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (136.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117282s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 685768, over cnt = 180(0%), over = 181, worst = 2
PHY-1001 : End Routed; 10.785786s wall, 18.890625s user + 1.656250s system = 20.546875s CPU (190.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 681192, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.292784s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (122.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 680456, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.089455s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (174.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 680208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680208
PHY-1001 : End DR Iter 3; 0.046226s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (135.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.168579s wall, 22.328125s user + 2.687500s system = 25.015625s CPU (164.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.642961s wall, 23.890625s user + 2.937500s system = 26.828125s CPU (161.2%)

RUN-1004 : used memory is 735 MB, reserved memory is 1186 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4448   out of  19600   22.69%
#reg                  488   out of  19600    2.49%
#le                  4449
  #lut only          3961   out of   4449   89.03%
  #reg only             1   out of   4449    0.02%
  #lut&reg            487   out of   4449   10.95%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.745601s wall, 3.421875s user + 1.640625s system = 5.062500s CPU (106.7%)

RUN-1004 : used memory is 810 MB, reserved memory is 1186 MB, peak memory is 1064 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 46793
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1471 valid insts, and 136317 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.769947s wall, 31.687500s user + 2.093750s system = 33.781250s CPU (287.0%)

RUN-1004 : used memory is 837 MB, reserved memory is 1185 MB, peak memory is 1064 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.169947s wall, 1.093750s user + 0.125000s system = 1.218750s CPU (104.2%)

RUN-1004 : used memory is 843 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.103551s wall, 3.640625s user + 0.515625s system = 4.156250s CPU (101.3%)

RUN-1004 : used memory is 845 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.243650s wall, 2.390625s user + 0.984375s system = 3.375000s CPU (104.0%)

RUN-1004 : used memory is 846 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5684/0 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7840/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6256/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18588/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.74 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5144/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5144/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  23.952718s wall, 23.171875s user + 0.390625s system = 23.562500s CPU (98.4%)

RUN-1004 : used memory is 852 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.722087s wall, 2.937500s user + 0.937500s system = 3.875000s CPU (104.1%)

RUN-1004 : used memory is 857 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4493 nets
RUN-1001 : 3011 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19130, tnet num: 4491, tinst num: 2199, tnode num: 20132, tedge num: 30388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.066132s wall, 2.031250s user + 0.281250s system = 2.312500s CPU (111.9%)

RUN-1004 : used memory is 864 MB, reserved memory is 1176 MB, peak memory is 1064 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.282481s wall, 2.281250s user + 0.312500s system = 2.593750s CPU (113.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37194e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2396): len = 1.04607e+06, overlap = 24.75
PHY-3002 : Step(2397): len = 858754, overlap = 27
PHY-3002 : Step(2398): len = 769646, overlap = 32.75
PHY-3002 : Step(2399): len = 702881, overlap = 39.5
PHY-3002 : Step(2400): len = 640916, overlap = 55.75
PHY-3002 : Step(2401): len = 584745, overlap = 75
PHY-3002 : Step(2402): len = 538470, overlap = 94
PHY-3002 : Step(2403): len = 481411, overlap = 120.25
PHY-3002 : Step(2404): len = 429465, overlap = 142.75
PHY-3002 : Step(2405): len = 401679, overlap = 155.5
PHY-3002 : Step(2406): len = 364368, overlap = 169.25
PHY-3002 : Step(2407): len = 321252, overlap = 196.5
PHY-3002 : Step(2408): len = 297429, overlap = 214.25
PHY-3002 : Step(2409): len = 271480, overlap = 235.75
PHY-3002 : Step(2410): len = 231582, overlap = 268.25
PHY-3002 : Step(2411): len = 209654, overlap = 292.25
PHY-3002 : Step(2412): len = 192209, overlap = 304
PHY-3002 : Step(2413): len = 149997, overlap = 334.75
PHY-3002 : Step(2414): len = 129731, overlap = 352.25
PHY-3002 : Step(2415): len = 121692, overlap = 354.75
PHY-3002 : Step(2416): len = 90276.1, overlap = 374.75
PHY-3002 : Step(2417): len = 74398.7, overlap = 389.75
PHY-3002 : Step(2418): len = 70058.6, overlap = 394.25
PHY-3002 : Step(2419): len = 62365.5, overlap = 401.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60403e-06
PHY-3002 : Step(2420): len = 60653.1, overlap = 405
PHY-3002 : Step(2421): len = 59870.9, overlap = 403.5
PHY-3002 : Step(2422): len = 60862.4, overlap = 401
PHY-3002 : Step(2423): len = 72052.2, overlap = 387.75
PHY-3002 : Step(2424): len = 75350.2, overlap = 378
PHY-3002 : Step(2425): len = 74405.5, overlap = 376.25
PHY-3002 : Step(2426): len = 74929, overlap = 371.5
PHY-3002 : Step(2427): len = 75909.3, overlap = 364
PHY-3002 : Step(2428): len = 80013.8, overlap = 348
PHY-3002 : Step(2429): len = 79247.1, overlap = 344
PHY-3002 : Step(2430): len = 78431.6, overlap = 346
PHY-3002 : Step(2431): len = 78236, overlap = 346.5
PHY-3002 : Step(2432): len = 79199.2, overlap = 339.75
PHY-3002 : Step(2433): len = 78539.1, overlap = 334.25
PHY-3002 : Step(2434): len = 77760.1, overlap = 324.5
PHY-3002 : Step(2435): len = 77463, overlap = 323.75
PHY-3002 : Step(2436): len = 76288.9, overlap = 324.5
PHY-3002 : Step(2437): len = 74878.3, overlap = 323.5
PHY-3002 : Step(2438): len = 74253.6, overlap = 325.5
PHY-3002 : Step(2439): len = 73222.3, overlap = 324.75
PHY-3002 : Step(2440): len = 72318.5, overlap = 328.25
PHY-3002 : Step(2441): len = 71266.2, overlap = 333.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20806e-06
PHY-3002 : Step(2442): len = 71296.9, overlap = 330.25
PHY-3002 : Step(2443): len = 71623.7, overlap = 329.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.74431e-06
PHY-3002 : Step(2444): len = 72092, overlap = 329.75
PHY-3002 : Step(2445): len = 74077.2, overlap = 322.5
PHY-3002 : Step(2446): len = 84909, overlap = 251.75
PHY-3002 : Step(2447): len = 87077.7, overlap = 244
PHY-3002 : Step(2448): len = 88181.4, overlap = 241
PHY-3002 : Step(2449): len = 90700.2, overlap = 238.75
PHY-3002 : Step(2450): len = 91848, overlap = 238
PHY-3002 : Step(2451): len = 92843.7, overlap = 233.25
PHY-3002 : Step(2452): len = 94547.5, overlap = 227.5
PHY-3002 : Step(2453): len = 96295.5, overlap = 231.75
PHY-3002 : Step(2454): len = 97149.1, overlap = 230
PHY-3002 : Step(2455): len = 96900.6, overlap = 230.5
PHY-3002 : Step(2456): len = 96965.3, overlap = 227.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.48861e-06
PHY-3002 : Step(2457): len = 97279.7, overlap = 225.25
PHY-3002 : Step(2458): len = 98089.3, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.535e-05
PHY-3002 : Step(2459): len = 99660.1, overlap = 216.25
PHY-3002 : Step(2460): len = 105219, overlap = 185
PHY-3002 : Step(2461): len = 106155, overlap = 178.25
PHY-3002 : Step(2462): len = 106584, overlap = 174.25
PHY-3002 : Step(2463): len = 107834, overlap = 170.75
PHY-3002 : Step(2464): len = 109421, overlap = 165.25
PHY-3002 : Step(2465): len = 112036, overlap = 151.75
PHY-3002 : Step(2466): len = 112593, overlap = 150.5
PHY-3002 : Step(2467): len = 113465, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07e-05
PHY-3002 : Step(2468): len = 114618, overlap = 149
PHY-3002 : Step(2469): len = 116876, overlap = 143.5
PHY-3002 : Step(2470): len = 117956, overlap = 146.75
PHY-3002 : Step(2471): len = 119641, overlap = 146
PHY-3002 : Step(2472): len = 121833, overlap = 142.5
PHY-3002 : Step(2473): len = 123242, overlap = 138.75
PHY-3002 : Step(2474): len = 123714, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.14e-05
PHY-3002 : Step(2475): len = 125557, overlap = 135.75
PHY-3002 : Step(2476): len = 128015, overlap = 134.75
PHY-3002 : Step(2477): len = 128500, overlap = 126.75
PHY-3002 : Step(2478): len = 128980, overlap = 127
PHY-3002 : Step(2479): len = 129160, overlap = 128.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120908
PHY-3002 : Step(2480): len = 131098, overlap = 121.75
PHY-3002 : Step(2481): len = 135499, overlap = 109.5
PHY-3002 : Step(2482): len = 135754, overlap = 109.5
PHY-3002 : Step(2483): len = 135831, overlap = 103.75
PHY-3002 : Step(2484): len = 136065, overlap = 102.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027506s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75725e-06
PHY-3002 : Step(2485): len = 134980, overlap = 157.25
PHY-3002 : Step(2486): len = 128320, overlap = 185.75
PHY-3002 : Step(2487): len = 124382, overlap = 192
PHY-3002 : Step(2488): len = 120913, overlap = 197.25
PHY-3002 : Step(2489): len = 116630, overlap = 210.75
PHY-3002 : Step(2490): len = 112552, overlap = 219.5
PHY-3002 : Step(2491): len = 108182, overlap = 229
PHY-3002 : Step(2492): len = 104716, overlap = 237.5
PHY-3002 : Step(2493): len = 101312, overlap = 243.5
PHY-3002 : Step(2494): len = 98260.5, overlap = 249.5
PHY-3002 : Step(2495): len = 96517.4, overlap = 253
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51449e-06
PHY-3002 : Step(2496): len = 97150.2, overlap = 252.75
PHY-3002 : Step(2497): len = 97720.8, overlap = 251.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11375e-05
PHY-3002 : Step(2498): len = 98715, overlap = 248.5
PHY-3002 : Step(2499): len = 104092, overlap = 239.5
PHY-3002 : Step(2500): len = 110569, overlap = 222.25
PHY-3002 : Step(2501): len = 111084, overlap = 220.5
PHY-3002 : Step(2502): len = 112429, overlap = 218.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2275e-05
PHY-3002 : Step(2503): len = 115076, overlap = 213.75
PHY-3002 : Step(2504): len = 122478, overlap = 200.75
PHY-3002 : Step(2505): len = 123284, overlap = 195.25
PHY-3002 : Step(2506): len = 124035, overlap = 189.25
PHY-3002 : Step(2507): len = 125556, overlap = 178.5
PHY-3002 : Step(2508): len = 129540, overlap = 149.25
PHY-3002 : Step(2509): len = 130673, overlap = 145.5
PHY-3002 : Step(2510): len = 131287, overlap = 142.5
PHY-3002 : Step(2511): len = 132085, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45501e-05
PHY-3002 : Step(2512): len = 135222, overlap = 130
PHY-3002 : Step(2513): len = 140165, overlap = 126.25
PHY-3002 : Step(2514): len = 140190, overlap = 124
PHY-3002 : Step(2515): len = 141157, overlap = 115.25
PHY-3002 : Step(2516): len = 142424, overlap = 113.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91001e-05
PHY-3002 : Step(2517): len = 148073, overlap = 106.25
PHY-3002 : Step(2518): len = 153322, overlap = 98.75
PHY-3002 : Step(2519): len = 152626, overlap = 94.75
PHY-3002 : Step(2520): len = 152563, overlap = 91
PHY-3002 : Step(2521): len = 152584, overlap = 86.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167718
PHY-3002 : Step(2522): len = 156106, overlap = 81
PHY-3002 : Step(2523): len = 158154, overlap = 74.5
PHY-3002 : Step(2524): len = 159814, overlap = 73.5
PHY-3002 : Step(2525): len = 159145, overlap = 71.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335436
PHY-3002 : Step(2526): len = 161144, overlap = 68.25
PHY-3002 : Step(2527): len = 163126, overlap = 64.5
PHY-3002 : Step(2528): len = 163197, overlap = 63.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28498e-05
PHY-3002 : Step(2529): len = 162628, overlap = 125.25
PHY-3002 : Step(2530): len = 162115, overlap = 114.5
PHY-3002 : Step(2531): len = 160775, overlap = 104.75
PHY-3002 : Step(2532): len = 158869, overlap = 98.5
PHY-3002 : Step(2533): len = 154485, overlap = 99.75
PHY-3002 : Step(2534): len = 150619, overlap = 106
PHY-3002 : Step(2535): len = 147639, overlap = 116
PHY-3002 : Step(2536): len = 145537, overlap = 123.5
PHY-3002 : Step(2537): len = 144961, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001257
PHY-3002 : Step(2538): len = 149499, overlap = 117
PHY-3002 : Step(2539): len = 153685, overlap = 102.75
PHY-3002 : Step(2540): len = 155320, overlap = 94.25
PHY-3002 : Step(2541): len = 156146, overlap = 91.75
PHY-3002 : Step(2542): len = 156677, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251399
PHY-3002 : Step(2543): len = 159845, overlap = 82.75
PHY-3002 : Step(2544): len = 162519, overlap = 72
PHY-3002 : Step(2545): len = 164239, overlap = 66.25
PHY-3002 : Step(2546): len = 164413, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.513455s wall, 0.546875s user + 0.437500s system = 0.984375s CPU (191.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175068
PHY-3002 : Step(2547): len = 173885, overlap = 17.75
PHY-3002 : Step(2548): len = 169659, overlap = 29.5
PHY-3002 : Step(2549): len = 165819, overlap = 40.5
PHY-3002 : Step(2550): len = 163314, overlap = 50
PHY-3002 : Step(2551): len = 162122, overlap = 58.75
PHY-3002 : Step(2552): len = 161560, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349459
PHY-3002 : Step(2553): len = 164015, overlap = 58.25
PHY-3002 : Step(2554): len = 166063, overlap = 52.25
PHY-3002 : Step(2555): len = 166990, overlap = 51.5
PHY-3002 : Step(2556): len = 167241, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000698919
PHY-3002 : Step(2557): len = 169075, overlap = 48.5
PHY-3002 : Step(2558): len = 171025, overlap = 47.25
PHY-3002 : Step(2559): len = 171252, overlap = 45.75
PHY-3002 : Step(2560): len = 171531, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026599s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.5%)

PHY-3001 : Legalized: Len = 178214, Over = 0
PHY-3001 : Final: Len = 178214, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 479256, over cnt = 98(0%), over = 109, worst = 2
PHY-1002 : len = 479824, over cnt = 51(0%), over = 54, worst = 2
PHY-1002 : len = 479696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 479400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 479384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.181026s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (207.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 2250 instances, 2224 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19491, tnet num: 4542, tinst num: 2250, tnode num: 20501, tedge num: 30845.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.790419s wall, 1.843750s user + 0.171875s system = 2.015625s CPU (112.6%)

RUN-1004 : used memory is 886 MB, reserved memory is 1176 MB, peak memory is 1064 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 952 clock pins, and constraint 1010 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.008592s wall, 2.078125s user + 0.187500s system = 2.265625s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2561): len = 187131, overlap = 0
PHY-3002 : Step(2562): len = 187131, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56896e-05
PHY-3002 : Step(2563): len = 187168, overlap = 3.25
PHY-3002 : Step(2564): len = 187168, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13793e-05
PHY-3002 : Step(2565): len = 186874, overlap = 2.5
PHY-3002 : Step(2566): len = 186874, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27586e-05
PHY-3002 : Step(2567): len = 187006, overlap = 3.25
PHY-3002 : Step(2568): len = 187006, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101381
PHY-3002 : Step(2569): len = 186788, overlap = 8
PHY-3002 : Step(2570): len = 186806, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201375
PHY-3002 : Step(2571): len = 187030, overlap = 6
PHY-3002 : Step(2572): len = 187079, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040275
PHY-3002 : Step(2573): len = 186978, overlap = 5.5
PHY-3002 : Step(2574): len = 186978, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070384s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (133.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0003027
PHY-3002 : Step(2575): len = 187205, overlap = 2.25
PHY-3002 : Step(2576): len = 187249, overlap = 2.25
PHY-3002 : Step(2577): len = 187249, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007581s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (412.2%)

PHY-3001 : Legalized: Len = 187476, Over = 0
PHY-3001 : Final: Len = 187476, Over = 0
RUN-1003 : finish command "place -eco" in  2.939298s wall, 3.312500s user + 0.531250s system = 3.843750s CPU (130.8%)

RUN-1004 : used memory is 887 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.815585s wall, 31.968750s user + 5.640625s system = 37.609375s CPU (223.7%)

RUN-1004 : used memory is 887 MB, reserved memory is 1176 MB, peak memory is 1064 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1947
PHY-1001 : Pin misalignment score is improved from 1947 to 1918
PHY-1001 : Pin misalignment score is improved from 1918 to 1914
PHY-1001 : Pin misalignment score is improved from 1914 to 1914
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2252 instances
RUN-1001 : 1103 mslices, 1121 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2994 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 463992, over cnt = 106(0%), over = 117, worst = 2
PHY-1002 : len = 464640, over cnt = 56(0%), over = 60, worst = 2
PHY-1002 : len = 464680, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 464480, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 464192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128322s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (158.3%)

PHY-1001 : End global routing;  0.345428s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (131.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132287s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (118.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 694488, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 11.058758s wall, 19.546875s user + 1.375000s system = 20.921875s CPU (189.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 689456, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.269740s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (110.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 689408, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.055422s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 689312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 689312
PHY-1001 : End DR Iter 3; 0.058540s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (106.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.015564s wall, 23.375000s user + 2.000000s system = 25.375000s CPU (169.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.131664s wall, 24.562500s user + 2.156250s system = 26.718750s CPU (165.6%)

RUN-1004 : used memory is 913 MB, reserved memory is 1196 MB, peak memory is 1133 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4446   out of  19600   22.68%
#reg                  484   out of  19600    2.47%
#le                  4447
  #lut only          3963   out of   4447   89.12%
  #reg only             1   out of   4447    0.02%
  #lut&reg            483   out of   4447   10.86%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.671181s wall, 3.687500s user + 1.218750s system = 4.906250s CPU (105.0%)

RUN-1004 : used memory is 913 MB, reserved memory is 1196 MB, peak memory is 1133 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 47014
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1469 valid insts, and 136635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.191741s wall, 31.187500s user + 1.750000s system = 32.937500s CPU (294.3%)

RUN-1004 : used memory is 926 MB, reserved memory is 1195 MB, peak memory is 1133 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.275210s wall, 1.890625s user + 0.312500s system = 2.203125s CPU (96.8%)

RUN-1004 : used memory is 953 MB, reserved memory is 1257 MB, peak memory is 1133 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.691827s wall, 0.328125s user + 0.656250s system = 0.984375s CPU (14.7%)

RUN-1004 : used memory is 977 MB, reserved memory is 1283 MB, peak memory is 1133 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.504422s wall, 2.312500s user + 1.031250s system = 3.343750s CPU (35.2%)

RUN-1004 : used memory is 935 MB, reserved memory is 1241 MB, peak memory is 1133 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.069457s wall, 1.062500s user + 0.156250s system = 1.218750s CPU (114.0%)

RUN-1004 : used memory is 934 MB, reserved memory is 1220 MB, peak memory is 1133 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.050058s wall, 3.734375s user + 0.343750s system = 4.078125s CPU (100.7%)

RUN-1004 : used memory is 935 MB, reserved memory is 1220 MB, peak memory is 1133 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.070423s wall, 2.093750s user + 1.015625s system = 3.109375s CPU (101.3%)

RUN-1004 : used memory is 936 MB, reserved memory is 1220 MB, peak memory is 1133 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5684/0 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7840/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6256/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18588/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.77 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5144/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5144/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  21.025379s wall, 20.890625s user + 2.046875s system = 22.937500s CPU (109.1%)

RUN-1004 : used memory is 950 MB, reserved memory is 1221 MB, peak memory is 1133 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.414862s wall, 3.421875s user + 1.062500s system = 4.484375s CPU (101.6%)

RUN-1004 : used memory is 950 MB, reserved memory is 1221 MB, peak memory is 1133 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4493 nets
RUN-1001 : 3011 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19130, tnet num: 4491, tinst num: 2199, tnode num: 20132, tedge num: 30388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.724242s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (110.6%)

RUN-1004 : used memory is 953 MB, reserved memory is 1221 MB, peak memory is 1133 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.989694s wall, 2.031250s user + 0.250000s system = 2.281250s CPU (114.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37194e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2578): len = 1.04607e+06, overlap = 24.75
PHY-3002 : Step(2579): len = 858754, overlap = 27
PHY-3002 : Step(2580): len = 769646, overlap = 32.75
PHY-3002 : Step(2581): len = 702881, overlap = 39.5
PHY-3002 : Step(2582): len = 640916, overlap = 55.75
PHY-3002 : Step(2583): len = 584745, overlap = 75
PHY-3002 : Step(2584): len = 538470, overlap = 94
PHY-3002 : Step(2585): len = 481411, overlap = 120.25
PHY-3002 : Step(2586): len = 429465, overlap = 142.75
PHY-3002 : Step(2587): len = 401679, overlap = 155.5
PHY-3002 : Step(2588): len = 364368, overlap = 169.25
PHY-3002 : Step(2589): len = 321252, overlap = 196.5
PHY-3002 : Step(2590): len = 297429, overlap = 214.25
PHY-3002 : Step(2591): len = 271480, overlap = 235.75
PHY-3002 : Step(2592): len = 231582, overlap = 268.25
PHY-3002 : Step(2593): len = 209654, overlap = 292.25
PHY-3002 : Step(2594): len = 192209, overlap = 304
PHY-3002 : Step(2595): len = 149997, overlap = 334.75
PHY-3002 : Step(2596): len = 129731, overlap = 352.25
PHY-3002 : Step(2597): len = 121692, overlap = 354.75
PHY-3002 : Step(2598): len = 90276.1, overlap = 374.75
PHY-3002 : Step(2599): len = 74398.7, overlap = 389.75
PHY-3002 : Step(2600): len = 70058.6, overlap = 394.25
PHY-3002 : Step(2601): len = 62365.5, overlap = 401.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60403e-06
PHY-3002 : Step(2602): len = 60653.1, overlap = 405
PHY-3002 : Step(2603): len = 59870.9, overlap = 403.5
PHY-3002 : Step(2604): len = 60862.4, overlap = 401
PHY-3002 : Step(2605): len = 72052.2, overlap = 387.75
PHY-3002 : Step(2606): len = 75350.2, overlap = 378
PHY-3002 : Step(2607): len = 74405.5, overlap = 376.25
PHY-3002 : Step(2608): len = 74929, overlap = 371.5
PHY-3002 : Step(2609): len = 75909.3, overlap = 364
PHY-3002 : Step(2610): len = 80013.8, overlap = 348
PHY-3002 : Step(2611): len = 79247.1, overlap = 344
PHY-3002 : Step(2612): len = 78431.6, overlap = 346
PHY-3002 : Step(2613): len = 78236, overlap = 346.5
PHY-3002 : Step(2614): len = 79199.2, overlap = 339.75
PHY-3002 : Step(2615): len = 78539.1, overlap = 334.25
PHY-3002 : Step(2616): len = 77760.1, overlap = 324.5
PHY-3002 : Step(2617): len = 77463, overlap = 323.75
PHY-3002 : Step(2618): len = 76288.9, overlap = 324.5
PHY-3002 : Step(2619): len = 74878.3, overlap = 323.5
PHY-3002 : Step(2620): len = 74253.6, overlap = 325.5
PHY-3002 : Step(2621): len = 73222.3, overlap = 324.75
PHY-3002 : Step(2622): len = 72318.5, overlap = 328.25
PHY-3002 : Step(2623): len = 71266.2, overlap = 333.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20806e-06
PHY-3002 : Step(2624): len = 71296.9, overlap = 330.25
PHY-3002 : Step(2625): len = 71623.7, overlap = 329.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.74431e-06
PHY-3002 : Step(2626): len = 72092, overlap = 329.75
PHY-3002 : Step(2627): len = 74077.2, overlap = 322.5
PHY-3002 : Step(2628): len = 84909, overlap = 251.75
PHY-3002 : Step(2629): len = 87077.7, overlap = 244
PHY-3002 : Step(2630): len = 88181.4, overlap = 241
PHY-3002 : Step(2631): len = 90700.2, overlap = 238.75
PHY-3002 : Step(2632): len = 91848, overlap = 238
PHY-3002 : Step(2633): len = 92843.7, overlap = 233.25
PHY-3002 : Step(2634): len = 94547.5, overlap = 227.5
PHY-3002 : Step(2635): len = 96295.5, overlap = 231.75
PHY-3002 : Step(2636): len = 97149.1, overlap = 230
PHY-3002 : Step(2637): len = 96900.6, overlap = 230.5
PHY-3002 : Step(2638): len = 96965.3, overlap = 227.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.48861e-06
PHY-3002 : Step(2639): len = 97279.7, overlap = 225.25
PHY-3002 : Step(2640): len = 98089.3, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.535e-05
PHY-3002 : Step(2641): len = 99660.1, overlap = 216.25
PHY-3002 : Step(2642): len = 105219, overlap = 185
PHY-3002 : Step(2643): len = 106155, overlap = 178.25
PHY-3002 : Step(2644): len = 106584, overlap = 174.25
PHY-3002 : Step(2645): len = 107834, overlap = 170.75
PHY-3002 : Step(2646): len = 109421, overlap = 165.25
PHY-3002 : Step(2647): len = 112036, overlap = 151.75
PHY-3002 : Step(2648): len = 112593, overlap = 150.5
PHY-3002 : Step(2649): len = 113465, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07e-05
PHY-3002 : Step(2650): len = 114618, overlap = 149
PHY-3002 : Step(2651): len = 116876, overlap = 143.5
PHY-3002 : Step(2652): len = 117956, overlap = 146.75
PHY-3002 : Step(2653): len = 119641, overlap = 146
PHY-3002 : Step(2654): len = 121833, overlap = 142.5
PHY-3002 : Step(2655): len = 123242, overlap = 138.75
PHY-3002 : Step(2656): len = 123714, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.14e-05
PHY-3002 : Step(2657): len = 125557, overlap = 135.75
PHY-3002 : Step(2658): len = 128015, overlap = 134.75
PHY-3002 : Step(2659): len = 128500, overlap = 126.75
PHY-3002 : Step(2660): len = 128980, overlap = 127
PHY-3002 : Step(2661): len = 129160, overlap = 128.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120908
PHY-3002 : Step(2662): len = 131098, overlap = 121.75
PHY-3002 : Step(2663): len = 135499, overlap = 109.5
PHY-3002 : Step(2664): len = 135754, overlap = 109.5
PHY-3002 : Step(2665): len = 135831, overlap = 103.75
PHY-3002 : Step(2666): len = 136065, overlap = 102.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028696s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75725e-06
PHY-3002 : Step(2667): len = 134980, overlap = 157.25
PHY-3002 : Step(2668): len = 128320, overlap = 185.75
PHY-3002 : Step(2669): len = 124382, overlap = 192
PHY-3002 : Step(2670): len = 120913, overlap = 197.25
PHY-3002 : Step(2671): len = 116630, overlap = 210.75
PHY-3002 : Step(2672): len = 112552, overlap = 219.5
PHY-3002 : Step(2673): len = 108182, overlap = 229
PHY-3002 : Step(2674): len = 104716, overlap = 237.5
PHY-3002 : Step(2675): len = 101312, overlap = 243.5
PHY-3002 : Step(2676): len = 98260.5, overlap = 249.5
PHY-3002 : Step(2677): len = 96517.4, overlap = 253
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51449e-06
PHY-3002 : Step(2678): len = 97150.2, overlap = 252.75
PHY-3002 : Step(2679): len = 97720.8, overlap = 251.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11375e-05
PHY-3002 : Step(2680): len = 98715, overlap = 248.5
PHY-3002 : Step(2681): len = 104092, overlap = 239.5
PHY-3002 : Step(2682): len = 110569, overlap = 222.25
PHY-3002 : Step(2683): len = 111084, overlap = 220.5
PHY-3002 : Step(2684): len = 112429, overlap = 218.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2275e-05
PHY-3002 : Step(2685): len = 115076, overlap = 213.75
PHY-3002 : Step(2686): len = 122478, overlap = 200.75
PHY-3002 : Step(2687): len = 123284, overlap = 195.25
PHY-3002 : Step(2688): len = 124035, overlap = 189.25
PHY-3002 : Step(2689): len = 125556, overlap = 178.5
PHY-3002 : Step(2690): len = 129540, overlap = 149.25
PHY-3002 : Step(2691): len = 130673, overlap = 145.5
PHY-3002 : Step(2692): len = 131287, overlap = 142.5
PHY-3002 : Step(2693): len = 132085, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45501e-05
PHY-3002 : Step(2694): len = 135222, overlap = 130
PHY-3002 : Step(2695): len = 140165, overlap = 126.25
PHY-3002 : Step(2696): len = 140190, overlap = 124
PHY-3002 : Step(2697): len = 141157, overlap = 115.25
PHY-3002 : Step(2698): len = 142424, overlap = 113.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91001e-05
PHY-3002 : Step(2699): len = 148073, overlap = 106.25
PHY-3002 : Step(2700): len = 153322, overlap = 98.75
PHY-3002 : Step(2701): len = 152626, overlap = 94.75
PHY-3002 : Step(2702): len = 152563, overlap = 91
PHY-3002 : Step(2703): len = 152584, overlap = 86.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167718
PHY-3002 : Step(2704): len = 156106, overlap = 81
PHY-3002 : Step(2705): len = 158154, overlap = 74.5
PHY-3002 : Step(2706): len = 159814, overlap = 73.5
PHY-3002 : Step(2707): len = 159145, overlap = 71.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335436
PHY-3002 : Step(2708): len = 161144, overlap = 68.25
PHY-3002 : Step(2709): len = 163126, overlap = 64.5
PHY-3002 : Step(2710): len = 163197, overlap = 63.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28498e-05
PHY-3002 : Step(2711): len = 162628, overlap = 125.25
PHY-3002 : Step(2712): len = 162115, overlap = 114.5
PHY-3002 : Step(2713): len = 160775, overlap = 104.75
PHY-3002 : Step(2714): len = 158869, overlap = 98.5
PHY-3002 : Step(2715): len = 154485, overlap = 99.75
PHY-3002 : Step(2716): len = 150619, overlap = 106
PHY-3002 : Step(2717): len = 147639, overlap = 116
PHY-3002 : Step(2718): len = 145537, overlap = 123.5
PHY-3002 : Step(2719): len = 144961, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001257
PHY-3002 : Step(2720): len = 149499, overlap = 117
PHY-3002 : Step(2721): len = 153685, overlap = 102.75
PHY-3002 : Step(2722): len = 155320, overlap = 94.25
PHY-3002 : Step(2723): len = 156146, overlap = 91.75
PHY-3002 : Step(2724): len = 156677, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251399
PHY-3002 : Step(2725): len = 159845, overlap = 82.75
PHY-3002 : Step(2726): len = 162519, overlap = 72
PHY-3002 : Step(2727): len = 164239, overlap = 66.25
PHY-3002 : Step(2728): len = 164413, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.428767s wall, 0.453125s user + 0.328125s system = 0.781250s CPU (182.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175068
PHY-3002 : Step(2729): len = 173885, overlap = 17.75
PHY-3002 : Step(2730): len = 169659, overlap = 29.5
PHY-3002 : Step(2731): len = 165819, overlap = 40.5
PHY-3002 : Step(2732): len = 163314, overlap = 50
PHY-3002 : Step(2733): len = 162122, overlap = 58.75
PHY-3002 : Step(2734): len = 161560, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349459
PHY-3002 : Step(2735): len = 164015, overlap = 58.25
PHY-3002 : Step(2736): len = 166063, overlap = 52.25
PHY-3002 : Step(2737): len = 166990, overlap = 51.5
PHY-3002 : Step(2738): len = 167241, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000698919
PHY-3002 : Step(2739): len = 169075, overlap = 48.5
PHY-3002 : Step(2740): len = 171025, overlap = 47.25
PHY-3002 : Step(2741): len = 171252, overlap = 45.75
PHY-3002 : Step(2742): len = 171531, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021991s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-3001 : Legalized: Len = 178214, Over = 0
PHY-3001 : Final: Len = 178214, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 479256, over cnt = 98(0%), over = 109, worst = 2
PHY-1002 : len = 479824, over cnt = 51(0%), over = 54, worst = 2
PHY-1002 : len = 479696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 479400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 479384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158702s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (157.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 2250 instances, 2224 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19491, tnet num: 4542, tinst num: 2250, tnode num: 20501, tedge num: 30845.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.090769s wall, 2.093750s user + 0.281250s system = 2.375000s CPU (113.6%)

RUN-1004 : used memory is 957 MB, reserved memory is 1221 MB, peak memory is 1133 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 952 clock pins, and constraint 1010 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.346865s wall, 2.343750s user + 0.296875s system = 2.640625s CPU (112.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2743): len = 187131, overlap = 0
PHY-3002 : Step(2744): len = 187131, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56896e-05
PHY-3002 : Step(2745): len = 187168, overlap = 3.25
PHY-3002 : Step(2746): len = 187168, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13793e-05
PHY-3002 : Step(2747): len = 186874, overlap = 2.5
PHY-3002 : Step(2748): len = 186874, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27586e-05
PHY-3002 : Step(2749): len = 187006, overlap = 3.25
PHY-3002 : Step(2750): len = 187006, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101381
PHY-3002 : Step(2751): len = 186788, overlap = 8
PHY-3002 : Step(2752): len = 186806, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201375
PHY-3002 : Step(2753): len = 187030, overlap = 6
PHY-3002 : Step(2754): len = 187079, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040275
PHY-3002 : Step(2755): len = 186978, overlap = 5.5
PHY-3002 : Step(2756): len = 186978, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056289s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (194.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0003027
PHY-3002 : Step(2757): len = 187205, overlap = 2.25
PHY-3002 : Step(2758): len = 187249, overlap = 2.25
PHY-3002 : Step(2759): len = 187249, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (204.2%)

PHY-3001 : Legalized: Len = 187476, Over = 0
PHY-3001 : Final: Len = 187476, Over = 0
RUN-1003 : finish command "place -eco" in  3.288603s wall, 3.640625s user + 0.687500s system = 4.328125s CPU (131.6%)

RUN-1004 : used memory is 958 MB, reserved memory is 1221 MB, peak memory is 1133 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.799287s wall, 31.562500s user + 5.546875s system = 37.109375s CPU (220.9%)

RUN-1004 : used memory is 958 MB, reserved memory is 1221 MB, peak memory is 1133 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1947
PHY-1001 : Pin misalignment score is improved from 1947 to 1918
PHY-1001 : Pin misalignment score is improved from 1918 to 1914
PHY-1001 : Pin misalignment score is improved from 1914 to 1914
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2252 instances
RUN-1001 : 1103 mslices, 1121 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2994 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 463992, over cnt = 106(0%), over = 117, worst = 2
PHY-1002 : len = 464640, over cnt = 56(0%), over = 60, worst = 2
PHY-1002 : len = 464680, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 464480, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 464192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124226s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (150.9%)

PHY-1001 : End global routing;  0.354520s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (132.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.085695s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 694488, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 11.309258s wall, 19.046875s user + 1.640625s system = 20.687500s CPU (182.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 689456, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.203497s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (115.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 689408, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.058918s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (132.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 689312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 689312
PHY-1001 : End DR Iter 3; 0.045107s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.768232s wall, 22.296875s user + 2.140625s system = 24.437500s CPU (165.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.902179s wall, 23.531250s user + 2.281250s system = 25.812500s CPU (162.3%)

RUN-1004 : used memory is 985 MB, reserved memory is 1248 MB, peak memory is 1206 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4446   out of  19600   22.68%
#reg                  484   out of  19600    2.47%
#le                  4447
  #lut only          3963   out of   4447   89.12%
  #reg only             1   out of   4447    0.02%
  #lut&reg            483   out of   4447   10.86%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.702943s wall, 3.421875s user + 1.078125s system = 4.500000s CPU (95.7%)

RUN-1004 : used memory is 985 MB, reserved memory is 1248 MB, peak memory is 1206 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 47014
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1469 valid insts, and 136635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.540623s wall, 32.078125s user + 1.750000s system = 33.828125s CPU (293.1%)

RUN-1004 : used memory is 986 MB, reserved memory is 1247 MB, peak memory is 1206 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.830263s wall, 1.812500s user + 0.203125s system = 2.015625s CPU (110.1%)

RUN-1004 : used memory is 969 MB, reserved memory is 1300 MB, peak memory is 1206 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.707491s wall, 0.281250s user + 0.531250s system = 0.812500s CPU (12.1%)

RUN-1004 : used memory is 981 MB, reserved memory is 1313 MB, peak memory is 1206 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.075840s wall, 2.203125s user + 0.796875s system = 3.000000s CPU (33.1%)

RUN-1004 : used memory is 939 MB, reserved memory is 1271 MB, peak memory is 1206 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.123033s wall, 1.109375s user + 0.140625s system = 1.250000s CPU (111.3%)

RUN-1004 : used memory is 937 MB, reserved memory is 1251 MB, peak memory is 1206 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-8105 ERROR: Multi-driven net: model "MC8051OnBoard" / net "keyled" in MC8051OnBoard.v(17)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(34)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(24)
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: redeclaration of ansi port 'keyled' is not allowed in MC8051OnBoard.v(24)
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: redeclaration of ansi port 'keyled' is not allowed in MC8051OnBoard.v(24)
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.055180s wall, 1.093750s user + 0.109375s system = 1.203125s CPU (114.0%)

RUN-1004 : used memory is 943 MB, reserved memory is 1251 MB, peak memory is 1206 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-8105 ERROR: Multi-driven net: model "MC8051OnBoard" / net "keyled" in MC8051OnBoard.v(17)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(34)
SYN-8106 ERROR: the net's in pin: pin "O" in MC8051OnBoard.v(17)
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1' is already declared in MC8051OnBoard.v(24)
HDL-1007 : previous declaration of 'P1' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1' ignored in MC8051OnBoard.v(24)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(24)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(24)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(77)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.030329s wall, 1.062500s user + 0.125000s system = 1.187500s CPU (115.3%)

RUN-1004 : used memory is 944 MB, reserved memory is 1251 MB, peak memory is 1206 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.113260s wall, 3.703125s user + 0.453125s system = 4.156250s CPU (101.0%)

RUN-1004 : used memory is 946 MB, reserved memory is 1251 MB, peak memory is 1206 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.712876s wall, 2.312500s user + 0.609375s system = 2.921875s CPU (107.7%)

RUN-1004 : used memory is 947 MB, reserved memory is 1251 MB, peak memory is 1206 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5684/0 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7840/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6256/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18588/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.83 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5144/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5144/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.320211s wall, 20.250000s user + 2.000000s system = 22.250000s CPU (109.5%)

RUN-1004 : used memory is 962 MB, reserved memory is 1252 MB, peak memory is 1206 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.114463s wall, 3.093750s user + 1.140625s system = 4.234375s CPU (102.9%)

RUN-1004 : used memory is 963 MB, reserved memory is 1252 MB, peak memory is 1206 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4493 nets
RUN-1001 : 3011 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19130, tnet num: 4491, tinst num: 2199, tnode num: 20132, tedge num: 30388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.803143s wall, 1.875000s user + 0.234375s system = 2.109375s CPU (117.0%)

RUN-1004 : used memory is 966 MB, reserved memory is 1252 MB, peak memory is 1206 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.075563s wall, 2.140625s user + 0.296875s system = 2.437500s CPU (117.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37194e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2760): len = 1.04607e+06, overlap = 24.75
PHY-3002 : Step(2761): len = 858754, overlap = 27
PHY-3002 : Step(2762): len = 769646, overlap = 32.75
PHY-3002 : Step(2763): len = 702881, overlap = 39.5
PHY-3002 : Step(2764): len = 640916, overlap = 55.75
PHY-3002 : Step(2765): len = 584745, overlap = 75
PHY-3002 : Step(2766): len = 538470, overlap = 94
PHY-3002 : Step(2767): len = 481411, overlap = 120.25
PHY-3002 : Step(2768): len = 429465, overlap = 142.75
PHY-3002 : Step(2769): len = 401679, overlap = 155.5
PHY-3002 : Step(2770): len = 364368, overlap = 169.25
PHY-3002 : Step(2771): len = 321252, overlap = 196.5
PHY-3002 : Step(2772): len = 297429, overlap = 214.25
PHY-3002 : Step(2773): len = 271480, overlap = 235.75
PHY-3002 : Step(2774): len = 231582, overlap = 268.25
PHY-3002 : Step(2775): len = 209654, overlap = 292.25
PHY-3002 : Step(2776): len = 192209, overlap = 304
PHY-3002 : Step(2777): len = 149997, overlap = 334.75
PHY-3002 : Step(2778): len = 129731, overlap = 352.25
PHY-3002 : Step(2779): len = 121692, overlap = 354.75
PHY-3002 : Step(2780): len = 90276.1, overlap = 374.75
PHY-3002 : Step(2781): len = 74398.7, overlap = 389.75
PHY-3002 : Step(2782): len = 70058.6, overlap = 394.25
PHY-3002 : Step(2783): len = 62365.5, overlap = 401.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60403e-06
PHY-3002 : Step(2784): len = 60653.1, overlap = 405
PHY-3002 : Step(2785): len = 59870.9, overlap = 403.5
PHY-3002 : Step(2786): len = 60862.4, overlap = 401
PHY-3002 : Step(2787): len = 72052.2, overlap = 387.75
PHY-3002 : Step(2788): len = 75350.2, overlap = 378
PHY-3002 : Step(2789): len = 74405.5, overlap = 376.25
PHY-3002 : Step(2790): len = 74929, overlap = 371.5
PHY-3002 : Step(2791): len = 75909.3, overlap = 364
PHY-3002 : Step(2792): len = 80013.8, overlap = 348
PHY-3002 : Step(2793): len = 79247.1, overlap = 344
PHY-3002 : Step(2794): len = 78431.6, overlap = 346
PHY-3002 : Step(2795): len = 78236, overlap = 346.5
PHY-3002 : Step(2796): len = 79199.2, overlap = 339.75
PHY-3002 : Step(2797): len = 78539.1, overlap = 334.25
PHY-3002 : Step(2798): len = 77760.1, overlap = 324.5
PHY-3002 : Step(2799): len = 77463, overlap = 323.75
PHY-3002 : Step(2800): len = 76288.9, overlap = 324.5
PHY-3002 : Step(2801): len = 74878.3, overlap = 323.5
PHY-3002 : Step(2802): len = 74253.6, overlap = 325.5
PHY-3002 : Step(2803): len = 73222.3, overlap = 324.75
PHY-3002 : Step(2804): len = 72318.5, overlap = 328.25
PHY-3002 : Step(2805): len = 71266.2, overlap = 333.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20806e-06
PHY-3002 : Step(2806): len = 71296.9, overlap = 330.25
PHY-3002 : Step(2807): len = 71623.7, overlap = 329.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.74431e-06
PHY-3002 : Step(2808): len = 72092, overlap = 329.75
PHY-3002 : Step(2809): len = 74077.2, overlap = 322.5
PHY-3002 : Step(2810): len = 84909, overlap = 251.75
PHY-3002 : Step(2811): len = 87077.7, overlap = 244
PHY-3002 : Step(2812): len = 88181.4, overlap = 241
PHY-3002 : Step(2813): len = 90700.2, overlap = 238.75
PHY-3002 : Step(2814): len = 91848, overlap = 238
PHY-3002 : Step(2815): len = 92843.7, overlap = 233.25
PHY-3002 : Step(2816): len = 94547.5, overlap = 227.5
PHY-3002 : Step(2817): len = 96295.5, overlap = 231.75
PHY-3002 : Step(2818): len = 97149.1, overlap = 230
PHY-3002 : Step(2819): len = 96900.6, overlap = 230.5
PHY-3002 : Step(2820): len = 96965.3, overlap = 227.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.48861e-06
PHY-3002 : Step(2821): len = 97279.7, overlap = 225.25
PHY-3002 : Step(2822): len = 98089.3, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.535e-05
PHY-3002 : Step(2823): len = 99660.1, overlap = 216.25
PHY-3002 : Step(2824): len = 105219, overlap = 185
PHY-3002 : Step(2825): len = 106155, overlap = 178.25
PHY-3002 : Step(2826): len = 106584, overlap = 174.25
PHY-3002 : Step(2827): len = 107834, overlap = 170.75
PHY-3002 : Step(2828): len = 109421, overlap = 165.25
PHY-3002 : Step(2829): len = 112036, overlap = 151.75
PHY-3002 : Step(2830): len = 112593, overlap = 150.5
PHY-3002 : Step(2831): len = 113465, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07e-05
PHY-3002 : Step(2832): len = 114618, overlap = 149
PHY-3002 : Step(2833): len = 116876, overlap = 143.5
PHY-3002 : Step(2834): len = 117956, overlap = 146.75
PHY-3002 : Step(2835): len = 119641, overlap = 146
PHY-3002 : Step(2836): len = 121833, overlap = 142.5
PHY-3002 : Step(2837): len = 123242, overlap = 138.75
PHY-3002 : Step(2838): len = 123714, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.14e-05
PHY-3002 : Step(2839): len = 125557, overlap = 135.75
PHY-3002 : Step(2840): len = 128015, overlap = 134.75
PHY-3002 : Step(2841): len = 128500, overlap = 126.75
PHY-3002 : Step(2842): len = 128980, overlap = 127
PHY-3002 : Step(2843): len = 129160, overlap = 128.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120908
PHY-3002 : Step(2844): len = 131098, overlap = 121.75
PHY-3002 : Step(2845): len = 135499, overlap = 109.5
PHY-3002 : Step(2846): len = 135754, overlap = 109.5
PHY-3002 : Step(2847): len = 135831, overlap = 103.75
PHY-3002 : Step(2848): len = 136065, overlap = 102.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025186s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (186.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75725e-06
PHY-3002 : Step(2849): len = 134980, overlap = 157.25
PHY-3002 : Step(2850): len = 128320, overlap = 185.75
PHY-3002 : Step(2851): len = 124382, overlap = 192
PHY-3002 : Step(2852): len = 120913, overlap = 197.25
PHY-3002 : Step(2853): len = 116630, overlap = 210.75
PHY-3002 : Step(2854): len = 112552, overlap = 219.5
PHY-3002 : Step(2855): len = 108182, overlap = 229
PHY-3002 : Step(2856): len = 104716, overlap = 237.5
PHY-3002 : Step(2857): len = 101312, overlap = 243.5
PHY-3002 : Step(2858): len = 98260.5, overlap = 249.5
PHY-3002 : Step(2859): len = 96517.4, overlap = 253
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51449e-06
PHY-3002 : Step(2860): len = 97150.2, overlap = 252.75
PHY-3002 : Step(2861): len = 97720.8, overlap = 251.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11375e-05
PHY-3002 : Step(2862): len = 98715, overlap = 248.5
PHY-3002 : Step(2863): len = 104092, overlap = 239.5
PHY-3002 : Step(2864): len = 110569, overlap = 222.25
PHY-3002 : Step(2865): len = 111084, overlap = 220.5
PHY-3002 : Step(2866): len = 112429, overlap = 218.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2275e-05
PHY-3002 : Step(2867): len = 115076, overlap = 213.75
PHY-3002 : Step(2868): len = 122478, overlap = 200.75
PHY-3002 : Step(2869): len = 123284, overlap = 195.25
PHY-3002 : Step(2870): len = 124035, overlap = 189.25
PHY-3002 : Step(2871): len = 125556, overlap = 178.5
PHY-3002 : Step(2872): len = 129540, overlap = 149.25
PHY-3002 : Step(2873): len = 130673, overlap = 145.5
PHY-3002 : Step(2874): len = 131287, overlap = 142.5
PHY-3002 : Step(2875): len = 132085, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45501e-05
PHY-3002 : Step(2876): len = 135222, overlap = 130
PHY-3002 : Step(2877): len = 140165, overlap = 126.25
PHY-3002 : Step(2878): len = 140190, overlap = 124
PHY-3002 : Step(2879): len = 141157, overlap = 115.25
PHY-3002 : Step(2880): len = 142424, overlap = 113.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91001e-05
PHY-3002 : Step(2881): len = 148073, overlap = 106.25
PHY-3002 : Step(2882): len = 153322, overlap = 98.75
PHY-3002 : Step(2883): len = 152626, overlap = 94.75
PHY-3002 : Step(2884): len = 152563, overlap = 91
PHY-3002 : Step(2885): len = 152584, overlap = 86.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167718
PHY-3002 : Step(2886): len = 156106, overlap = 81
PHY-3002 : Step(2887): len = 158154, overlap = 74.5
PHY-3002 : Step(2888): len = 159814, overlap = 73.5
PHY-3002 : Step(2889): len = 159145, overlap = 71.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335436
PHY-3002 : Step(2890): len = 161144, overlap = 68.25
PHY-3002 : Step(2891): len = 163126, overlap = 64.5
PHY-3002 : Step(2892): len = 163197, overlap = 63.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28498e-05
PHY-3002 : Step(2893): len = 162628, overlap = 125.25
PHY-3002 : Step(2894): len = 162115, overlap = 114.5
PHY-3002 : Step(2895): len = 160775, overlap = 104.75
PHY-3002 : Step(2896): len = 158869, overlap = 98.5
PHY-3002 : Step(2897): len = 154485, overlap = 99.75
PHY-3002 : Step(2898): len = 150619, overlap = 106
PHY-3002 : Step(2899): len = 147639, overlap = 116
PHY-3002 : Step(2900): len = 145537, overlap = 123.5
PHY-3002 : Step(2901): len = 144961, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001257
PHY-3002 : Step(2902): len = 149499, overlap = 117
PHY-3002 : Step(2903): len = 153685, overlap = 102.75
PHY-3002 : Step(2904): len = 155320, overlap = 94.25
PHY-3002 : Step(2905): len = 156146, overlap = 91.75
PHY-3002 : Step(2906): len = 156677, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251399
PHY-3002 : Step(2907): len = 159845, overlap = 82.75
PHY-3002 : Step(2908): len = 162519, overlap = 72
PHY-3002 : Step(2909): len = 164239, overlap = 66.25
PHY-3002 : Step(2910): len = 164413, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.563672s wall, 0.562500s user + 0.390625s system = 0.953125s CPU (169.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175068
PHY-3002 : Step(2911): len = 173885, overlap = 17.75
PHY-3002 : Step(2912): len = 169659, overlap = 29.5
PHY-3002 : Step(2913): len = 165819, overlap = 40.5
PHY-3002 : Step(2914): len = 163314, overlap = 50
PHY-3002 : Step(2915): len = 162122, overlap = 58.75
PHY-3002 : Step(2916): len = 161560, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349459
PHY-3002 : Step(2917): len = 164015, overlap = 58.25
PHY-3002 : Step(2918): len = 166063, overlap = 52.25
PHY-3002 : Step(2919): len = 166990, overlap = 51.5
PHY-3002 : Step(2920): len = 167241, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000698919
PHY-3002 : Step(2921): len = 169075, overlap = 48.5
PHY-3002 : Step(2922): len = 171025, overlap = 47.25
PHY-3002 : Step(2923): len = 171252, overlap = 45.75
PHY-3002 : Step(2924): len = 171531, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033521s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (186.5%)

PHY-3001 : Legalized: Len = 178214, Over = 0
PHY-3001 : Final: Len = 178214, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 479256, over cnt = 98(0%), over = 109, worst = 2
PHY-1002 : len = 479824, over cnt = 51(0%), over = 54, worst = 2
PHY-1002 : len = 479696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 479400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 479384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.154862s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (171.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 2250 instances, 2224 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19491, tnet num: 4542, tinst num: 2250, tnode num: 20501, tedge num: 30845.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.052095s wall, 2.093750s user + 0.187500s system = 2.281250s CPU (111.2%)

RUN-1004 : used memory is 972 MB, reserved memory is 1252 MB, peak memory is 1206 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 952 clock pins, and constraint 1010 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.261399s wall, 2.296875s user + 0.203125s system = 2.500000s CPU (110.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2925): len = 187131, overlap = 0
PHY-3002 : Step(2926): len = 187131, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56896e-05
PHY-3002 : Step(2927): len = 187168, overlap = 3.25
PHY-3002 : Step(2928): len = 187168, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13793e-05
PHY-3002 : Step(2929): len = 186874, overlap = 2.5
PHY-3002 : Step(2930): len = 186874, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27586e-05
PHY-3002 : Step(2931): len = 187006, overlap = 3.25
PHY-3002 : Step(2932): len = 187006, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101381
PHY-3002 : Step(2933): len = 186788, overlap = 8
PHY-3002 : Step(2934): len = 186806, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201375
PHY-3002 : Step(2935): len = 187030, overlap = 6
PHY-3002 : Step(2936): len = 187079, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040275
PHY-3002 : Step(2937): len = 186978, overlap = 5.5
PHY-3002 : Step(2938): len = 186978, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060040s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (260.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0003027
PHY-3002 : Step(2939): len = 187205, overlap = 2.25
PHY-3002 : Step(2940): len = 187249, overlap = 2.25
PHY-3002 : Step(2941): len = 187249, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 187476, Over = 0
PHY-3001 : Final: Len = 187476, Over = 0
RUN-1003 : finish command "place -eco" in  3.156252s wall, 3.546875s user + 0.703125s system = 4.250000s CPU (134.7%)

RUN-1004 : used memory is 972 MB, reserved memory is 1252 MB, peak memory is 1206 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.773539s wall, 31.281250s user + 5.656250s system = 36.937500s CPU (220.2%)

RUN-1004 : used memory is 972 MB, reserved memory is 1252 MB, peak memory is 1206 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1947
PHY-1001 : Pin misalignment score is improved from 1947 to 1918
PHY-1001 : Pin misalignment score is improved from 1918 to 1914
PHY-1001 : Pin misalignment score is improved from 1914 to 1914
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2252 instances
RUN-1001 : 1103 mslices, 1121 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2994 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 463992, over cnt = 106(0%), over = 117, worst = 2
PHY-1002 : len = 464640, over cnt = 56(0%), over = 60, worst = 2
PHY-1002 : len = 464680, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 464480, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 464192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133163s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (140.8%)

PHY-1001 : End global routing;  0.385972s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (137.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.092690s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 694488, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 12.230585s wall, 20.218750s user + 1.765625s system = 21.984375s CPU (179.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 689456, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.556608s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (112.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 689408, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.137679s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (124.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 689312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 689312
PHY-1001 : End DR Iter 3; 0.109504s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (157.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.232566s wall, 25.015625s user + 2.671875s system = 27.687500s CPU (160.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.443401s wall, 26.343750s user + 2.828125s system = 29.171875s CPU (158.2%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1282 MB, peak memory is 1223 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4446   out of  19600   22.68%
#reg                  484   out of  19600    2.47%
#le                  4447
  #lut only          3963   out of   4447   89.12%
  #reg only             1   out of   4447    0.02%
  #lut&reg            483   out of   4447   10.86%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.959348s wall, 3.843750s user + 1.218750s system = 5.062500s CPU (102.1%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1281 MB, peak memory is 1223 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 47014
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1469 valid insts, and 136635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  13.427094s wall, 34.328125s user + 0.890625s system = 35.218750s CPU (262.3%)

RUN-1004 : used memory is 920 MB, reserved memory is 1281 MB, peak memory is 1223 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.903150s wall, 1.765625s user + 0.359375s system = 2.125000s CPU (111.7%)

RUN-1004 : used memory is 933 MB, reserved memory is 1333 MB, peak memory is 1223 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.714032s wall, 0.250000s user + 0.703125s system = 0.953125s CPU (14.2%)

RUN-1004 : used memory is 949 MB, reserved memory is 1350 MB, peak memory is 1223 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.157778s wall, 2.156250s user + 1.156250s system = 3.312500s CPU (36.2%)

RUN-1004 : used memory is 907 MB, reserved memory is 1308 MB, peak memory is 1223 MB
GUI-1001 : Download success!
