Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan 15 19:18:34 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2871)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2782)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2871)
---------------------------------------------------
 There are 2871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.106        0.000                      0                21815        0.031        0.000                      0                21815       11.250        0.000                       0                  8229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.106        0.000                      0                18723        0.031        0.000                      0                18723       11.250        0.000                       0                  8229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.471        0.000                      0                 3092        0.661        0.000                      0                 3092  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.578ns  (logic 3.779ns (19.303%)  route 15.799ns (80.697%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 27.711 - 25.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        1.716     3.010    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X54Y30         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.478     3.488 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=170, routed)         1.328     4.816    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I1_O)        0.295     5.111 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=19, routed)          1.775     6.886    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[29]
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.150     7.036 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ctrl_in_valid_q_i_3/O
                         net (fo=3, routed)           0.874     7.911    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ctrl_in_valid_q_i_3_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.326     8.237 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___6_i_5/O
                         net (fo=9, routed)           0.801     9.038    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___6_i_5_n_0
    SLICE_X49Y24         LUT2 (Prop_lut2_I0_O)        0.119     9.157 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/o_wb_ack_i_2/O
                         net (fo=7, routed)           0.834     9.991    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/o_wb_ack_i_2_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.323 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_axi_state[0]_i_2__1/O
                         net (fo=3, routed)           0.689    11.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[8]_1
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.124    11.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[3]_i_12/O
                         net (fo=5, routed)           0.795    11.930    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[3]_i_12_n_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.119    12.049 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_27/O
                         net (fo=1, routed)           0.555    12.604    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_27_n_0
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.326    12.930 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_21/O
                         net (fo=33, routed)          0.877    13.807    design_1_i/caravel_0/inst/mprj/WB_Decode/WB2AXI_QSORT/qsort/_zz_iBusWishbone_ADR[2]_i_5_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.326    14.133 f  design_1_i/caravel_0/inst/mprj/WB_Decode/WB2AXI_QSORT/qsort/_zz_iBusWishbone_ADR[2]_i_6/O
                         net (fo=1, routed)           0.876    15.009    design_1_i/caravel_0/inst/mprj/WB_Decode/WB2AXI_QSORT/qsort/_zz_iBusWishbone_ADR[2]_i_6_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.133 f  design_1_i/caravel_0/inst/mprj/WB_Decode/WB2AXI_QSORT/qsort/_zz_iBusWishbone_ADR[2]_i_5/O
                         net (fo=1, routed)           0.612    15.745    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.869 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR[2]_i_4/O
                         net (fo=3, routed)           0.536    16.405    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_11
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.529 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=1, routed)           0.696    17.225    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    17.349 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.866    18.216    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.118    18.334 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.796    19.129    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.326    19.455 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         1.051    20.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_3/O
                         net (fo=18, routed)          1.061    21.691    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.120    21.811 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           0.777    22.588    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        1.532    27.711    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X2Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.129    27.840    
                         clock uncertainty           -0.377    27.463    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769    26.694    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.694    
                         arrival time                         -22.588    
  -------------------------------------------------------------------
                         slack                                  4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_master_cs_storage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.536%)  route 0.205ns (49.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        0.563     0.899    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X46Y49         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_master_cs_storage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  design_1_i/caravel_0/inst/soc/core/spi_master_cs_storage_reg[16]/Q
                         net (fo=2, routed)           0.205     1.267    design_1_i/caravel_0/inst/soc/core/spi_master_cs_storage_reg_n_0_[16]
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.312 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/caravel_0/inst/soc/core/spi_cs_n_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X42Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.281    design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2   design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/Bank0/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.580ns (14.204%)  route 3.503ns (85.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 15.162 - 12.500 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           2.201     5.600    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.724 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_sequential_state[2]_i_4/O
                         net (fo=2987, routed)        1.303     7.026    design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/mprj_reset
    SLICE_X48Y30         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        1.482    15.161    design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/clock
    SLICE_X48Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    15.276    
                         clock uncertainty           -0.377    14.900    
    SLICE_X48Y30         FDCE (Recov_fdce_C_CLR)     -0.402    14.498    design_1_i/caravel_0/inst/mprj/WB_Decode/exmem/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  7.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.156%)  route 0.338ns (57.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDPE (Prop_fdpe_C_Q)         0.148     1.076 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.181     1.256    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X26Y45         LUT3 (Prop_lut3_I2_O)        0.098     1.354 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.157     1.511    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X24Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8002, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X24Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.661    





