// Seed: 2619484082
module module_0;
  reg id_1 = id_1;
  logic [7:0][1 'b0] id_2, id_3;
  wire id_4, id_5;
  final if (1) id_1 <= 1'b0;
  assign id_1 = 1;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_2, id_3, id_5, id_4, id_5, id_3, id_2
  );
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input logic id_3,
    input logic id_4
);
  id_6 :
  assert property (@(id_4) id_3) id_6 <= 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
