Netlists:
e1: (i0, io2f_1)	(m1, flush)	(m3, flush)	(m8, flush)
e4: (m1, stencil_valid)	(i2, f2io_1)
e12: (m3, stencil_valid)	(i4, f2io_1)
e18: (p5, pe_outputs_0)	(p19, inputs0)
e20: (r26, reg)	(p18, inputs0)
e21: (p6, pe_outputs_0)	(p17, inputs0)
e23: (r25, reg)	(p16, inputs0)	(r26, reg)
e24: (I7, io2f_16)	(m8, data_in_0)	(p10, inputs0)	(r21, reg)
e26: (m8, data_out_1)	(p12, inputs0)	(r23, reg)
e30: (m8, data_out_0)	(p15, inputs0)	(r25, reg)
e34: (r24, reg)	(p14, inputs0)
e35: (r23, reg)	(p13, inputs0)	(r24, reg)
e36: (r22, reg)	(p11, inputs0)
e37: (r21, reg)	(p9, inputs0)	(r22, reg)
e38: (p9, pe_outputs_0)	(p10, inputs1)
e40: (p10, pe_outputs_0)	(p11, inputs1)
e42: (p11, pe_outputs_0)	(p12, inputs1)
e44: (p12, pe_outputs_0)	(p13, inputs1)
e46: (p13, pe_outputs_0)	(p14, inputs1)
e48: (p14, pe_outputs_0)	(p15, inputs1)
e50: (p15, pe_outputs_0)	(p16, inputs1)
e52: (p16, pe_outputs_0)	(p17, inputs1)
e54: (p17, pe_outputs_0)	(p18, inputs1)
e56: (p18, pe_outputs_0)	(p19, inputs1)
e58: (p19, pe_outputs_0)	(I20, f2io_16)

ID to Names:
i0: reset
m1: op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet
i2: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
m3: op_hcompute_hw_output_stencil_port_controller_garnet
i4: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
p5: op_hcompute_blur_stencil$inner_compute$i140630666480208_i140630614231248
p6: op_hcompute_blur_unnormalized_stencil$inner_compute$i140630609112336_i140630614231248
I7: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
m8: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet
p9: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609376912_i140630613724048
p10: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609377040_i140630614113552
p11: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609377104_i140630614113552
p12: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975312_i140630614113552
p13: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975056_i140630614113552
p14: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976592_i140630614113552
p15: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976464_i140630614113552
p16: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608977360_i140630614113552
p17: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976336_i140630607647056
p18: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975568_i140630614113552
p19: op_hcompute_blur_stencil$inner_compute$i140630609716880_i140630609130960
I20: hw_output_stencil_op_hcompute_hw_output_stencil_write_0
r21: hw_input_global_wrapper_stencil$d_reg__U1
r22: hw_input_global_wrapper_stencil$d_reg__U2
r23: hw_input_global_wrapper_stencil$d_reg__U3
r24: hw_input_global_wrapper_stencil$d_reg__U4
r25: hw_input_global_wrapper_stencil$d_reg__U5
r26: hw_input_global_wrapper_stencil$d_reg__U6

Netlist Bus:
e1: 1
e4: 1
e12: 1
e18: 16
e20: 16
e21: 16
e23: 16
e24: 16
e26: 16
e30: 16
e34: 16
e35: 16
e36: 16
e37: 16
e38: 16
e40: 16
e42: 16
e44: 16
e46: 16
e48: 16
e50: 16
e52: 16
e54: 16
e56: 16
e58: 16
