;redcode
;assert 1
	SPL 0, #2
	MOV 100, 801
	JMZ 421, 41
	CMP -1, 2
	SUB 0, 0
	SUB 0, 0
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-21
	SUB 0, 0
	JMZ -9, @-18
	SUB <0, @-8
	SUB <0, @-8
	JMP @92, #207
	SUB <0, @-8
	SUB @29, 6
	SUB @29, 6
	ADD -130, 9
	MOV 9, <20
	SUB 2, 0
	SUB 0, 0
	SUB @21, 3
	MOV 9, <20
	SUB 102, 0
	CMP #0, -0
	MOV 9, <20
	SUB @127, 106
	MOV 9, <20
	SLT 102, 0
	CMP @21, 3
	JMN 10, 9
	ADD 1, 100
	ADD 1, 100
	SUB 12, @10
	SUB <0, @-8
	SUB @329, 806
	JMZ 421, 41
	ADD 110, 30
	CMP 2, -1
	JMZ 421, 41
	SPL @0, #2
	SPL @0, #2
	SPL 0, #2
	SPL 0, <-742
	MOV -9, <-20
	JMZ 421, 41
	SPL 0, #2
	JMZ 421, 41
