---
id: IEC6301112018
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Integrated circuits
  type: title-intro
- language: en
  script: Latn
  content: Three dimensional integrated circuits
  type: title-main
- language: en
  script: Latn
  content: 'Part 1: Terminology'
  type: title-part
- language: en
  script: Latn
  content: 'Integrated circuits - Three dimensional integrated circuits - Part 1:
    Terminology'
  type: main
- language: fr
  script: Latn
  content: Circuits intégrés
  type: title-intro
- language: fr
  script: Latn
  content: Circuits intégrés tridimensionnels
  type: title-main
- language: fr
  script: Latn
  content: 'Partie 1 : Terminologie'
  type: title-part
- language: fr
  script: Latn
  content: 'Circuits intégrés - Circuits intégrés tridimensionnels - Partie 1 : Terminologie'
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/31774
- type: obp
  content: https://webstore.iec.ch/preview/info_iec63011-1{ed1.0}b.pdf
docidentifier:
- content: IEC 63011-1:2018
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:63011-1:2018-11:::'
  type: URN
date:
- type: published
  at: '2018-11-28'
- type: stable-until
  at: '2029-12-31'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
- role:
  - type: author
    description:
    - content: committee
  organization:
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    subdivision:
    - name:
      - language: en
        script: Latn
        content: TC 47/SC 47A
      identifier:
      - content: '47'
      type: technical-committee
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
- fr
script:
- Latn
abstract:
- language: en
  script: Latn
  content: IEC 63011-1:2018 provides definitions pertaining to multichip integrated
    circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro
    bumps. Terms and definitions related to the fabrication and test of the multichip
    integrated circuits are also provided.
- language: fr
  script: Latn
  content: L'IEC 63011-1:2018 donne des définitions relatives aux circuits intégrés
    multipuces constitués de puces empilées verticalement à l'aide de trous de liaison
    à travers le silicium ou de microbosses. Des termes et définitions relatifs à
    la fabrication et aux essais des circuits intégrés multipuces sont également fournis.
status:
  stage:
    content: PUBLISHED
copyright:
- from: '2018'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  flavor: iec
  ics:
  - code: '31.200'
    text: Integrated circuits. Microelectronics
  structuredidentifier:
    type: IEC
    project_number:
      content: '23113'
  price_code: iec:D
