Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May  6 15:09:18 2024
| Host         : insa-10580 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Data_memory_timing_summary_routed.rpt -pb Data_memory_timing_summary_routed.pb -rpx Data_memory_timing_summary_routed.rpx -warn_on_violation
| Design       : Data_memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2056)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6168)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2056)
---------------------------
 There are 2056 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6168)
---------------------------------------------------
 There are 6168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6176          inf        0.000                      0                 6176           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6176 Endpoints
Min Delay          6176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[112][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.090ns  (logic 1.060ns (7.026%)  route 14.030ns (92.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.659    15.090    data_memory[255][7]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  data_memory_reg[112][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[112][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.090ns  (logic 1.060ns (7.026%)  route 14.030ns (92.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.659    15.090    data_memory[255][7]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  data_memory_reg[112][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[112][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.090ns  (logic 1.060ns (7.026%)  route 14.030ns (92.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.659    15.090    data_memory[255][7]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  data_memory_reg[112][7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            data_memory_reg[124][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.087ns  (logic 1.060ns (7.027%)  route 14.027ns (92.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Reset_IBUF_inst/O
                         net (fo=241, routed)         1.371     2.307    Reset_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.431 r  data_memory[255][7]_i_1/O
                         net (fo=2056, routed)       12.656    15.087    data_memory[255][7]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  data_memory_reg[124][6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data[0]
                            (input port)
  Destination:            data_memory_reg[141][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.180ns (34.761%)  route 0.338ns (65.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Data[0] (IN)
                         net (fo=0)                   0.000     0.000    Data[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Data_IBUF[0]_inst/O
                         net (fo=256, routed)         0.338     0.518    Data_IBUF[0]
    SLICE_X1Y8           FDRE                                         r  data_memory_reg[141][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[6]
                            (input port)
  Destination:            data_memory_reg[134][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.167ns (31.667%)  route 0.359ns (68.333%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Data[6] (IN)
                         net (fo=0)                   0.000     0.000    Data[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Data_IBUF[6]_inst/O
                         net (fo=256, routed)         0.359     0.526    Data_IBUF[6]
    SLICE_X0Y12          FDRE                                         r  data_memory_reg[134][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[1]
                            (input port)
  Destination:            data_memory_reg[128][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.163ns (30.284%)  route 0.374ns (69.716%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Data[1] (IN)
                         net (fo=0)                   0.000     0.000    Data[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Data_IBUF[1]_inst/O
                         net (fo=256, routed)         0.374     0.537    Data_IBUF[1]
    SLICE_X1Y9           FDRE                                         r  data_memory_reg[128][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[2]
                            (input port)
  Destination:            data_memory_reg[128][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.178ns (32.896%)  route 0.363ns (67.104%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Data[2] (IN)
                         net (fo=0)                   0.000     0.000    Data[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  Data_IBUF[2]_inst/O
                         net (fo=256, routed)         0.363     0.541    Data_IBUF[2]
    SLICE_X1Y9           FDRE                                         r  data_memory_reg[128][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[3]
                            (input port)
  Destination:            data_memory_reg[136][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.167ns (30.770%)  route 0.376ns (69.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Data[3] (IN)
                         net (fo=0)                   0.000     0.000    Data[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Data_IBUF[3]_inst/O
                         net (fo=256, routed)         0.376     0.543    Data_IBUF[3]
    SLICE_X0Y11          FDRE                                         r  data_memory_reg[136][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[4]
                            (input port)
  Destination:            data_memory_reg[135][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.175ns (32.078%)  route 0.371ns (67.922%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Data[4] (IN)
                         net (fo=0)                   0.000     0.000    Data[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Data_IBUF[4]_inst/O
                         net (fo=256, routed)         0.371     0.547    Data_IBUF[4]
    SLICE_X2Y11          FDRE                                         r  data_memory_reg[135][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[7]
                            (input port)
  Destination:            data_memory_reg[85][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.168ns (30.485%)  route 0.383ns (69.515%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Data[7] (IN)
                         net (fo=0)                   0.000     0.000    Data[7]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  Data_IBUF[7]_inst/O
                         net (fo=256, routed)         0.383     0.551    Data_IBUF[7]
    SLICE_X3Y15          FDRE                                         r  data_memory_reg[85][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[4]
                            (input port)
  Destination:            data_memory_reg[136][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.175ns (31.709%)  route 0.378ns (68.291%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Data[4] (IN)
                         net (fo=0)                   0.000     0.000    Data[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Data_IBUF[4]_inst/O
                         net (fo=256, routed)         0.378     0.553    Data_IBUF[4]
    SLICE_X0Y11          FDRE                                         r  data_memory_reg[136][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[5]
                            (input port)
  Destination:            data_memory_reg[133][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.156ns (28.072%)  route 0.398ns (71.928%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Data[5] (IN)
                         net (fo=0)                   0.000     0.000    Data[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Data_IBUF[5]_inst/O
                         net (fo=256, routed)         0.398     0.554    Data_IBUF[5]
    SLICE_X3Y13          FDRE                                         r  data_memory_reg[133][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data[6]
                            (input port)
  Destination:            data_memory_reg[135][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.167ns (29.533%)  route 0.397ns (70.467%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Data[6] (IN)
                         net (fo=0)                   0.000     0.000    Data[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Data_IBUF[6]_inst/O
                         net (fo=256, routed)         0.397     0.564    Data_IBUF[6]
    SLICE_X2Y11          FDRE                                         r  data_memory_reg[135][6]/D
  -------------------------------------------------------------------    -------------------





