Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: RCA_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RCA_on_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RCA_on_board"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : RCA_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/full_adder.vhd" in Library work.
Architecture dataflow of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_4bit.vhd" in Library work.
Architecture structural of Entity rca_4bit is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Counter_instance.vhd" in Library work.
Architecture behavioral of Entity counter_mod2 is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/cathodes_manager.vhd" in Library work.
Architecture behavioral of Entity cathodes_manager is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/anodes_instance.vhd" in Library work.
Architecture behavioral of Entity anodes_manager is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/seven_segment_array.vhd" in Library work.
Entity <display_seven_segments> compiled.
Entity <display_seven_segments> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Clk_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_8bit.vhd" in Library work.
Architecture structural of Entity rca_8bit is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/buffer_reg.vhd" in Library work.
Architecture behavioral of Entity buffer_reg is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_on_board.vhd" in Library work.
Entity <rca_on_board> compiled.
Entity <rca_on_board> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RCA_on_board> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_seven_segments> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 500

Analyzing hierarchy for entity <RCA_8bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <buffer_reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_mod2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cathodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RCA_4bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RCA_on_board> in library <work> (Architecture <structural>).
Entity <RCA_on_board> analyzed. Unit <RCA_on_board> generated.

Analyzing Entity <display_seven_segments> in library <work> (Architecture <structural>).
Entity <display_seven_segments> analyzed. Unit <display_seven_segments> generated.

Analyzing Entity <counter_mod2> in library <work> (Architecture <behavioral>).
Entity <counter_mod2> analyzed. Unit <counter_mod2> generated.

Analyzing Entity <cathodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/cathodes_manager.vhd" line 48: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/cathodes_manager.vhd" line 89: Mux is complete : default of case is discarded
Entity <cathodes_manager> analyzed. Unit <cathodes_manager> generated.

Analyzing Entity <anodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/anodes_instance.vhd" line 25: Mux is complete : default of case is discarded
Entity <anodes_manager> analyzed. Unit <anodes_manager> generated.

Analyzing Entity <Debouncer> in library <work> (Architecture <behavioral>).
Entity <Debouncer> analyzed. Unit <Debouncer> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <behavioral>).
	clock_frequency_in = 50000000
	clock_frequency_out = 500
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing Entity <RCA_8bit> in library <work> (Architecture <structural>).
Entity <RCA_8bit> analyzed. Unit <RCA_8bit> generated.

Analyzing Entity <RCA_4bit> in library <work> (Architecture <structural>).
Entity <RCA_4bit> analyzed. Unit <RCA_4bit> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <dataflow>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <buffer_reg> in library <work> (Architecture <behavioral>).
Entity <buffer_reg> analyzed. Unit <buffer_reg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Debouncer>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Debouncer.vhd".
    Found 8-bit register for signal <add_0_temp>.
    Found 8-bit register for signal <add_1_temp>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Clk_filter.vhd".
    Found 1-bit register for signal <clockfx>.
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_filter> synthesized.


Synthesizing Unit <buffer_reg>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/buffer_reg.vhd".
    Found 9-bit register for signal <value>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <buffer_reg> synthesized.


Synthesizing Unit <counter_mod2>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/Counter_instance.vhd".
    Found 1-bit register for signal <c>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <counter_mod2> synthesized.


Synthesizing Unit <cathodes_manager>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/cathodes_manager.vhd".
    Found 16x7-bit ROM for signal <cathodes_for_digit>.
    Summary:
	inferred   1 ROM(s).
Unit <cathodes_manager> synthesized.


Synthesizing Unit <anodes_manager>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/anodes_instance.vhd".
WARNING:Xst:646 - Signal <anodes_switching<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <anodes_manager> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/full_adder.vhd".
    Found 1-bit xor2 for signal <z>.
    Found 1-bit xor2 for signal <c_out$xor0000> created at line 16.
Unit <full_adder> synthesized.


Synthesizing Unit <display_seven_segments>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/seven_segment_array.vhd".
Unit <display_seven_segments> synthesized.


Synthesizing Unit <RCA_4bit>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_4bit.vhd".
Unit <RCA_4bit> synthesized.


Synthesizing Unit <RCA_8bit>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_8bit.vhd".
Unit <RCA_8bit> synthesized.


Synthesizing Unit <RCA_on_board>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio4/RCA_on_board.vhd".
WARNING:Xst:653 - Signal <carry_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <RCA_on_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RCA_on_board> ...

Optimizing unit <Debouncer> ...

Optimizing unit <buffer_reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RCA_on_board, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RCA_on_board.ngr
Top Level Output File Name         : RCA_on_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 108
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 20
#      LUT3                        : 16
#      LUT4                        : 13
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 44
#      FDC                         : 19
#      FDCE                        : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 12
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       39  out of   2448     1%  
 Number of Slice Flip Flops:             43  out of   4896     0%  
 Number of 4 input LUTs:                 68  out of   4896     1%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    108    24%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                       | Load  |
-----------------------------------+---------------------------------------------+-------+
clock                              | BUFGP                                       | 27    |
clk_filter/clockfx                 | NONE(seven_segment_array/counter_instance/c)| 17    |
-----------------------------------+---------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.522ns (Maximum Frequency: 181.094MHz)
   Minimum input arrival time before clock: 4.738ns
   Maximum output required time after clock: 7.418ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.522ns (frequency: 181.094MHz)
  Total number of paths / destination ports: 459 / 18
-------------------------------------------------------------------------
Delay:               5.522ns (Levels of Logic = 18)
  Source:            clk_filter/counter_1 (FF)
  Destination:       clk_filter/counter_16 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: clk_filter/counter_1 to clk_filter/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  clk_filter/counter_1 (clk_filter/counter_1)
     LUT1:I0->O            1   0.704   0.000  clk_filter/Mcount_counter_cy<1>_rt (clk_filter/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clk_filter/Mcount_counter_cy<1> (clk_filter/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<2> (clk_filter/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<3> (clk_filter/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<4> (clk_filter/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<5> (clk_filter/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<6> (clk_filter/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<7> (clk_filter/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<8> (clk_filter/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<9> (clk_filter/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<10> (clk_filter/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<11> (clk_filter/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<12> (clk_filter/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<13> (clk_filter/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  clk_filter/Mcount_counter_cy<14> (clk_filter/Mcount_counter_cy<14>)
     MUXCY:CI->O           0   0.059   0.000  clk_filter/Mcount_counter_cy<15> (clk_filter/Mcount_counter_cy<15>)
     XORCY:CI->O           1   0.804   0.499  clk_filter/Mcount_counter_xor<16> (Result<16>)
     LUT2:I1->O            1   0.704   0.000  clk_filter/Mcount_counter_eqn_161 (clk_filter/Mcount_counter_eqn_16)
     FDC:D                     0.308          clk_filter/counter_16
    ----------------------------------------
    Total                      5.522ns (4.401ns logic, 1.121ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_filter/clockfx'
  Clock period: 2.719ns (frequency: 367.782MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.719ns (Levels of Logic = 1)
  Source:            seven_segment_array/counter_instance/c (FF)
  Destination:       seven_segment_array/counter_instance/c (FF)
  Source Clock:      clk_filter/clockfx rising
  Destination Clock: clk_filter/clockfx rising

  Data Path: seven_segment_array/counter_instance/c to seven_segment_array/counter_instance/c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.669  seven_segment_array/counter_instance/c (seven_segment_array/counter_instance/c)
     INV:I->O              2   0.704   0.447  anodes<1>1_INV_0 (anodes_1_OBUF)
     FDC:D                     0.308          seven_segment_array/counter_instance/c
    ----------------------------------------
    Total                      2.719ns (1.603ns logic, 1.116ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_filter/clockfx'
  Total number of paths / destination ports: 40 / 32
-------------------------------------------------------------------------
Offset:              4.229ns (Levels of Logic = 2)
  Source:            load_add_0 (PAD)
  Destination:       Inst_Debouncer/add_1_temp_7 (FF)
  Destination Clock: clk_filter/clockfx rising

  Data Path: load_add_0 to Inst_Debouncer/add_1_temp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  load_add_0_IBUF (load_add_0_IBUF)
     LUT2:I0->O            8   0.704   0.757  Inst_Debouncer/add_1_temp_not00011 (Inst_Debouncer/add_1_temp_not0001)
     FDCE:CE                   0.555          Inst_Debouncer/add_1_temp_0
    ----------------------------------------
    Total                      4.229ns (2.477ns logic, 1.752ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              4.738ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_buffer_reg/value_8 (FF)
  Destination Clock: clock rising

  Data Path: reset to Inst_buffer_reg/value_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.218   1.441  reset_IBUF (reset_IBUF)
     LUT2:I0->O            9   0.704   0.820  calc1 (calc)
     FDCE:CE                   0.555          Inst_buffer_reg/value_0
    ----------------------------------------
    Total                      4.738ns (2.477ns logic, 2.261ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 57 / 8
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 3)
  Source:            Inst_buffer_reg/value_5 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: Inst_buffer_reg/value_5 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  Inst_buffer_reg/value_5 (Inst_buffer_reg/value_5)
     LUT3:I1->O            7   0.704   0.883  seven_segment_array/cathodes_instance/nibble<1>1 (seven_segment_array/cathodes_instance/nibble<1>)
     LUT4:I0->O            1   0.704   0.420  seven_segment_array/cathodes_instance/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.272          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      7.073ns (5.271ns logic, 1.802ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_filter/clockfx'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              7.418ns (Levels of Logic = 3)
  Source:            seven_segment_array/counter_instance/c (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clk_filter/clockfx rising

  Data Path: seven_segment_array/counter_instance/c to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  seven_segment_array/counter_instance/c (seven_segment_array/counter_instance/c)
     LUT3:I0->O            7   0.704   0.883  seven_segment_array/cathodes_instance/nibble<3>1 (seven_segment_array/cathodes_instance/nibble<3>)
     LUT4:I0->O            1   0.704   0.420  seven_segment_array/cathodes_instance/Mrom_cathodes_for_digit41 (cathodes_4_OBUF)
     OBUF:I->O                 3.272          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      7.418ns (5.271ns logic, 2.147ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.80 secs
 
--> 

Total memory usage is 4518920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

