Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3c253f7859e48db897d3ba5a8deba43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_i' [D:/MIET/8211600/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:17]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'carry_o' [D:/MIET/8211600/APS/RISC-V_SNA/trunk/src/sv/fulladder4.sv:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
