{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710900852321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710900852322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 22:14:12 2024 " "Processing started: Tue Mar 19 22:14:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710900852322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710900852322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710900852322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710900852616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710900852616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-TB " "Found design unit 1: vga_tb-TB" {  } { { "vga_tb.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859398 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "vga_lib.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga_lib.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859401 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859403 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/clk_div.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859404 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/clk_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-arch " "Found design unit 1: vga-arch" {  } { { "vga.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859412 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga_controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859414 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710900859414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710900859414 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_in_freq top_level.vhd(68) " "VHDL Association List error at top_level.vhd(68): formal \"clk_in_freq\" does not exist" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 68 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk_in top_level.vhd(71) " "VHDL Association List error at top_level.vhd(71): formal \"clk_in\" does not exist" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 71 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk top_level.vhd(66) " "VHDL error at top_level.vhd(66): formal port or parameter \"clk\" must have actual or default value" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk clk_div.vhd(14) " "HDL error at clk_div.vhd(14): see declaration for object \"clk\"" {  } { { "clk_div.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/clk_div.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset top_level.vhd(66) " "VHDL error at top_level.vhd(66): formal port or parameter \"reset\" must have actual or default value" {  } { { "top_level.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/top_level.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset clk_div.vhd(15) " "HDL error at clk_div.vhd(15): see declaration for object \"reset\"" {  } { { "clk_div.vhd" "" { Text "C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P2/clk_div.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1710900859416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710900859479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 22:14:19 2024 " "Processing ended: Tue Mar 19 22:14:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710900859479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710900859479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710900859479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710900859479 ""}
