#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jan 16 17:21:44 2025
# Process ID: 45925
# Current directory: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1
# Command line: vivado -log uartlite_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uartlite_wrapper.tcl -notrace
# Log file: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper.vdi
# Journal file: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/vivado.jou
# Running On        :seat40
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency     :3759.415 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16541 MB
# Swap memory       :2147 MB
# Total Virtual     :18689 MB
# Available Virtual :13617 MB
#-----------------------------------------------------------
source uartlite_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1416.926 ; gain = 0.023 ; free physical = 4581 ; free virtual = 12629
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jing/RFSoC2x2-PYNQ/board/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jing/Downloads/vivado-library-zmod-v1-2019.1-2/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top uartlite_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2443.168 ; gain = 0.000 ; free physical = 3526 ; free virtual = 11574
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/uartlite_zynq_ultra_ps_e_0_0.xdc] for cell 'uartlite_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2649.258 ; gain = 31.688 ; free physical = 3425 ; free virtual = 11448
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/uartlite_zynq_ultra_ps_e_0_0.xdc] for cell 'uartlite_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0_board.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0_board.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc:50]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc:50]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/vivado/constraints/base.xdc]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/vivado/constraints/base.xdc]
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/uartlite_auto_ds_0_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:16]
all_fanout: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3402.367 ; gain = 689.078 ; free physical = 2878 ; free virtual = 10900
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc:70]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/uartlite_auto_cc_1_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/uartlite_auto_ds_1_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc:57]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/uartlite_auto_cc_0_clocks.xdc] for cell 'uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst'
INFO: [Project 1-1714] 54 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 68 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.445 ; gain = 0.000 ; free physical = 2808 ; free virtual = 10832
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

14 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3562.445 ; gain = 2115.551 ; free physical = 2808 ; free virtual = 10832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.445 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10824

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3562.445 ; gain = 0.000 ; free physical = 2799 ; free virtual = 10823

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560
Phase 1 Initialization | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ca52b3dc

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2537 ; free virtual = 10560

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 856 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b1cc6782

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2542 ; free virtual = 10566
Retarget | Checksum: 1b1cc6782
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 317 cells
INFO: [Opt 31-1021] In phase Retarget, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13227743c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2542 ; free virtual = 10566
Constant propagation | Checksum: 13227743c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 147a63234

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2541 ; free virtual = 10565
Sweep | Checksum: 147a63234
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 497 cells
INFO: [Opt 31-1021] In phase Sweep, 343 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst to drive 814 load(s) on clock net uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 19e689127

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2542 ; free virtual = 10565
BUFG optimization | Checksum: 19e689127
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19e689127

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2542 ; free virtual = 10565
Shift Register Optimization | Checksum: 19e689127
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2286960ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2542 ; free virtual = 10565
Post Processing Netlist | Checksum: 2286960ac
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19f55e473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19f55e473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558
Phase 9 Finalization | Checksum: 19f55e473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             317  |                                             85  |
|  Constant propagation         |               0  |               0  |                                            111  |
|  Sweep                        |               0  |             497  |                                            343  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            112  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19f55e473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19f55e473

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19f55e473

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558
Ending Netlist Obfuscation Task | Checksum: 19f55e473

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.285 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10558
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file uartlite_wrapper_drc_opted.rpt -pb uartlite_wrapper_drc_opted.pb -rpx uartlite_wrapper_drc_opted.rpx
Command: report_drc -file uartlite_wrapper_drc_opted.rpt -pb uartlite_wrapper_drc_opted.pb -rpx uartlite_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2463 ; free virtual = 10487
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2463 ; free virtual = 10487
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2463 ; free virtual = 10488
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2459 ; free virtual = 10484
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2459 ; free virtual = 10484
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2457 ; free virtual = 10486
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3836.617 ; gain = 0.000 ; free physical = 2457 ; free virtual = 10486
INFO: [Common 17-1381] The checkpoint '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.145 ; gain = 0.000 ; free physical = 2408 ; free virtual = 10436
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 161018370

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.145 ; gain = 0.000 ; free physical = 2408 ; free virtual = 10436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3881.145 ; gain = 0.000 ; free physical = 2408 ; free virtual = 10436

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa51554a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4558.965 ; gain = 677.820 ; free physical = 1744 ; free virtual = 9788

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bb7ee62a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4598.008 ; gain = 716.863 ; free physical = 1657 ; free virtual = 9701

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bb7ee62a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4598.008 ; gain = 716.863 ; free physical = 1657 ; free virtual = 9701
Phase 1 Placer Initialization | Checksum: bb7ee62a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4598.008 ; gain = 716.863 ; free physical = 1657 ; free virtual = 9701

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18123a1db

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4598.008 ; gain = 716.863 ; free physical = 1678 ; free virtual = 9722

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18123a1db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4598.008 ; gain = 716.863 ; free physical = 1679 ; free virtual = 9723

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18123a1db

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 4968.992 ; gain = 1087.848 ; free physical = 1236 ; free virtual = 9280

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281
Phase 2.1.1 Partition Driven Placement | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281
Phase 2.1 Floorplanning | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b32ebd35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5001.008 ; gain = 1119.863 ; free physical = 1237 ; free virtual = 9281

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15d0f123a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 5127.008 ; gain = 1245.863 ; free physical = 1127 ; free virtual = 9172

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 218 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 95 nets or LUTs. Breaked 4 LUTs, combined 91 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5127.008 ; gain = 0.000 ; free physical = 1127 ; free virtual = 9172

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             91  |                    95  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             91  |                    95  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13862f5f0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 5127.008 ; gain = 1245.863 ; free physical = 1128 ; free virtual = 9172
Phase 2.4 Global Placement Core | Checksum: 1a69cd877

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1115 ; free virtual = 9159
Phase 2 Global Placement | Checksum: 1a69cd877

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1115 ; free virtual = 9159

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12b723fec

Time (s): cpu = 00:02:07 ; elapsed = 00:00:50 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1150 ; free virtual = 9177

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a3fdce4

Time (s): cpu = 00:02:09 ; elapsed = 00:00:51 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1150 ; free virtual = 9177

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: e5da93c0

Time (s): cpu = 00:02:29 ; elapsed = 00:00:56 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1140 ; free virtual = 9167

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: ec08e0bc

Time (s): cpu = 00:02:30 ; elapsed = 00:00:57 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1141 ; free virtual = 9168
Phase 3.3.2 Slice Area Swap | Checksum: ec08e0bc

Time (s): cpu = 00:02:30 ; elapsed = 00:00:57 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1141 ; free virtual = 9168
Phase 3.3 Small Shape DP | Checksum: 157e2cb6c

Time (s): cpu = 00:02:31 ; elapsed = 00:00:58 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1141 ; free virtual = 9168

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 21ee52924

Time (s): cpu = 00:02:32 ; elapsed = 00:00:58 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1141 ; free virtual = 9168

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 13232ac5e

Time (s): cpu = 00:02:32 ; elapsed = 00:00:58 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1142 ; free virtual = 9168
Phase 3 Detail Placement | Checksum: 13232ac5e

Time (s): cpu = 00:02:32 ; elapsed = 00:00:58 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1142 ; free virtual = 9168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a4eb859

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.336 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1447ce394

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5167.719 ; gain = 0.000 ; free physical = 1148 ; free virtual = 9174
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d4079fdf

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5167.719 ; gain = 0.000 ; free physical = 1148 ; free virtual = 9174
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a4eb859

Time (s): cpu = 00:02:54 ; elapsed = 00:01:05 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1148 ; free virtual = 9174

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 138570352

Time (s): cpu = 00:02:55 ; elapsed = 00:01:06 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1148 ; free virtual = 9174

Time (s): cpu = 00:02:55 ; elapsed = 00:01:06 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1148 ; free virtual = 9174
Phase 4.1 Post Commit Optimization | Checksum: 138570352

Time (s): cpu = 00:02:55 ; elapsed = 00:01:06 . Memory (MB): peak = 5167.719 ; gain = 1286.574 ; free physical = 1148 ; free virtual = 9174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 1085 ; free virtual = 9111

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22b3a53fe

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22b3a53fe

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111
Phase 4.3 Placer Reporting | Checksum: 22b3a53fe

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 1085 ; free virtual = 9111

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a68ae22

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111
Ending Placer Task | Checksum: 1e5d95412

Time (s): cpu = 00:03:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5207.414 ; gain = 1326.270 ; free physical = 1085 ; free virtual = 9111
87 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:26 ; elapsed = 00:01:21 . Memory (MB): peak = 5207.414 ; gain = 1370.797 ; free physical = 1085 ; free virtual = 9111
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file uartlite_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 1043 ; free virtual = 9069
INFO: [Vivado 12-24828] Executing command : report_utilization -file uartlite_wrapper_utilization_placed.rpt -pb uartlite_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file uartlite_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.58 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 1004 ; free virtual = 9031
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 1000 ; free virtual = 9029
Wrote PlaceDB: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 988 ; free virtual = 9024
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 988 ; free virtual = 9024
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 988 ; free virtual = 9024
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 988 ; free virtual = 9025
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 981 ; free virtual = 9020
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5207.414 ; gain = 0.000 ; free physical = 981 ; free virtual = 9020
INFO: [Common 17-1381] The checkpoint '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 963 ; free virtual = 8994
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 8995
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9002
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9002
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9002
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9002
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9005
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5231.426 ; gain = 0.000 ; free physical = 962 ; free virtual = 9005
INFO: [Common 17-1381] The checkpoint '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 69a57d10 ConstDB: 0 ShapeSum: 80bb6338 RouteDB: fb7873ca
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 962 ; free virtual = 8998
Post Restoration Checksum: NetGraph: ee98e11f | NumContArr: 322e65c6 | Constraints: 3972a373 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21ce2e4f5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1029 ; free virtual = 9064

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21ce2e4f5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1029 ; free virtual = 9064

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21ce2e4f5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1029 ; free virtual = 9064

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 19ef80538

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1034 ; free virtual = 9069

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16dd5d6e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1037 ; free virtual = 9072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.604  | TNS=0.000  | WHS=-0.055 | THS=-4.175 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e137af1c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1041 ; free virtual = 9076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.604  | TNS=0.000  | WHS=-0.094 | THS=-2.477 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 183d58857

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1042 ; free virtual = 9077

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6697
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5324
  Number of Partially Routed Nets     = 1373
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10b44446c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1045 ; free virtual = 9080

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 10b44446c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1045 ; free virtual = 9080

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27b188ada

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9082
Phase 4 Initial Routing | Checksum: 288a54c4e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9082

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1089
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=-0.003 | THS=-0.003 |

Phase 5.1 Global Iteration 0 | Checksum: 2624d1f69

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b41bd027

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088
Phase 5 Rip-up And Reroute | Checksum: 2b41bd027

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2930a8d44

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2930a8d44

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088
Phase 6 Delay and Skew Optimization | Checksum: 2930a8d44

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 261c246e2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088
Phase 7 Post Hold Fix | Checksum: 261c246e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.341726 %
  Global Horizontal Routing Utilization  = 0.172215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 261c246e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 261c246e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 261c246e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 261c246e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 261c246e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.323  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 261c246e2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088
Total Elapsed time in route_design: 20.8 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 164cb1fc4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 164cb1fc4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5239.430 ; gain = 0.000 ; free physical = 1052 ; free virtual = 9088

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 5239.430 ; gain = 8.004 ; free physical = 1052 ; free virtual = 9088
INFO: [Vivado 12-24828] Executing command : report_drc -file uartlite_wrapper_drc_routed.rpt -pb uartlite_wrapper_drc_routed.pb -rpx uartlite_wrapper_drc_routed.rpx
Command: report_drc -file uartlite_wrapper_drc_routed.rpt -pb uartlite_wrapper_drc_routed.pb -rpx uartlite_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file uartlite_wrapper_methodology_drc_routed.rpt -pb uartlite_wrapper_methodology_drc_routed.pb -rpx uartlite_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file uartlite_wrapper_methodology_drc_routed.rpt -pb uartlite_wrapper_methodology_drc_routed.pb -rpx uartlite_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file uartlite_wrapper_timing_summary_routed.rpt -pb uartlite_wrapper_timing_summary_routed.pb -rpx uartlite_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file uartlite_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file uartlite_wrapper_route_status.rpt -pb uartlite_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file uartlite_wrapper_bus_skew_routed.rpt -pb uartlite_wrapper_bus_skew_routed.pb -rpx uartlite_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file uartlite_wrapper_power_routed.rpt -pb uartlite_wrapper_power_summary_routed.pb -rpx uartlite_wrapper_power_routed.rpx
Command: report_power -file uartlite_wrapper_power_routed.rpt -pb uartlite_wrapper_power_summary_routed.pb -rpx uartlite_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file uartlite_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1048 ; free virtual = 9091
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 5295.457 ; gain = 56.027 ; free physical = 1048 ; free virtual = 9091
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1048 ; free virtual = 9092
Wrote PlaceDB: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9097
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9097
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1036 ; free virtual = 9088
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1036 ; free virtual = 9089
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1032 ; free virtual = 9088
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5295.457 ; gain = 0.000 ; free physical = 1032 ; free virtual = 9088
INFO: [Common 17-1381] The checkpoint '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 17:24:31 2025...
#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jan 16 17:24:43 2025
# Process ID: 53216
# Current directory: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1
# Command line: vivado -log uartlite_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uartlite_wrapper.tcl -notrace
# Log file: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/uartlite_wrapper.vdi
# Journal file: /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/impl_1/vivado.jou
# Running On        :seat40
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency     :3978.681 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16541 MB
# Swap memory       :2147 MB
# Total Virtual     :18689 MB
# Available Virtual :13670 MB
#-----------------------------------------------------------
source uartlite_wrapper.tcl -notrace
Command: open_checkpoint uartlite_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1415.965 ; gain = 0.000 ; free physical = 4591 ; free virtual = 12660
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2401.270 ; gain = 0.000 ; free physical = 3581 ; free virtual = 11651
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.738 ; gain = 2.000 ; free physical = 3518 ; free virtual = 11589
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.551 ; gain = 0.000 ; free physical = 3195 ; free virtual = 11249
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2981.551 ; gain = 0.000 ; free physical = 3187 ; free virtual = 11241
Read PlaceDB: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2981.551 ; gain = 0.000 ; free physical = 3179 ; free virtual = 11233
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.551 ; gain = 0.000 ; free physical = 3179 ; free virtual = 11233
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3254.566 ; gain = 273.016 ; free physical = 2919 ; free virtual = 10973
Read Physdb Files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3254.566 ; gain = 273.016 ; free physical = 2919 ; free virtual = 10973
Restored from archive | CPU: 6.320000 secs | Memory: 250.122978 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3254.566 ; gain = 275.984 ; free physical = 2919 ; free virtual = 10973
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.566 ; gain = 0.000 ; free physical = 2918 ; free virtual = 10973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 38 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3254.566 ; gain = 1838.602 ; free physical = 2918 ; free virtual = 10973
Command: write_bitstream -force uartlite_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 111 net(s) have no routable loads. The problem bus(es) and/or net(s) are uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 67 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uartlite_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 3877.090 ; gain = 622.523 ; free physical = 2315 ; free virtual = 10419
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 17:25:43 2025...
