// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _drift_HH_
#define _drift_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_hls_fptosi_double_s.h"
#include "astroSim_dmul_64nbkb.h"
#include "astroSim_sitodp_6cud.h"
#include "astroSim_mux_164_dEe.h"

namespace ap_rtl {

struct drift : public sc_module {
    // Port declarations 87
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_int_0_x_read;
    sc_in< sc_lv<64> > p_int_1_x_read;
    sc_in< sc_lv<64> > p_int_2_x_read;
    sc_in< sc_lv<64> > p_int_3_x_read;
    sc_in< sc_lv<64> > p_int_4_x_read;
    sc_in< sc_lv<64> > p_int_5_x_read;
    sc_in< sc_lv<64> > p_int_6_x_read;
    sc_in< sc_lv<64> > p_int_7_x_read;
    sc_in< sc_lv<64> > p_int_8_x_read;
    sc_in< sc_lv<64> > p_int_0_y_read;
    sc_in< sc_lv<64> > p_int_1_y_read;
    sc_in< sc_lv<64> > p_int_2_y_read;
    sc_in< sc_lv<64> > p_int_3_y_read;
    sc_in< sc_lv<64> > p_int_4_y_read;
    sc_in< sc_lv<64> > p_int_5_y_read;
    sc_in< sc_lv<64> > p_int_6_y_read;
    sc_in< sc_lv<64> > p_int_7_y_read;
    sc_in< sc_lv<64> > p_int_8_y_read;
    sc_in< sc_lv<64> > p_int_0_z_read;
    sc_in< sc_lv<64> > p_int_1_z_read;
    sc_in< sc_lv<64> > p_int_2_z_read;
    sc_in< sc_lv<64> > p_int_3_z_read;
    sc_in< sc_lv<64> > p_int_4_z_read;
    sc_in< sc_lv<64> > p_int_5_z_read;
    sc_in< sc_lv<64> > p_int_6_z_read;
    sc_in< sc_lv<64> > p_int_7_z_read;
    sc_in< sc_lv<64> > p_int_8_z_read;
    sc_in< sc_lv<64> > p_int_0_vx_read;
    sc_in< sc_lv<64> > p_int_1_vx_read;
    sc_in< sc_lv<64> > p_int_2_vx_read;
    sc_in< sc_lv<64> > p_int_3_vx_read;
    sc_in< sc_lv<64> > p_int_4_vx_read;
    sc_in< sc_lv<64> > p_int_5_vx_read;
    sc_in< sc_lv<64> > p_int_6_vx_read;
    sc_in< sc_lv<64> > p_int_7_vx_read;
    sc_in< sc_lv<64> > p_int_8_vx_read;
    sc_in< sc_lv<64> > p_int_0_vy_read;
    sc_in< sc_lv<64> > p_int_1_vy_read;
    sc_in< sc_lv<64> > p_int_2_vy_read;
    sc_in< sc_lv<64> > p_int_3_vy_read;
    sc_in< sc_lv<64> > p_int_4_vy_read;
    sc_in< sc_lv<64> > p_int_5_vy_read;
    sc_in< sc_lv<64> > p_int_6_vy_read;
    sc_in< sc_lv<64> > p_int_7_vy_read;
    sc_in< sc_lv<64> > p_int_8_vy_read;
    sc_in< sc_lv<64> > p_int_0_vz_read;
    sc_in< sc_lv<64> > p_int_1_vz_read;
    sc_in< sc_lv<64> > p_int_2_vz_read;
    sc_in< sc_lv<64> > p_int_3_vz_read;
    sc_in< sc_lv<64> > p_int_4_vz_read;
    sc_in< sc_lv<64> > p_int_5_vz_read;
    sc_in< sc_lv<64> > p_int_6_vz_read;
    sc_in< sc_lv<64> > p_int_7_vz_read;
    sc_in< sc_lv<64> > p_int_8_vz_read;
    sc_out< sc_lv<64> > ap_return_0;
    sc_out< sc_lv<64> > ap_return_1;
    sc_out< sc_lv<64> > ap_return_2;
    sc_out< sc_lv<64> > ap_return_3;
    sc_out< sc_lv<64> > ap_return_4;
    sc_out< sc_lv<64> > ap_return_5;
    sc_out< sc_lv<64> > ap_return_6;
    sc_out< sc_lv<64> > ap_return_7;
    sc_out< sc_lv<64> > ap_return_8;
    sc_out< sc_lv<64> > ap_return_9;
    sc_out< sc_lv<64> > ap_return_10;
    sc_out< sc_lv<64> > ap_return_11;
    sc_out< sc_lv<64> > ap_return_12;
    sc_out< sc_lv<64> > ap_return_13;
    sc_out< sc_lv<64> > ap_return_14;
    sc_out< sc_lv<64> > ap_return_15;
    sc_out< sc_lv<64> > ap_return_16;
    sc_out< sc_lv<64> > ap_return_17;
    sc_out< sc_lv<64> > ap_return_18;
    sc_out< sc_lv<64> > ap_return_19;
    sc_out< sc_lv<64> > ap_return_20;
    sc_out< sc_lv<64> > ap_return_21;
    sc_out< sc_lv<64> > ap_return_22;
    sc_out< sc_lv<64> > ap_return_23;
    sc_out< sc_lv<64> > ap_return_24;
    sc_out< sc_lv<64> > ap_return_25;
    sc_out< sc_lv<64> > ap_return_26;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    drift(sc_module_name name);
    SC_HAS_PROCESS(drift);

    ~drift();

    sc_trace_file* mVcdFile;

    p_hls_fptosi_double_s* tmp_15_p_hls_fptosi_double_s_fu_754;
    p_hls_fptosi_double_s* tmp_19_p_hls_fptosi_double_s_fu_759;
    p_hls_fptosi_double_s* tmp_23_p_hls_fptosi_double_s_fu_764;
    p_hls_fptosi_double_s* tmp_49_1_p_hls_fptosi_double_s_fu_769;
    p_hls_fptosi_double_s* tmp_53_1_p_hls_fptosi_double_s_fu_774;
    p_hls_fptosi_double_s* tmp_57_1_p_hls_fptosi_double_s_fu_779;
    p_hls_fptosi_double_s* tmp_49_2_p_hls_fptosi_double_s_fu_784;
    p_hls_fptosi_double_s* tmp_53_2_p_hls_fptosi_double_s_fu_789;
    p_hls_fptosi_double_s* tmp_57_2_p_hls_fptosi_double_s_fu_794;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U2;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U3;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U4;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U5;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U6;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U7;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U8;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U9;
    astroSim_dmul_64nbkb<1,4,64,64,64>* astroSim_dmul_64nbkb_U10;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U11;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U12;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U13;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U14;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U15;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U16;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U17;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U18;
    astroSim_sitodp_6cud<1,3,64,64>* astroSim_sitodp_6cud_U19;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U20;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U21;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U22;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U23;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U24;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U25;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U26;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U27;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U28;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U29;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U30;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U31;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U32;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U33;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U34;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U35;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U36;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U37;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U38;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U39;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U40;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U41;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U42;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U43;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U44;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U45;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U46;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U47;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U48;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U49;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U50;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U51;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U52;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U53;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U54;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U55;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U56;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U57;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U58;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U59;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U60;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U61;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U62;
    astroSim_mux_164_dEe<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_dEe_U63;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_int_x_reg_472;
    sc_signal< sc_lv<64> > p_int_x1_reg_482;
    sc_signal< sc_lv<64> > p_int_x2_reg_492;
    sc_signal< sc_lv<64> > p_int_x3_reg_502;
    sc_signal< sc_lv<64> > p_int_x4_reg_512;
    sc_signal< sc_lv<64> > p_int_x5_reg_522;
    sc_signal< sc_lv<64> > p_int_x6_reg_532;
    sc_signal< sc_lv<64> > p_int_x7_reg_542;
    sc_signal< sc_lv<64> > p_int_x8_reg_552;
    sc_signal< sc_lv<64> > p_int_y_reg_562;
    sc_signal< sc_lv<64> > p_int_y9_reg_572;
    sc_signal< sc_lv<64> > p_int_y1_reg_582;
    sc_signal< sc_lv<64> > p_int_y2_reg_592;
    sc_signal< sc_lv<64> > p_int_y3_reg_602;
    sc_signal< sc_lv<64> > p_int_y4_reg_612;
    sc_signal< sc_lv<64> > p_int_y5_reg_622;
    sc_signal< sc_lv<64> > p_int_y6_reg_632;
    sc_signal< sc_lv<64> > p_int_y7_reg_642;
    sc_signal< sc_lv<64> > p_int_z_reg_652;
    sc_signal< sc_lv<64> > p_int_z1_reg_662;
    sc_signal< sc_lv<64> > p_int_z2_reg_672;
    sc_signal< sc_lv<64> > p_int_z3_reg_682;
    sc_signal< sc_lv<64> > p_int_z4_reg_692;
    sc_signal< sc_lv<64> > p_int_z5_reg_702;
    sc_signal< sc_lv<64> > p_int_z6_reg_712;
    sc_signal< sc_lv<64> > p_int_z7_reg_722;
    sc_signal< sc_lv<64> > p_int_z8_reg_732;
    sc_signal< sc_lv<4> > i_reg_742;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_i_reg_742;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_i_reg_742;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter3_i_reg_742;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_i_reg_742;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter5_i_reg_742;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter6_i_reg_742;
    sc_signal< sc_lv<64> > p_int_8_vz_read_2_reg_2659;
    sc_signal< sc_lv<64> > p_int_7_vz_read_2_reg_2677;
    sc_signal< sc_lv<64> > p_int_6_vz_read_2_reg_2695;
    sc_signal< sc_lv<64> > p_int_5_vz_read51_reg_2713;
    sc_signal< sc_lv<64> > p_int_4_vz_read_2_reg_2718;
    sc_signal< sc_lv<64> > p_int_3_vz_read_2_reg_2723;
    sc_signal< sc_lv<64> > p_int_2_vz_read_2_reg_2728;
    sc_signal< sc_lv<64> > p_int_1_vz_read_2_reg_2733;
    sc_signal< sc_lv<64> > p_int_0_vz_read_2_reg_2738;
    sc_signal< sc_lv<64> > p_int_8_vy_read_2_reg_2743;
    sc_signal< sc_lv<64> > p_int_7_vy_read_2_reg_2761;
    sc_signal< sc_lv<64> > p_int_6_vy_read_2_reg_2779;
    sc_signal< sc_lv<64> > p_int_5_vy_read_2_reg_2797;
    sc_signal< sc_lv<64> > p_int_4_vy_read41_reg_2802;
    sc_signal< sc_lv<64> > p_int_3_vy_read_2_reg_2807;
    sc_signal< sc_lv<64> > p_int_2_vy_read_2_reg_2812;
    sc_signal< sc_lv<64> > p_int_1_vy_read_2_reg_2817;
    sc_signal< sc_lv<64> > p_int_0_vy_read_2_reg_2822;
    sc_signal< sc_lv<64> > p_int_8_vx_read_2_reg_2827;
    sc_signal< sc_lv<64> > p_int_7_vx_read_2_reg_2845;
    sc_signal< sc_lv<64> > p_int_6_vx_read_2_reg_2863;
    sc_signal< sc_lv<64> > p_int_5_vx_read_2_reg_2868;
    sc_signal< sc_lv<64> > p_int_4_vx_read_2_reg_2873;
    sc_signal< sc_lv<64> > p_int_3_vx_read31_reg_2878;
    sc_signal< sc_lv<64> > p_int_2_vx_read_2_reg_2883;
    sc_signal< sc_lv<64> > p_int_1_vx_read_2_reg_2888;
    sc_signal< sc_lv<64> > p_int_0_vx_read_2_reg_2893;
    sc_signal< sc_lv<1> > tmp_fu_871_p2;
    sc_signal< sc_lv<1> > tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_reg_3033;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_reg_3033;
    sc_signal< sc_lv<64> > p_int_vy_load_0_phi_fu_903_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_0_phi_fu_926_p18;
    sc_signal< sc_lv<4> > i_3_0_t_fu_949_p2;
    sc_signal< sc_lv<4> > i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter3_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter5_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter6_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter7_i_3_0_t_reg_3052;
    sc_signal< sc_lv<4> > i_3_1_t_fu_955_p2;
    sc_signal< sc_lv<4> > i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter3_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter5_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter6_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter7_i_3_1_t_reg_3071;
    sc_signal< sc_lv<4> > i_3_2_fu_961_p2;
    sc_signal< sc_lv<4> > i_3_2_reg_3090;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > p_int_vx_load_1_phi_fu_967_p18;
    sc_signal< sc_lv<64> > p_int_vy_load_1_phi_fu_989_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_1_phi_fu_1011_p18;
    sc_signal< sc_lv<64> > p_int_vx_load_2_phi_fu_1033_p18;
    sc_signal< sc_lv<64> > p_int_vy_load_2_phi_fu_1055_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_2_phi_fu_1077_p18;
    sc_signal< sc_lv<64> > grp_fu_844_p1;
    sc_signal< sc_lv<64> > tmp_13_reg_3125;
    sc_signal< sc_lv<64> > grp_fu_847_p1;
    sc_signal< sc_lv<64> > tmp_17_reg_3130;
    sc_signal< sc_lv<64> > grp_fu_850_p1;
    sc_signal< sc_lv<64> > tmp_21_reg_3135;
    sc_signal< sc_lv<64> > grp_fu_853_p1;
    sc_signal< sc_lv<64> > tmp_47_1_reg_3140;
    sc_signal< sc_lv<64> > grp_fu_856_p1;
    sc_signal< sc_lv<64> > tmp_51_1_reg_3145;
    sc_signal< sc_lv<64> > grp_fu_859_p1;
    sc_signal< sc_lv<64> > tmp_55_1_reg_3150;
    sc_signal< sc_lv<64> > grp_fu_862_p1;
    sc_signal< sc_lv<64> > tmp_47_2_reg_3155;
    sc_signal< sc_lv<64> > grp_fu_865_p1;
    sc_signal< sc_lv<64> > tmp_51_2_reg_3160;
    sc_signal< sc_lv<64> > grp_fu_868_p1;
    sc_signal< sc_lv<64> > tmp_55_2_reg_3165;
    sc_signal< sc_lv<64> > grp_fu_799_p2;
    sc_signal< sc_lv<64> > tmp_14_reg_3170;
    sc_signal< sc_lv<64> > grp_fu_804_p2;
    sc_signal< sc_lv<64> > tmp_18_reg_3175;
    sc_signal< sc_lv<64> > grp_fu_809_p2;
    sc_signal< sc_lv<64> > tmp_22_reg_3180;
    sc_signal< sc_lv<64> > p_int_x6_1_fu_1143_p18;
    sc_signal< sc_lv<64> > p_int_x6_1_reg_3185;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<64> > p_int_x3_1_fu_1181_p18;
    sc_signal< sc_lv<64> > p_int_x3_1_reg_3190;
    sc_signal< sc_lv<64> > p_int_x_1_fu_1219_p18;
    sc_signal< sc_lv<64> > p_int_x_1_reg_3195;
    sc_signal< sc_lv<64> > p_int_y14_1_fu_1301_p18;
    sc_signal< sc_lv<64> > p_int_y14_1_reg_3200;
    sc_signal< sc_lv<64> > p_int_y1114_1_fu_1339_p18;
    sc_signal< sc_lv<64> > p_int_y1114_1_reg_3205;
    sc_signal< sc_lv<64> > p_int_y_1_fu_1377_p18;
    sc_signal< sc_lv<64> > p_int_y_1_reg_3210;
    sc_signal< sc_lv<64> > p_int_z22_1_fu_1459_p18;
    sc_signal< sc_lv<64> > p_int_z22_1_reg_3215;
    sc_signal< sc_lv<64> > p_int_z19_1_fu_1497_p18;
    sc_signal< sc_lv<64> > p_int_z19_1_reg_3220;
    sc_signal< sc_lv<64> > p_int_z_1_fu_1535_p18;
    sc_signal< sc_lv<64> > p_int_z_1_reg_3225;
    sc_signal< sc_lv<64> > grp_fu_814_p2;
    sc_signal< sc_lv<64> > tmp_48_1_reg_3230;
    sc_signal< sc_lv<64> > grp_fu_819_p2;
    sc_signal< sc_lv<64> > tmp_52_1_reg_3235;
    sc_signal< sc_lv<64> > grp_fu_824_p2;
    sc_signal< sc_lv<64> > tmp_56_1_reg_3240;
    sc_signal< sc_lv<64> > grp_fu_829_p2;
    sc_signal< sc_lv<64> > tmp_48_2_reg_3245;
    sc_signal< sc_lv<64> > grp_fu_834_p2;
    sc_signal< sc_lv<64> > tmp_52_2_reg_3250;
    sc_signal< sc_lv<64> > grp_fu_839_p2;
    sc_signal< sc_lv<64> > tmp_56_2_reg_3255;
    sc_signal< sc_lv<64> > p_int_x7_1_fu_1616_p18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<64> > p_int_x4_1_fu_1653_p18;
    sc_signal< sc_lv<64> > p_int_x12_1_fu_1690_p18;
    sc_signal< sc_lv<64> > p_int_y15_1_fu_1770_p18;
    sc_signal< sc_lv<64> > p_int_y12_1_fu_1807_p18;
    sc_signal< sc_lv<64> > p_int_y9_1_fu_1844_p18;
    sc_signal< sc_lv<64> > p_int_z23_1_fu_1924_p18;
    sc_signal< sc_lv<64> > p_int_z20_1_fu_1961_p18;
    sc_signal< sc_lv<64> > p_int_z17_1_fu_1998_p18;
    sc_signal< sc_lv<64> > p_int_x8_1_fu_2078_p18;
    sc_signal< sc_lv<64> > p_int_x5_1_fu_2115_p18;
    sc_signal< sc_lv<64> > p_int_x2_1_fu_2152_p18;
    sc_signal< sc_lv<64> > p_int_y16_1_fu_2232_p18;
    sc_signal< sc_lv<64> > p_int_y13_1_fu_2269_p18;
    sc_signal< sc_lv<64> > p_int_y10_1_fu_2306_p18;
    sc_signal< sc_lv<64> > p_int_z24_1_fu_2386_p18;
    sc_signal< sc_lv<64> > p_int_z2126_1_fu_2423_p18;
    sc_signal< sc_lv<64> > p_int_z18_1_fu_2460_p18;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<64> > tmp_15_p_hls_fptosi_double_s_fu_754_ap_return;
    sc_signal< sc_lv<64> > tmp_19_p_hls_fptosi_double_s_fu_759_ap_return;
    sc_signal< sc_lv<64> > tmp_23_p_hls_fptosi_double_s_fu_764_ap_return;
    sc_signal< sc_lv<64> > tmp_49_1_p_hls_fptosi_double_s_fu_769_ap_return;
    sc_signal< sc_lv<64> > tmp_53_1_p_hls_fptosi_double_s_fu_774_ap_return;
    sc_signal< sc_lv<64> > tmp_57_1_p_hls_fptosi_double_s_fu_779_ap_return;
    sc_signal< sc_lv<64> > tmp_49_2_p_hls_fptosi_double_s_fu_784_ap_return;
    sc_signal< sc_lv<64> > tmp_53_2_p_hls_fptosi_double_s_fu_789_ap_return;
    sc_signal< sc_lv<64> > tmp_57_2_p_hls_fptosi_double_s_fu_794_ap_return;
    sc_signal< sc_lv<64> > p_int_x_phi_fu_475_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<64> > p_int_x3_phi_fu_505_p4;
    sc_signal< sc_lv<64> > p_int_x6_phi_fu_535_p4;
    sc_signal< sc_lv<64> > p_int_y_phi_fu_565_p4;
    sc_signal< sc_lv<64> > p_int_y2_phi_fu_595_p4;
    sc_signal< sc_lv<64> > p_int_y5_phi_fu_625_p4;
    sc_signal< sc_lv<64> > p_int_z_phi_fu_655_p4;
    sc_signal< sc_lv<64> > p_int_z3_phi_fu_685_p4;
    sc_signal< sc_lv<64> > p_int_z6_phi_fu_715_p4;
    sc_signal< sc_lv<4> > i_phi_fu_746_p4;
    sc_signal< sc_lv<64> > grp_fu_844_p0;
    sc_signal< sc_lv<1> > sel_tmp_fu_877_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_889_p2;
    sc_signal< sc_lv<64> > sel_tmp1_fu_883_p3;
    sc_signal< sc_lv<64> > p_int_x_load_0_phi_fu_1099_p18;
    sc_signal< sc_lv<64> > tmp_16_fu_1137_p2;
    sc_signal< sc_lv<64> > p_int_y_load_0_phi_fu_1257_p18;
    sc_signal< sc_lv<64> > tmp_20_fu_1295_p2;
    sc_signal< sc_lv<64> > p_int_z_load_0_phi_fu_1415_p18;
    sc_signal< sc_lv<64> > tmp_24_fu_1453_p2;
    sc_signal< sc_lv<64> > p_int_x_load_1_phi_fu_1573_p18;
    sc_signal< sc_lv<64> > tmp_50_1_fu_1610_p2;
    sc_signal< sc_lv<64> > p_int_y_load_1_phi_fu_1727_p18;
    sc_signal< sc_lv<64> > tmp_54_1_fu_1764_p2;
    sc_signal< sc_lv<64> > p_int_z_load_1_phi_fu_1881_p18;
    sc_signal< sc_lv<64> > tmp_58_1_fu_1918_p2;
    sc_signal< sc_lv<64> > p_int_x_load_2_phi_fu_2035_p18;
    sc_signal< sc_lv<64> > tmp_50_2_fu_2072_p2;
    sc_signal< sc_lv<64> > p_int_y_load_2_phi_fu_2189_p18;
    sc_signal< sc_lv<64> > tmp_54_2_fu_2226_p2;
    sc_signal< sc_lv<64> > p_int_z_load_2_phi_fu_2343_p18;
    sc_signal< sc_lv<64> > tmp_58_2_fu_2380_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_3F747AE147AE147B;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_grp_fu_844_p0();
    void thread_i_3_0_t_fu_949_p2();
    void thread_i_3_1_t_fu_955_p2();
    void thread_i_3_2_fu_961_p2();
    void thread_i_phi_fu_746_p4();
    void thread_p_int_x3_phi_fu_505_p4();
    void thread_p_int_x6_phi_fu_535_p4();
    void thread_p_int_x_phi_fu_475_p4();
    void thread_p_int_y2_phi_fu_595_p4();
    void thread_p_int_y5_phi_fu_625_p4();
    void thread_p_int_y_phi_fu_565_p4();
    void thread_p_int_z3_phi_fu_685_p4();
    void thread_p_int_z6_phi_fu_715_p4();
    void thread_p_int_z_phi_fu_655_p4();
    void thread_sel_tmp1_fu_883_p3();
    void thread_sel_tmp2_fu_889_p2();
    void thread_sel_tmp_fu_877_p2();
    void thread_tmp_16_fu_1137_p2();
    void thread_tmp_20_fu_1295_p2();
    void thread_tmp_24_fu_1453_p2();
    void thread_tmp_50_1_fu_1610_p2();
    void thread_tmp_50_2_fu_2072_p2();
    void thread_tmp_54_1_fu_1764_p2();
    void thread_tmp_54_2_fu_2226_p2();
    void thread_tmp_58_1_fu_1918_p2();
    void thread_tmp_58_2_fu_2380_p2();
    void thread_tmp_fu_871_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
