
UART Asynchronous TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e68  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08001f74  08001f74  00011f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fec  08001fec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001fec  08001fec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fec  08001fec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fec  08001fec  00011fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ff0  08001ff0  00011ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001ff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  08002064  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002064  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062a3  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001422  00000000  00000000  0002633c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000608  00000000  00000000  00027760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000590  00000000  00000000  00027d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c61  00000000  00000000  000282f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000066ed  00000000  00000000  0003ef59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824c4  00000000  00000000  00045646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c7b0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b04  00000000  00000000  000c7b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001f5c 	.word	0x08001f5c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001f5c 	.word	0x08001f5c

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f92b 	bl	80003b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	200f      	movs	r0, #15
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 f984 	bl	8001474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f935 	bl	8000406 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f90b 	bl	80003ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000098 	.word	0x20000098

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000098 	.word	0x20000098

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000258:	b480      	push	{r7}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f003 0307 	and.w	r3, r3, #7
 8000266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026e:	68ba      	ldr	r2, [r7, #8]
 8000270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000274:	4013      	ands	r3, r2
 8000276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800028a:	4a04      	ldr	r2, [pc, #16]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	60d3      	str	r3, [r2, #12]
}
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a4:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <__NVIC_GetPriorityGrouping+0x18>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	0a1b      	lsrs	r3, r3, #8
 80002aa:	f003 0307 	and.w	r3, r3, #7
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	db0a      	blt.n	80002e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	490c      	ldr	r1, [pc, #48]	; (8000308 <__NVIC_SetPriority+0x4c>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e4:	e00a      	b.n	80002fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4908      	ldr	r1, [pc, #32]	; (800030c <__NVIC_SetPriority+0x50>)
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	f003 030f 	and.w	r3, r3, #15
 80002f2:	3b04      	subs	r3, #4
 80002f4:	0112      	lsls	r2, r2, #4
 80002f6:	b2d2      	uxtb	r2, r2
 80002f8:	440b      	add	r3, r1
 80002fa:	761a      	strb	r2, [r3, #24]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	f04f 32ff 	mov.w	r2, #4294967295
 8000348:	69bb      	ldr	r3, [r7, #24]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	43da      	mvns	r2, r3
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	401a      	ands	r2, r3
 8000354:	697b      	ldr	r3, [r7, #20]
 8000356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000358:	f04f 31ff 	mov.w	r1, #4294967295
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	fa01 f303 	lsl.w	r3, r1, r3
 8000362:	43d9      	mvns	r1, r3
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000368:	4313      	orrs	r3, r2
         );
}
 800036a:	4618      	mov	r0, r3
 800036c:	3724      	adds	r7, #36	; 0x24
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000384:	d301      	bcc.n	800038a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000386:	2301      	movs	r3, #1
 8000388:	e00f      	b.n	80003aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800038a:	4a0a      	ldr	r2, [pc, #40]	; (80003b4 <SysTick_Config+0x40>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3b01      	subs	r3, #1
 8000390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000392:	210f      	movs	r1, #15
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f7ff ff90 	bl	80002bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800039c:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <SysTick_Config+0x40>)
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a2:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <SysTick_Config+0x40>)
 80003a4:	2207      	movs	r2, #7
 80003a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a8:	2300      	movs	r3, #0
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	e000e010 	.word	0xe000e010

080003b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ff49 	bl	8000258 <__NVIC_SetPriorityGrouping>
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b086      	sub	sp, #24
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	4603      	mov	r3, r0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003e0:	f7ff ff5e 	bl	80002a0 <__NVIC_GetPriorityGrouping>
 80003e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6978      	ldr	r0, [r7, #20]
 80003ec:	f7ff ff90 	bl	8000310 <NVIC_EncodePriority>
 80003f0:	4602      	mov	r2, r0
 80003f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f6:	4611      	mov	r1, r2
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff5f 	bl	80002bc <__NVIC_SetPriority>
}
 80003fe:	bf00      	nop
 8000400:	3718      	adds	r7, #24
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f7ff ffb0 	bl	8000374 <SysTick_Config>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000420:	b480      	push	{r7}
 8000422:	b08b      	sub	sp, #44	; 0x2c
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042e:	2300      	movs	r3, #0
 8000430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000432:	e169      	b.n	8000708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000434:	2201      	movs	r2, #1
 8000436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	69fa      	ldr	r2, [r7, #28]
 8000444:	4013      	ands	r3, r2
 8000446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000448:	69ba      	ldr	r2, [r7, #24]
 800044a:	69fb      	ldr	r3, [r7, #28]
 800044c:	429a      	cmp	r2, r3
 800044e:	f040 8158 	bne.w	8000702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a9a      	ldr	r2, [pc, #616]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d05e      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800045c:	4a98      	ldr	r2, [pc, #608]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d875      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000462:	4a98      	ldr	r2, [pc, #608]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d058      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000468:	4a96      	ldr	r2, [pc, #600]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d86f      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800046e:	4a96      	ldr	r2, [pc, #600]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d052      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000474:	4a94      	ldr	r2, [pc, #592]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d869      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800047a:	4a94      	ldr	r2, [pc, #592]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d04c      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000480:	4a92      	ldr	r2, [pc, #584]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d863      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000486:	4a92      	ldr	r2, [pc, #584]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d046      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800048c:	4a90      	ldr	r2, [pc, #576]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d85d      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000492:	2b12      	cmp	r3, #18
 8000494:	d82a      	bhi.n	80004ec <HAL_GPIO_Init+0xcc>
 8000496:	2b12      	cmp	r3, #18
 8000498:	d859      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800049a:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <HAL_GPIO_Init+0x80>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	0800051b 	.word	0x0800051b
 80004a4:	080004f5 	.word	0x080004f5
 80004a8:	08000507 	.word	0x08000507
 80004ac:	08000549 	.word	0x08000549
 80004b0:	0800054f 	.word	0x0800054f
 80004b4:	0800054f 	.word	0x0800054f
 80004b8:	0800054f 	.word	0x0800054f
 80004bc:	0800054f 	.word	0x0800054f
 80004c0:	0800054f 	.word	0x0800054f
 80004c4:	0800054f 	.word	0x0800054f
 80004c8:	0800054f 	.word	0x0800054f
 80004cc:	0800054f 	.word	0x0800054f
 80004d0:	0800054f 	.word	0x0800054f
 80004d4:	0800054f 	.word	0x0800054f
 80004d8:	0800054f 	.word	0x0800054f
 80004dc:	0800054f 	.word	0x0800054f
 80004e0:	0800054f 	.word	0x0800054f
 80004e4:	080004fd 	.word	0x080004fd
 80004e8:	08000511 	.word	0x08000511
 80004ec:	4a79      	ldr	r2, [pc, #484]	; (80006d4 <HAL_GPIO_Init+0x2b4>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d013      	beq.n	800051a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004f2:	e02c      	b.n	800054e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	623b      	str	r3, [r7, #32]
          break;
 80004fa:	e029      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	3304      	adds	r3, #4
 8000502:	623b      	str	r3, [r7, #32]
          break;
 8000504:	e024      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	3308      	adds	r3, #8
 800050c:	623b      	str	r3, [r7, #32]
          break;
 800050e:	e01f      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	330c      	adds	r3, #12
 8000516:	623b      	str	r3, [r7, #32]
          break;
 8000518:	e01a      	b.n	8000550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d102      	bne.n	8000528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000522:	2304      	movs	r3, #4
 8000524:	623b      	str	r3, [r7, #32]
          break;
 8000526:	e013      	b.n	8000550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d105      	bne.n	800053c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000530:	2308      	movs	r3, #8
 8000532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	69fa      	ldr	r2, [r7, #28]
 8000538:	611a      	str	r2, [r3, #16]
          break;
 800053a:	e009      	b.n	8000550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800053c:	2308      	movs	r3, #8
 800053e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	615a      	str	r2, [r3, #20]
          break;
 8000546:	e003      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
          break;
 800054c:	e000      	b.n	8000550 <HAL_GPIO_Init+0x130>
          break;
 800054e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	2bff      	cmp	r3, #255	; 0xff
 8000554:	d801      	bhi.n	800055a <HAL_GPIO_Init+0x13a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	e001      	b.n	800055e <HAL_GPIO_Init+0x13e>
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3304      	adds	r3, #4
 800055e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	2bff      	cmp	r3, #255	; 0xff
 8000564:	d802      	bhi.n	800056c <HAL_GPIO_Init+0x14c>
 8000566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	e002      	b.n	8000572 <HAL_GPIO_Init+0x152>
 800056c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056e:	3b08      	subs	r3, #8
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	210f      	movs	r1, #15
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	43db      	mvns	r3, r3
 8000582:	401a      	ands	r2, r3
 8000584:	6a39      	ldr	r1, [r7, #32]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	fa01 f303 	lsl.w	r3, r1, r3
 800058c:	431a      	orrs	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059a:	2b00      	cmp	r3, #0
 800059c:	f000 80b1 	beq.w	8000702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a0:	4b4d      	ldr	r3, [pc, #308]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a4c      	ldr	r2, [pc, #304]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b4a      	ldr	r3, [pc, #296]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005b8:	4a48      	ldr	r2, [pc, #288]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 80005ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	3302      	adds	r3, #2
 80005c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c8:	f003 0303 	and.w	r3, r3, #3
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	220f      	movs	r2, #15
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	68fa      	ldr	r2, [r7, #12]
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a40      	ldr	r2, [pc, #256]	; (80006e0 <HAL_GPIO_Init+0x2c0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d013      	beq.n	800060c <HAL_GPIO_Init+0x1ec>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a3f      	ldr	r2, [pc, #252]	; (80006e4 <HAL_GPIO_Init+0x2c4>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d00d      	beq.n	8000608 <HAL_GPIO_Init+0x1e8>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a3e      	ldr	r2, [pc, #248]	; (80006e8 <HAL_GPIO_Init+0x2c8>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d007      	beq.n	8000604 <HAL_GPIO_Init+0x1e4>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a3d      	ldr	r2, [pc, #244]	; (80006ec <HAL_GPIO_Init+0x2cc>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d101      	bne.n	8000600 <HAL_GPIO_Init+0x1e0>
 80005fc:	2303      	movs	r3, #3
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000600:	2304      	movs	r3, #4
 8000602:	e004      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000604:	2302      	movs	r3, #2
 8000606:	e002      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000608:	2301      	movs	r3, #1
 800060a:	e000      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 800060c:	2300      	movs	r3, #0
 800060e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000610:	f002 0203 	and.w	r2, r2, #3
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	4093      	lsls	r3, r2
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800061e:	492f      	ldr	r1, [pc, #188]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 8000620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3302      	adds	r3, #2
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000634:	2b00      	cmp	r3, #0
 8000636:	d006      	beq.n	8000646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000638:	4b2d      	ldr	r3, [pc, #180]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	492c      	ldr	r1, [pc, #176]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063e:	69bb      	ldr	r3, [r7, #24]
 8000640:	4313      	orrs	r3, r2
 8000642:	600b      	str	r3, [r1, #0]
 8000644:	e006      	b.n	8000654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000646:	4b2a      	ldr	r3, [pc, #168]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	69bb      	ldr	r3, [r7, #24]
 800064c:	43db      	mvns	r3, r3
 800064e:	4928      	ldr	r1, [pc, #160]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000650:	4013      	ands	r3, r2
 8000652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	4922      	ldr	r1, [pc, #136]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000666:	69bb      	ldr	r3, [r7, #24]
 8000668:	4313      	orrs	r3, r2
 800066a:	604b      	str	r3, [r1, #4]
 800066c:	e006      	b.n	800067c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800066e:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	43db      	mvns	r3, r3
 8000676:	491e      	ldr	r1, [pc, #120]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000678:	4013      	ands	r3, r2
 800067a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068a:	689a      	ldr	r2, [r3, #8]
 800068c:	4918      	ldr	r1, [pc, #96]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068e:	69bb      	ldr	r3, [r7, #24]
 8000690:	4313      	orrs	r3, r2
 8000692:	608b      	str	r3, [r1, #8]
 8000694:	e006      	b.n	80006a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000698:	689a      	ldr	r2, [r3, #8]
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	43db      	mvns	r3, r3
 800069e:	4914      	ldr	r1, [pc, #80]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006a0:	4013      	ands	r3, r2
 80006a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d021      	beq.n	80006f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b2:	68da      	ldr	r2, [r3, #12]
 80006b4:	490e      	ldr	r1, [pc, #56]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b6:	69bb      	ldr	r3, [r7, #24]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	60cb      	str	r3, [r1, #12]
 80006bc:	e021      	b.n	8000702 <HAL_GPIO_Init+0x2e2>
 80006be:	bf00      	nop
 80006c0:	10320000 	.word	0x10320000
 80006c4:	10310000 	.word	0x10310000
 80006c8:	10220000 	.word	0x10220000
 80006cc:	10210000 	.word	0x10210000
 80006d0:	10120000 	.word	0x10120000
 80006d4:	10110000 	.word	0x10110000
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010000 	.word	0x40010000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40010c00 	.word	0x40010c00
 80006e8:	40011000 	.word	0x40011000
 80006ec:	40011400 	.word	0x40011400
 80006f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006f6:	68da      	ldr	r2, [r3, #12]
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4909      	ldr	r1, [pc, #36]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006fe:	4013      	ands	r3, r2
 8000700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000704:	3301      	adds	r3, #1
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070e:	fa22 f303 	lsr.w	r3, r2, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	f47f ae8e 	bne.w	8000434 <HAL_GPIO_Init+0x14>
  }
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	372c      	adds	r7, #44	; 0x2c
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40010400 	.word	0x40010400

08000728 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d101      	bne.n	800073a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	e26c      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	2b00      	cmp	r3, #0
 8000744:	f000 8087 	beq.w	8000856 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000748:	4b92      	ldr	r3, [pc, #584]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	f003 030c 	and.w	r3, r3, #12
 8000750:	2b04      	cmp	r3, #4
 8000752:	d00c      	beq.n	800076e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000754:	4b8f      	ldr	r3, [pc, #572]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 030c 	and.w	r3, r3, #12
 800075c:	2b08      	cmp	r3, #8
 800075e:	d112      	bne.n	8000786 <HAL_RCC_OscConfig+0x5e>
 8000760:	4b8c      	ldr	r3, [pc, #560]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800076c:	d10b      	bne.n	8000786 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800076e:	4b89      	ldr	r3, [pc, #548]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000776:	2b00      	cmp	r3, #0
 8000778:	d06c      	beq.n	8000854 <HAL_RCC_OscConfig+0x12c>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d168      	bne.n	8000854 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	e246      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800078e:	d106      	bne.n	800079e <HAL_RCC_OscConfig+0x76>
 8000790:	4b80      	ldr	r3, [pc, #512]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a7f      	ldr	r2, [pc, #508]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000796:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800079a:	6013      	str	r3, [r2, #0]
 800079c:	e02e      	b.n	80007fc <HAL_RCC_OscConfig+0xd4>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d10c      	bne.n	80007c0 <HAL_RCC_OscConfig+0x98>
 80007a6:	4b7b      	ldr	r3, [pc, #492]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a7a      	ldr	r2, [pc, #488]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007b0:	6013      	str	r3, [r2, #0]
 80007b2:	4b78      	ldr	r3, [pc, #480]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a77      	ldr	r2, [pc, #476]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	e01d      	b.n	80007fc <HAL_RCC_OscConfig+0xd4>
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007c8:	d10c      	bne.n	80007e4 <HAL_RCC_OscConfig+0xbc>
 80007ca:	4b72      	ldr	r3, [pc, #456]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a71      	ldr	r2, [pc, #452]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007d4:	6013      	str	r3, [r2, #0]
 80007d6:	4b6f      	ldr	r3, [pc, #444]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a6e      	ldr	r2, [pc, #440]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	e00b      	b.n	80007fc <HAL_RCC_OscConfig+0xd4>
 80007e4:	4b6b      	ldr	r3, [pc, #428]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a6a      	ldr	r2, [pc, #424]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007ee:	6013      	str	r3, [r2, #0]
 80007f0:	4b68      	ldr	r3, [pc, #416]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a67      	ldr	r2, [pc, #412]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d013      	beq.n	800082c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000804:	f7ff fcfa 	bl	80001fc <HAL_GetTick>
 8000808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800080a:	e008      	b.n	800081e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800080c:	f7ff fcf6 	bl	80001fc <HAL_GetTick>
 8000810:	4602      	mov	r2, r0
 8000812:	693b      	ldr	r3, [r7, #16]
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	2b64      	cmp	r3, #100	; 0x64
 8000818:	d901      	bls.n	800081e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800081a:	2303      	movs	r3, #3
 800081c:	e1fa      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800081e:	4b5d      	ldr	r3, [pc, #372]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000826:	2b00      	cmp	r3, #0
 8000828:	d0f0      	beq.n	800080c <HAL_RCC_OscConfig+0xe4>
 800082a:	e014      	b.n	8000856 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800082c:	f7ff fce6 	bl	80001fc <HAL_GetTick>
 8000830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000832:	e008      	b.n	8000846 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000834:	f7ff fce2 	bl	80001fc <HAL_GetTick>
 8000838:	4602      	mov	r2, r0
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	1ad3      	subs	r3, r2, r3
 800083e:	2b64      	cmp	r3, #100	; 0x64
 8000840:	d901      	bls.n	8000846 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000842:	2303      	movs	r3, #3
 8000844:	e1e6      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000846:	4b53      	ldr	r3, [pc, #332]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1f0      	bne.n	8000834 <HAL_RCC_OscConfig+0x10c>
 8000852:	e000      	b.n	8000856 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	2b00      	cmp	r3, #0
 8000860:	d063      	beq.n	800092a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000862:	4b4c      	ldr	r3, [pc, #304]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 030c 	and.w	r3, r3, #12
 800086a:	2b00      	cmp	r3, #0
 800086c:	d00b      	beq.n	8000886 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800086e:	4b49      	ldr	r3, [pc, #292]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f003 030c 	and.w	r3, r3, #12
 8000876:	2b08      	cmp	r3, #8
 8000878:	d11c      	bne.n	80008b4 <HAL_RCC_OscConfig+0x18c>
 800087a:	4b46      	ldr	r3, [pc, #280]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000882:	2b00      	cmp	r3, #0
 8000884:	d116      	bne.n	80008b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000886:	4b43      	ldr	r3, [pc, #268]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	2b00      	cmp	r3, #0
 8000890:	d005      	beq.n	800089e <HAL_RCC_OscConfig+0x176>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	691b      	ldr	r3, [r3, #16]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d001      	beq.n	800089e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	e1ba      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800089e:	4b3d      	ldr	r3, [pc, #244]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	4939      	ldr	r1, [pc, #228]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80008ae:	4313      	orrs	r3, r2
 80008b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008b2:	e03a      	b.n	800092a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	691b      	ldr	r3, [r3, #16]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d020      	beq.n	80008fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008bc:	4b36      	ldr	r3, [pc, #216]	; (8000998 <HAL_RCC_OscConfig+0x270>)
 80008be:	2201      	movs	r2, #1
 80008c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008c2:	f7ff fc9b 	bl	80001fc <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008c8:	e008      	b.n	80008dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008ca:	f7ff fc97 	bl	80001fc <HAL_GetTick>
 80008ce:	4602      	mov	r2, r0
 80008d0:	693b      	ldr	r3, [r7, #16]
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	d901      	bls.n	80008dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008d8:	2303      	movs	r3, #3
 80008da:	e19b      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008dc:	4b2d      	ldr	r3, [pc, #180]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d0f0      	beq.n	80008ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008e8:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	695b      	ldr	r3, [r3, #20]
 80008f4:	00db      	lsls	r3, r3, #3
 80008f6:	4927      	ldr	r1, [pc, #156]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 80008f8:	4313      	orrs	r3, r2
 80008fa:	600b      	str	r3, [r1, #0]
 80008fc:	e015      	b.n	800092a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008fe:	4b26      	ldr	r3, [pc, #152]	; (8000998 <HAL_RCC_OscConfig+0x270>)
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000904:	f7ff fc7a 	bl	80001fc <HAL_GetTick>
 8000908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800090a:	e008      	b.n	800091e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800090c:	f7ff fc76 	bl	80001fc <HAL_GetTick>
 8000910:	4602      	mov	r2, r0
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	2b02      	cmp	r3, #2
 8000918:	d901      	bls.n	800091e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800091a:	2303      	movs	r3, #3
 800091c:	e17a      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800091e:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	2b00      	cmp	r3, #0
 8000928:	d1f0      	bne.n	800090c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f003 0308 	and.w	r3, r3, #8
 8000932:	2b00      	cmp	r3, #0
 8000934:	d03a      	beq.n	80009ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d019      	beq.n	8000972 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800093e:	4b17      	ldr	r3, [pc, #92]	; (800099c <HAL_RCC_OscConfig+0x274>)
 8000940:	2201      	movs	r2, #1
 8000942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000944:	f7ff fc5a 	bl	80001fc <HAL_GetTick>
 8000948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800094a:	e008      	b.n	800095e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800094c:	f7ff fc56 	bl	80001fc <HAL_GetTick>
 8000950:	4602      	mov	r2, r0
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	2b02      	cmp	r3, #2
 8000958:	d901      	bls.n	800095e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800095a:	2303      	movs	r3, #3
 800095c:	e15a      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800095e:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <HAL_RCC_OscConfig+0x26c>)
 8000960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000962:	f003 0302 	and.w	r3, r3, #2
 8000966:	2b00      	cmp	r3, #0
 8000968:	d0f0      	beq.n	800094c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800096a:	2001      	movs	r0, #1
 800096c:	f000 fad8 	bl	8000f20 <RCC_Delay>
 8000970:	e01c      	b.n	80009ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000972:	4b0a      	ldr	r3, [pc, #40]	; (800099c <HAL_RCC_OscConfig+0x274>)
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000978:	f7ff fc40 	bl	80001fc <HAL_GetTick>
 800097c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800097e:	e00f      	b.n	80009a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000980:	f7ff fc3c 	bl	80001fc <HAL_GetTick>
 8000984:	4602      	mov	r2, r0
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	2b02      	cmp	r3, #2
 800098c:	d908      	bls.n	80009a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800098e:	2303      	movs	r3, #3
 8000990:	e140      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000
 8000998:	42420000 	.word	0x42420000
 800099c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009a0:	4b9e      	ldr	r3, [pc, #632]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 80009a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a4:	f003 0302 	and.w	r3, r3, #2
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d1e9      	bne.n	8000980 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f003 0304 	and.w	r3, r3, #4
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	f000 80a6 	beq.w	8000b06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009ba:	2300      	movs	r3, #0
 80009bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009be:	4b97      	ldr	r3, [pc, #604]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d10d      	bne.n	80009e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	4b94      	ldr	r3, [pc, #592]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	4a93      	ldr	r2, [pc, #588]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d4:	61d3      	str	r3, [r2, #28]
 80009d6:	4b91      	ldr	r3, [pc, #580]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009e2:	2301      	movs	r3, #1
 80009e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009e6:	4b8e      	ldr	r3, [pc, #568]	; (8000c20 <HAL_RCC_OscConfig+0x4f8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d118      	bne.n	8000a24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009f2:	4b8b      	ldr	r3, [pc, #556]	; (8000c20 <HAL_RCC_OscConfig+0x4f8>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a8a      	ldr	r2, [pc, #552]	; (8000c20 <HAL_RCC_OscConfig+0x4f8>)
 80009f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009fe:	f7ff fbfd 	bl	80001fc <HAL_GetTick>
 8000a02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a04:	e008      	b.n	8000a18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a06:	f7ff fbf9 	bl	80001fc <HAL_GetTick>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	2b64      	cmp	r3, #100	; 0x64
 8000a12:	d901      	bls.n	8000a18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a14:	2303      	movs	r3, #3
 8000a16:	e0fd      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a18:	4b81      	ldr	r3, [pc, #516]	; (8000c20 <HAL_RCC_OscConfig+0x4f8>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0f0      	beq.n	8000a06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d106      	bne.n	8000a3a <HAL_RCC_OscConfig+0x312>
 8000a2c:	4b7b      	ldr	r3, [pc, #492]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a2e:	6a1b      	ldr	r3, [r3, #32]
 8000a30:	4a7a      	ldr	r2, [pc, #488]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	6213      	str	r3, [r2, #32]
 8000a38:	e02d      	b.n	8000a96 <HAL_RCC_OscConfig+0x36e>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	68db      	ldr	r3, [r3, #12]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d10c      	bne.n	8000a5c <HAL_RCC_OscConfig+0x334>
 8000a42:	4b76      	ldr	r3, [pc, #472]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a44:	6a1b      	ldr	r3, [r3, #32]
 8000a46:	4a75      	ldr	r2, [pc, #468]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a48:	f023 0301 	bic.w	r3, r3, #1
 8000a4c:	6213      	str	r3, [r2, #32]
 8000a4e:	4b73      	ldr	r3, [pc, #460]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a50:	6a1b      	ldr	r3, [r3, #32]
 8000a52:	4a72      	ldr	r2, [pc, #456]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a54:	f023 0304 	bic.w	r3, r3, #4
 8000a58:	6213      	str	r3, [r2, #32]
 8000a5a:	e01c      	b.n	8000a96 <HAL_RCC_OscConfig+0x36e>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	2b05      	cmp	r3, #5
 8000a62:	d10c      	bne.n	8000a7e <HAL_RCC_OscConfig+0x356>
 8000a64:	4b6d      	ldr	r3, [pc, #436]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a66:	6a1b      	ldr	r3, [r3, #32]
 8000a68:	4a6c      	ldr	r2, [pc, #432]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a6a:	f043 0304 	orr.w	r3, r3, #4
 8000a6e:	6213      	str	r3, [r2, #32]
 8000a70:	4b6a      	ldr	r3, [pc, #424]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	4a69      	ldr	r2, [pc, #420]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	6213      	str	r3, [r2, #32]
 8000a7c:	e00b      	b.n	8000a96 <HAL_RCC_OscConfig+0x36e>
 8000a7e:	4b67      	ldr	r3, [pc, #412]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a80:	6a1b      	ldr	r3, [r3, #32]
 8000a82:	4a66      	ldr	r2, [pc, #408]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a84:	f023 0301 	bic.w	r3, r3, #1
 8000a88:	6213      	str	r3, [r2, #32]
 8000a8a:	4b64      	ldr	r3, [pc, #400]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	4a63      	ldr	r2, [pc, #396]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000a90:	f023 0304 	bic.w	r3, r3, #4
 8000a94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d015      	beq.n	8000aca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a9e:	f7ff fbad 	bl	80001fc <HAL_GetTick>
 8000aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000aa4:	e00a      	b.n	8000abc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aa6:	f7ff fba9 	bl	80001fc <HAL_GetTick>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d901      	bls.n	8000abc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e0ab      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000abc:	4b57      	ldr	r3, [pc, #348]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000abe:	6a1b      	ldr	r3, [r3, #32]
 8000ac0:	f003 0302 	and.w	r3, r3, #2
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d0ee      	beq.n	8000aa6 <HAL_RCC_OscConfig+0x37e>
 8000ac8:	e014      	b.n	8000af4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aca:	f7ff fb97 	bl	80001fc <HAL_GetTick>
 8000ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ad0:	e00a      	b.n	8000ae8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ad2:	f7ff fb93 	bl	80001fc <HAL_GetTick>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d901      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e095      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ae8:	4b4c      	ldr	r3, [pc, #304]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	f003 0302 	and.w	r3, r3, #2
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d1ee      	bne.n	8000ad2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000af4:	7dfb      	ldrb	r3, [r7, #23]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d105      	bne.n	8000b06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000afa:	4b48      	ldr	r3, [pc, #288]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000afc:	69db      	ldr	r3, [r3, #28]
 8000afe:	4a47      	ldr	r2, [pc, #284]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	69db      	ldr	r3, [r3, #28]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	f000 8081 	beq.w	8000c12 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b10:	4b42      	ldr	r3, [pc, #264]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f003 030c 	and.w	r3, r3, #12
 8000b18:	2b08      	cmp	r3, #8
 8000b1a:	d061      	beq.n	8000be0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	69db      	ldr	r3, [r3, #28]
 8000b20:	2b02      	cmp	r3, #2
 8000b22:	d146      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b24:	4b3f      	ldr	r3, [pc, #252]	; (8000c24 <HAL_RCC_OscConfig+0x4fc>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b2a:	f7ff fb67 	bl	80001fc <HAL_GetTick>
 8000b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b30:	e008      	b.n	8000b44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b32:	f7ff fb63 	bl	80001fc <HAL_GetTick>
 8000b36:	4602      	mov	r2, r0
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d901      	bls.n	8000b44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b40:	2303      	movs	r3, #3
 8000b42:	e067      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b44:	4b35      	ldr	r3, [pc, #212]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d1f0      	bne.n	8000b32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a1b      	ldr	r3, [r3, #32]
 8000b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b58:	d108      	bne.n	8000b6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b5a:	4b30      	ldr	r3, [pc, #192]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	492d      	ldr	r1, [pc, #180]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b6c:	4b2b      	ldr	r3, [pc, #172]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a19      	ldr	r1, [r3, #32]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7c:	430b      	orrs	r3, r1
 8000b7e:	4927      	ldr	r1, [pc, #156]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000b80:	4313      	orrs	r3, r2
 8000b82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b84:	4b27      	ldr	r3, [pc, #156]	; (8000c24 <HAL_RCC_OscConfig+0x4fc>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fb37 	bl	80001fc <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b90:	e008      	b.n	8000ba4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b92:	f7ff fb33 	bl	80001fc <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e037      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d0f0      	beq.n	8000b92 <HAL_RCC_OscConfig+0x46a>
 8000bb0:	e02f      	b.n	8000c12 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <HAL_RCC_OscConfig+0x4fc>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb8:	f7ff fb20 	bl	80001fc <HAL_GetTick>
 8000bbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bbe:	e008      	b.n	8000bd2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bc0:	f7ff fb1c 	bl	80001fc <HAL_GetTick>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d901      	bls.n	8000bd2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	e020      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f0      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x498>
 8000bde:	e018      	b.n	8000c12 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69db      	ldr	r3, [r3, #28]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d101      	bne.n	8000bec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	e013      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000bec:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <HAL_RCC_OscConfig+0x4f4>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6a1b      	ldr	r3, [r3, #32]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d106      	bne.n	8000c0e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d001      	beq.n	8000c12 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e000      	b.n	8000c14 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	40007000 	.word	0x40007000
 8000c24:	42420060 	.word	0x42420060

08000c28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e0d0      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c3c:	4b6a      	ldr	r3, [pc, #424]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 0307 	and.w	r3, r3, #7
 8000c44:	683a      	ldr	r2, [r7, #0]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d910      	bls.n	8000c6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c4a:	4b67      	ldr	r3, [pc, #412]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f023 0207 	bic.w	r2, r3, #7
 8000c52:	4965      	ldr	r1, [pc, #404]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c5a:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	683a      	ldr	r2, [r7, #0]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d001      	beq.n	8000c6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e0b8      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f003 0302 	and.w	r3, r3, #2
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d020      	beq.n	8000cba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0304 	and.w	r3, r3, #4
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d005      	beq.n	8000c90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c84:	4b59      	ldr	r3, [pc, #356]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	4a58      	ldr	r2, [pc, #352]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000c8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0308 	and.w	r3, r3, #8
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d005      	beq.n	8000ca8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c9c:	4b53      	ldr	r3, [pc, #332]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	4a52      	ldr	r2, [pc, #328]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000ca2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000ca6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ca8:	4b50      	ldr	r3, [pc, #320]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	494d      	ldr	r1, [pc, #308]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d040      	beq.n	8000d48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d107      	bne.n	8000cde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cce:	4b47      	ldr	r3, [pc, #284]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d115      	bne.n	8000d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e07f      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d107      	bne.n	8000cf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ce6:	4b41      	ldr	r3, [pc, #260]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d109      	bne.n	8000d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e073      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf6:	4b3d      	ldr	r3, [pc, #244]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0302 	and.w	r3, r3, #2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d101      	bne.n	8000d06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e06b      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d06:	4b39      	ldr	r3, [pc, #228]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f023 0203 	bic.w	r2, r3, #3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	4936      	ldr	r1, [pc, #216]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000d14:	4313      	orrs	r3, r2
 8000d16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d18:	f7ff fa70 	bl	80001fc <HAL_GetTick>
 8000d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d1e:	e00a      	b.n	8000d36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d20:	f7ff fa6c 	bl	80001fc <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d901      	bls.n	8000d36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e053      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d36:	4b2d      	ldr	r3, [pc, #180]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 020c 	and.w	r2, r3, #12
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d1eb      	bne.n	8000d20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d48:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0307 	and.w	r3, r3, #7
 8000d50:	683a      	ldr	r2, [r7, #0]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d210      	bcs.n	8000d78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d56:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f023 0207 	bic.w	r2, r3, #7
 8000d5e:	4922      	ldr	r1, [pc, #136]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d66:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <HAL_RCC_ClockConfig+0x1c0>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d001      	beq.n	8000d78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e032      	b.n	8000dde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f003 0304 	and.w	r3, r3, #4
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d008      	beq.n	8000d96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d84:	4b19      	ldr	r3, [pc, #100]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	4916      	ldr	r1, [pc, #88]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000d92:	4313      	orrs	r3, r2
 8000d94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 0308 	and.w	r3, r3, #8
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d009      	beq.n	8000db6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000da2:	4b12      	ldr	r3, [pc, #72]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	691b      	ldr	r3, [r3, #16]
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	490e      	ldr	r1, [pc, #56]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000db2:	4313      	orrs	r3, r2
 8000db4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000db6:	f000 f821 	bl	8000dfc <HAL_RCC_GetSysClockFreq>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <HAL_RCC_ClockConfig+0x1c4>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	091b      	lsrs	r3, r3, #4
 8000dc2:	f003 030f 	and.w	r3, r3, #15
 8000dc6:	490a      	ldr	r1, [pc, #40]	; (8000df0 <HAL_RCC_ClockConfig+0x1c8>)
 8000dc8:	5ccb      	ldrb	r3, [r1, r3]
 8000dca:	fa22 f303 	lsr.w	r3, r2, r3
 8000dce:	4a09      	ldr	r2, [pc, #36]	; (8000df4 <HAL_RCC_ClockConfig+0x1cc>)
 8000dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dd2:	4b09      	ldr	r3, [pc, #36]	; (8000df8 <HAL_RCC_ClockConfig+0x1d0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff f9ce 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40022000 	.word	0x40022000
 8000dec:	40021000 	.word	0x40021000
 8000df0:	08001fa0 	.word	0x08001fa0
 8000df4:	20000008 	.word	0x20000008
 8000df8:	20000000 	.word	0x20000000

08000dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000dfc:	b490      	push	{r4, r7}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e02:	4b2a      	ldr	r3, [pc, #168]	; (8000eac <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e04:	1d3c      	adds	r4, r7, #4
 8000e06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e0c:	f240 2301 	movw	r3, #513	; 0x201
 8000e10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
 8000e16:	2300      	movs	r3, #0
 8000e18:	61bb      	str	r3, [r7, #24]
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e26:	4b22      	ldr	r3, [pc, #136]	; (8000eb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d002      	beq.n	8000e3c <HAL_RCC_GetSysClockFreq+0x40>
 8000e36:	2b08      	cmp	r3, #8
 8000e38:	d003      	beq.n	8000e42 <HAL_RCC_GetSysClockFreq+0x46>
 8000e3a:	e02d      	b.n	8000e98 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e3c:	4b1d      	ldr	r3, [pc, #116]	; (8000eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e3e:	623b      	str	r3, [r7, #32]
      break;
 8000e40:	e02d      	b.n	8000e9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	0c9b      	lsrs	r3, r3, #18
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e4e:	4413      	add	r3, r2
 8000e50:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e54:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d013      	beq.n	8000e88 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e60:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	0c5b      	lsrs	r3, r3, #17
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e6e:	4413      	add	r3, r2
 8000e70:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e74:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e7a:	fb02 f203 	mul.w	r2, r2, r3
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
 8000e86:	e004      	b.n	8000e92 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	; (8000eb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e8c:	fb02 f303 	mul.w	r3, r2, r3
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	623b      	str	r3, [r7, #32]
      break;
 8000e96:	e002      	b.n	8000e9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e9a:	623b      	str	r3, [r7, #32]
      break;
 8000e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e9e:	6a3b      	ldr	r3, [r7, #32]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3728      	adds	r7, #40	; 0x28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc90      	pop	{r4, r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	08001f74 	.word	0x08001f74
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	007a1200 	.word	0x007a1200
 8000eb8:	003d0900 	.word	0x003d0900

08000ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ec0:	4b02      	ldr	r3, [pc, #8]	; (8000ecc <HAL_RCC_GetHCLKFreq+0x10>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	20000008 	.word	0x20000008

08000ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000ed4:	f7ff fff2 	bl	8000ebc <HAL_RCC_GetHCLKFreq>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	0a1b      	lsrs	r3, r3, #8
 8000ee0:	f003 0307 	and.w	r3, r3, #7
 8000ee4:	4903      	ldr	r1, [pc, #12]	; (8000ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ee6:	5ccb      	ldrb	r3, [r1, r3]
 8000ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	08001fb0 	.word	0x08001fb0

08000ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000efc:	f7ff ffde 	bl	8000ebc <HAL_RCC_GetHCLKFreq>
 8000f00:	4602      	mov	r2, r0
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	0adb      	lsrs	r3, r3, #11
 8000f08:	f003 0307 	and.w	r3, r3, #7
 8000f0c:	4903      	ldr	r1, [pc, #12]	; (8000f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f0e:	5ccb      	ldrb	r3, [r1, r3]
 8000f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	08001fb0 	.word	0x08001fb0

08000f20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <RCC_Delay+0x34>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0a      	ldr	r2, [pc, #40]	; (8000f58 <RCC_Delay+0x38>)
 8000f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f32:	0a5b      	lsrs	r3, r3, #9
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	fb02 f303 	mul.w	r3, r2, r3
 8000f3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f3c:	bf00      	nop
  }
  while (Delay --);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	1e5a      	subs	r2, r3, #1
 8000f42:	60fa      	str	r2, [r7, #12]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d1f9      	bne.n	8000f3c <RCC_Delay+0x1c>
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	20000008 	.word	0x20000008
 8000f58:	10624dd3 	.word	0x10624dd3

08000f5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e03f      	b.n	8000fee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d106      	bne.n	8000f88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 faa8 	bl	80014d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2224      	movs	r2, #36	; 0x24
 8000f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68da      	ldr	r2, [r3, #12]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000f9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 f905 	bl	80011b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	691a      	ldr	r2, [r3, #16]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000fb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	695a      	ldr	r2, [r3, #20]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000fc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2220      	movs	r2, #32
 8000fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2220      	movs	r2, #32
 8000fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b08a      	sub	sp, #40	; 0x28
 8000ffa:	af02      	add	r7, sp, #8
 8000ffc:	60f8      	str	r0, [r7, #12]
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4613      	mov	r3, r2
 8001004:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b20      	cmp	r3, #32
 8001014:	d17c      	bne.n	8001110 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <HAL_UART_Transmit+0x2c>
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e075      	b.n	8001112 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800102c:	2b01      	cmp	r3, #1
 800102e:	d101      	bne.n	8001034 <HAL_UART_Transmit+0x3e>
 8001030:	2302      	movs	r3, #2
 8001032:	e06e      	b.n	8001112 <HAL_UART_Transmit+0x11c>
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2201      	movs	r2, #1
 8001038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2221      	movs	r2, #33	; 0x21
 8001046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800104a:	f7ff f8d7 	bl	80001fc <HAL_GetTick>
 800104e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	88fa      	ldrh	r2, [r7, #6]
 8001054:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001064:	d108      	bne.n	8001078 <HAL_UART_Transmit+0x82>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d104      	bne.n	8001078 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	61bb      	str	r3, [r7, #24]
 8001076:	e003      	b.n	8001080 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2200      	movs	r2, #0
 8001084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001088:	e02a      	b.n	80010e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	2200      	movs	r2, #0
 8001092:	2180      	movs	r1, #128	; 0x80
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f000 f840 	bl	800111a <UART_WaitOnFlagUntilTimeout>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e036      	b.n	8001112 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d10b      	bne.n	80010c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	461a      	mov	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	3302      	adds	r3, #2
 80010be:	61bb      	str	r3, [r7, #24]
 80010c0:	e007      	b.n	80010d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	781a      	ldrb	r2, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	3301      	adds	r3, #1
 80010d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	3b01      	subs	r3, #1
 80010da:	b29a      	uxth	r2, r3
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1cf      	bne.n	800108a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	2200      	movs	r2, #0
 80010f2:	2140      	movs	r1, #64	; 0x40
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f000 f810 	bl	800111a <UART_WaitOnFlagUntilTimeout>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e006      	b.n	8001112 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2220      	movs	r2, #32
 8001108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800110c:	2300      	movs	r3, #0
 800110e:	e000      	b.n	8001112 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001110:	2302      	movs	r3, #2
  }
}
 8001112:	4618      	mov	r0, r3
 8001114:	3720      	adds	r7, #32
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	603b      	str	r3, [r7, #0]
 8001126:	4613      	mov	r3, r2
 8001128:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800112a:	e02c      	b.n	8001186 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001132:	d028      	beq.n	8001186 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <UART_WaitOnFlagUntilTimeout+0x30>
 800113a:	f7ff f85f 	bl	80001fc <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	429a      	cmp	r2, r3
 8001148:	d21d      	bcs.n	8001186 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68da      	ldr	r2, [r3, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001158:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	695a      	ldr	r2, [r3, #20]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 0201 	bic.w	r2, r2, #1
 8001168:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2220      	movs	r2, #32
 800116e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2220      	movs	r2, #32
 8001176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2200      	movs	r2, #0
 800117e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e00f      	b.n	80011a6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4013      	ands	r3, r2
 8001190:	68ba      	ldr	r2, [r7, #8]
 8001192:	429a      	cmp	r2, r3
 8001194:	bf0c      	ite	eq
 8001196:	2301      	moveq	r3, #1
 8001198:	2300      	movne	r3, #0
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d0c3      	beq.n	800112c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	430a      	orrs	r2, r1
 80011cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	689a      	ldr	r2, [r3, #8]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	691b      	ldr	r3, [r3, #16]
 80011d6:	431a      	orrs	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4313      	orrs	r3, r2
 80011de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80011ea:	f023 030c 	bic.w	r3, r3, #12
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	430b      	orrs	r3, r1
 80011f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699a      	ldr	r2, [r3, #24]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	430a      	orrs	r2, r1
 800120c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a2c      	ldr	r2, [pc, #176]	; (80012c4 <UART_SetConfig+0x114>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d103      	bne.n	8001220 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001218:	f7ff fe6e 	bl	8000ef8 <HAL_RCC_GetPCLK2Freq>
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	e002      	b.n	8001226 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001220:	f7ff fe56 	bl	8000ed0 <HAL_RCC_GetPCLK1Freq>
 8001224:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	009a      	lsls	r2, r3, #2
 8001230:	441a      	add	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	fbb2 f3f3 	udiv	r3, r2, r3
 800123c:	4a22      	ldr	r2, [pc, #136]	; (80012c8 <UART_SetConfig+0x118>)
 800123e:	fba2 2303 	umull	r2, r3, r2, r3
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	0119      	lsls	r1, r3, #4
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	4613      	mov	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4413      	add	r3, r2
 800124e:	009a      	lsls	r2, r3, #2
 8001250:	441a      	add	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	fbb2 f2f3 	udiv	r2, r2, r3
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <UART_SetConfig+0x118>)
 800125e:	fba3 0302 	umull	r0, r3, r3, r2
 8001262:	095b      	lsrs	r3, r3, #5
 8001264:	2064      	movs	r0, #100	; 0x64
 8001266:	fb00 f303 	mul.w	r3, r0, r3
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	3332      	adds	r3, #50	; 0x32
 8001270:	4a15      	ldr	r2, [pc, #84]	; (80012c8 <UART_SetConfig+0x118>)
 8001272:	fba2 2303 	umull	r2, r3, r2, r3
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800127c:	4419      	add	r1, r3
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	4613      	mov	r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	4413      	add	r3, r2
 8001286:	009a      	lsls	r2, r3, #2
 8001288:	441a      	add	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	fbb2 f2f3 	udiv	r2, r2, r3
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <UART_SetConfig+0x118>)
 8001296:	fba3 0302 	umull	r0, r3, r3, r2
 800129a:	095b      	lsrs	r3, r3, #5
 800129c:	2064      	movs	r0, #100	; 0x64
 800129e:	fb00 f303 	mul.w	r3, r0, r3
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	011b      	lsls	r3, r3, #4
 80012a6:	3332      	adds	r3, #50	; 0x32
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <UART_SetConfig+0x118>)
 80012aa:	fba2 2303 	umull	r2, r3, r2, r3
 80012ae:	095b      	lsrs	r3, r3, #5
 80012b0:	f003 020f 	and.w	r2, r3, #15
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	440a      	add	r2, r1
 80012ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40013800 	.word	0x40013800
 80012c8:	51eb851f 	.word	0x51eb851f

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b090      	sub	sp, #64	; 0x40
 80012d0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t buffer[50]= {'\0'};
 80012d2:	2300      	movs	r3, #0
 80012d4:	603b      	str	r3, [r7, #0]
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	222e      	movs	r2, #46	; 0x2e
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 f9fb 	bl	80016d8 <memset>
	uint8_t a = 10, b = 20, c;
 80012e2:	230a      	movs	r3, #10
 80012e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80012e8:	2314      	movs	r3, #20
 80012ea:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	c = a + b;
 80012ee:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80012f2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80012f6:	4413      	add	r3, r2
 80012f8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fc:	f7fe ff26 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001300:	f000 f820 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001304:	f000 f88e 	bl	8001424 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001308:	f000 f862 	bl	80013d0 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sprintf(buffer, "Sum of %d and %d is %d \r\n", a, b, c);
 800130c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001310:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8001314:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001318:	4638      	mov	r0, r7
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	460b      	mov	r3, r1
 800131e:	4907      	ldr	r1, [pc, #28]	; (800133c <main+0x70>)
 8001320:	f000 f9e2 	bl	80016e8 <siprintf>
	  HAL_UART_Transmit(&huart1, buffer, sizeof(buffer),100);
 8001324:	4639      	mov	r1, r7
 8001326:	2364      	movs	r3, #100	; 0x64
 8001328:	2232      	movs	r2, #50	; 0x32
 800132a:	4805      	ldr	r0, [pc, #20]	; (8001340 <main+0x74>)
 800132c:	f7ff fe63 	bl	8000ff6 <HAL_UART_Transmit>
	  HAL_Delay(500);
 8001330:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001334:	f7fe ff6c 	bl	8000210 <HAL_Delay>
	  sprintf(buffer, "Sum of %d and %d is %d \r\n", a, b, c);
 8001338:	e7e8      	b.n	800130c <main+0x40>
 800133a:	bf00      	nop
 800133c:	08001f84 	.word	0x08001f84
 8001340:	2000009c 	.word	0x2000009c

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b090      	sub	sp, #64	; 0x40
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0318 	add.w	r3, r7, #24
 800134e:	2228      	movs	r2, #40	; 0x28
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f9c0 	bl	80016d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001366:	2301      	movs	r3, #1
 8001368:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800136a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800136e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001374:	2301      	movs	r3, #1
 8001376:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001378:	2302      	movs	r3, #2
 800137a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800137c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001380:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001382:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001386:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001388:	f107 0318 	add.w	r3, r7, #24
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f9cb 	bl	8000728 <HAL_RCC_OscConfig>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001398:	f000 f866 	bl	8001468 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139c:	230f      	movs	r3, #15
 800139e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a0:	2302      	movs	r3, #2
 80013a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2102      	movs	r1, #2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fc36 	bl	8000c28 <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013c2:	f000 f851 	bl	8001468 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3740      	adds	r7, #64	; 0x40
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013d6:	4a12      	ldr	r2, [pc, #72]	; (8001420 <MX_USART1_UART_Init+0x50>)
 80013d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013f6:	220c      	movs	r2, #12
 80013f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <MX_USART1_UART_Init+0x4c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001400:	4b06      	ldr	r3, [pc, #24]	; (800141c <MX_USART1_UART_Init+0x4c>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <MX_USART1_UART_Init+0x4c>)
 8001408:	f7ff fda8 	bl	8000f5c <HAL_UART_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001412:	f000 f829 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2000009c 	.word	0x2000009c
 8001420:	40013800 	.word	0x40013800

08001424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800142a:	4b0e      	ldr	r3, [pc, #56]	; (8001464 <MX_GPIO_Init+0x40>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	4a0d      	ldr	r2, [pc, #52]	; (8001464 <MX_GPIO_Init+0x40>)
 8001430:	f043 0320 	orr.w	r3, r3, #32
 8001434:	6193      	str	r3, [r2, #24]
 8001436:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <MX_GPIO_Init+0x40>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	f003 0320 	and.w	r3, r3, #32
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	4b08      	ldr	r3, [pc, #32]	; (8001464 <MX_GPIO_Init+0x40>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	4a07      	ldr	r2, [pc, #28]	; (8001464 <MX_GPIO_Init+0x40>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6193      	str	r3, [r2, #24]
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <MX_GPIO_Init+0x40>)
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	603b      	str	r3, [r7, #0]
 8001458:	683b      	ldr	r3, [r7, #0]

}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	40021000 	.word	0x40021000

08001468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800146c:	b672      	cpsid	i
}
 800146e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001470:	e7fe      	b.n	8001470 <Error_Handler+0x8>
	...

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800147a:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <HAL_MspInit+0x5c>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	4a14      	ldr	r2, [pc, #80]	; (80014d0 <HAL_MspInit+0x5c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6193      	str	r3, [r2, #24]
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <HAL_MspInit+0x5c>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	4b0f      	ldr	r3, [pc, #60]	; (80014d0 <HAL_MspInit+0x5c>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <HAL_MspInit+0x5c>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	61d3      	str	r3, [r2, #28]
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <HAL_MspInit+0x5c>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <HAL_MspInit+0x60>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <HAL_MspInit+0x60>)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c6:	bf00      	nop
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40010000 	.word	0x40010000

080014d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b088      	sub	sp, #32
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a1c      	ldr	r2, [pc, #112]	; (8001564 <HAL_UART_MspInit+0x8c>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d131      	bne.n	800155c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <HAL_UART_MspInit+0x90>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a1a      	ldr	r2, [pc, #104]	; (8001568 <HAL_UART_MspInit+0x90>)
 80014fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <HAL_UART_MspInit+0x90>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <HAL_UART_MspInit+0x90>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a14      	ldr	r2, [pc, #80]	; (8001568 <HAL_UART_MspInit+0x90>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_UART_MspInit+0x90>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800152c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 0310 	add.w	r3, r7, #16
 800153a:	4619      	mov	r1, r3
 800153c:	480b      	ldr	r0, [pc, #44]	; (800156c <HAL_UART_MspInit+0x94>)
 800153e:	f7fe ff6f 	bl	8000420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001546:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	4619      	mov	r1, r3
 8001556:	4805      	ldr	r0, [pc, #20]	; (800156c <HAL_UART_MspInit+0x94>)
 8001558:	f7fe ff62 	bl	8000420 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800155c:	bf00      	nop
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40013800 	.word	0x40013800
 8001568:	40021000 	.word	0x40021000
 800156c:	40010800 	.word	0x40010800

08001570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <NMI_Handler+0x4>

08001576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157a:	e7fe      	b.n	800157a <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <MemManage_Handler+0x4>

08001582 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	e7fe      	b.n	800158c <UsageFault_Handler+0x4>

0800158e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr

0800159a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr

080015a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b6:	f7fe fe0f 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c8:	4a14      	ldr	r2, [pc, #80]	; (800161c <_sbrk+0x5c>)
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <_sbrk+0x60>)
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015d4:	4b13      	ldr	r3, [pc, #76]	; (8001624 <_sbrk+0x64>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d102      	bne.n	80015e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015dc:	4b11      	ldr	r3, [pc, #68]	; (8001624 <_sbrk+0x64>)
 80015de:	4a12      	ldr	r2, [pc, #72]	; (8001628 <_sbrk+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d207      	bcs.n	8001600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f0:	f000 f848 	bl	8001684 <__errno>
 80015f4:	4603      	mov	r3, r0
 80015f6:	220c      	movs	r2, #12
 80015f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	e009      	b.n	8001614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001600:	4b08      	ldr	r3, [pc, #32]	; (8001624 <_sbrk+0x64>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001606:	4b07      	ldr	r3, [pc, #28]	; (8001624 <_sbrk+0x64>)
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	4a05      	ldr	r2, [pc, #20]	; (8001624 <_sbrk+0x64>)
 8001610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20005000 	.word	0x20005000
 8001620:	00000400 	.word	0x00000400
 8001624:	2000008c 	.word	0x2000008c
 8001628:	200000f0 	.word	0x200000f0

0800162c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001638:	480c      	ldr	r0, [pc, #48]	; (800166c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800163a:	490d      	ldr	r1, [pc, #52]	; (8001670 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800163c:	4a0d      	ldr	r2, [pc, #52]	; (8001674 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001650:	4c0a      	ldr	r4, [pc, #40]	; (800167c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800165e:	f7ff ffe5 	bl	800162c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001662:	f000 f815 	bl	8001690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001666:	f7ff fe31 	bl	80012cc <main>
  bx lr
 800166a:	4770      	bx	lr
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001674:	08001ff4 	.word	0x08001ff4
  ldr r2, =_sbss
 8001678:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800167c:	200000f0 	.word	0x200000f0

08001680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC1_2_IRQHandler>
	...

08001684 <__errno>:
 8001684:	4b01      	ldr	r3, [pc, #4]	; (800168c <__errno+0x8>)
 8001686:	6818      	ldr	r0, [r3, #0]
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	2000000c 	.word	0x2000000c

08001690 <__libc_init_array>:
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	2600      	movs	r6, #0
 8001694:	4d0c      	ldr	r5, [pc, #48]	; (80016c8 <__libc_init_array+0x38>)
 8001696:	4c0d      	ldr	r4, [pc, #52]	; (80016cc <__libc_init_array+0x3c>)
 8001698:	1b64      	subs	r4, r4, r5
 800169a:	10a4      	asrs	r4, r4, #2
 800169c:	42a6      	cmp	r6, r4
 800169e:	d109      	bne.n	80016b4 <__libc_init_array+0x24>
 80016a0:	f000 fc5c 	bl	8001f5c <_init>
 80016a4:	2600      	movs	r6, #0
 80016a6:	4d0a      	ldr	r5, [pc, #40]	; (80016d0 <__libc_init_array+0x40>)
 80016a8:	4c0a      	ldr	r4, [pc, #40]	; (80016d4 <__libc_init_array+0x44>)
 80016aa:	1b64      	subs	r4, r4, r5
 80016ac:	10a4      	asrs	r4, r4, #2
 80016ae:	42a6      	cmp	r6, r4
 80016b0:	d105      	bne.n	80016be <__libc_init_array+0x2e>
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
 80016b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80016b8:	4798      	blx	r3
 80016ba:	3601      	adds	r6, #1
 80016bc:	e7ee      	b.n	800169c <__libc_init_array+0xc>
 80016be:	f855 3b04 	ldr.w	r3, [r5], #4
 80016c2:	4798      	blx	r3
 80016c4:	3601      	adds	r6, #1
 80016c6:	e7f2      	b.n	80016ae <__libc_init_array+0x1e>
 80016c8:	08001fec 	.word	0x08001fec
 80016cc:	08001fec 	.word	0x08001fec
 80016d0:	08001fec 	.word	0x08001fec
 80016d4:	08001ff0 	.word	0x08001ff0

080016d8 <memset>:
 80016d8:	4603      	mov	r3, r0
 80016da:	4402      	add	r2, r0
 80016dc:	4293      	cmp	r3, r2
 80016de:	d100      	bne.n	80016e2 <memset+0xa>
 80016e0:	4770      	bx	lr
 80016e2:	f803 1b01 	strb.w	r1, [r3], #1
 80016e6:	e7f9      	b.n	80016dc <memset+0x4>

080016e8 <siprintf>:
 80016e8:	b40e      	push	{r1, r2, r3}
 80016ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80016ee:	b500      	push	{lr}
 80016f0:	b09c      	sub	sp, #112	; 0x70
 80016f2:	ab1d      	add	r3, sp, #116	; 0x74
 80016f4:	9002      	str	r0, [sp, #8]
 80016f6:	9006      	str	r0, [sp, #24]
 80016f8:	9107      	str	r1, [sp, #28]
 80016fa:	9104      	str	r1, [sp, #16]
 80016fc:	4808      	ldr	r0, [pc, #32]	; (8001720 <siprintf+0x38>)
 80016fe:	4909      	ldr	r1, [pc, #36]	; (8001724 <siprintf+0x3c>)
 8001700:	f853 2b04 	ldr.w	r2, [r3], #4
 8001704:	9105      	str	r1, [sp, #20]
 8001706:	6800      	ldr	r0, [r0, #0]
 8001708:	a902      	add	r1, sp, #8
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	f000 f868 	bl	80017e0 <_svfiprintf_r>
 8001710:	2200      	movs	r2, #0
 8001712:	9b02      	ldr	r3, [sp, #8]
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	b01c      	add	sp, #112	; 0x70
 8001718:	f85d eb04 	ldr.w	lr, [sp], #4
 800171c:	b003      	add	sp, #12
 800171e:	4770      	bx	lr
 8001720:	2000000c 	.word	0x2000000c
 8001724:	ffff0208 	.word	0xffff0208

08001728 <__ssputs_r>:
 8001728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800172c:	688e      	ldr	r6, [r1, #8]
 800172e:	4682      	mov	sl, r0
 8001730:	429e      	cmp	r6, r3
 8001732:	460c      	mov	r4, r1
 8001734:	4690      	mov	r8, r2
 8001736:	461f      	mov	r7, r3
 8001738:	d838      	bhi.n	80017ac <__ssputs_r+0x84>
 800173a:	898a      	ldrh	r2, [r1, #12]
 800173c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001740:	d032      	beq.n	80017a8 <__ssputs_r+0x80>
 8001742:	6825      	ldr	r5, [r4, #0]
 8001744:	6909      	ldr	r1, [r1, #16]
 8001746:	3301      	adds	r3, #1
 8001748:	eba5 0901 	sub.w	r9, r5, r1
 800174c:	6965      	ldr	r5, [r4, #20]
 800174e:	444b      	add	r3, r9
 8001750:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001754:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001758:	106d      	asrs	r5, r5, #1
 800175a:	429d      	cmp	r5, r3
 800175c:	bf38      	it	cc
 800175e:	461d      	movcc	r5, r3
 8001760:	0553      	lsls	r3, r2, #21
 8001762:	d531      	bpl.n	80017c8 <__ssputs_r+0xa0>
 8001764:	4629      	mov	r1, r5
 8001766:	f000 fb53 	bl	8001e10 <_malloc_r>
 800176a:	4606      	mov	r6, r0
 800176c:	b950      	cbnz	r0, 8001784 <__ssputs_r+0x5c>
 800176e:	230c      	movs	r3, #12
 8001770:	f04f 30ff 	mov.w	r0, #4294967295
 8001774:	f8ca 3000 	str.w	r3, [sl]
 8001778:	89a3      	ldrh	r3, [r4, #12]
 800177a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800177e:	81a3      	strh	r3, [r4, #12]
 8001780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001784:	464a      	mov	r2, r9
 8001786:	6921      	ldr	r1, [r4, #16]
 8001788:	f000 face 	bl	8001d28 <memcpy>
 800178c:	89a3      	ldrh	r3, [r4, #12]
 800178e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001792:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001796:	81a3      	strh	r3, [r4, #12]
 8001798:	6126      	str	r6, [r4, #16]
 800179a:	444e      	add	r6, r9
 800179c:	6026      	str	r6, [r4, #0]
 800179e:	463e      	mov	r6, r7
 80017a0:	6165      	str	r5, [r4, #20]
 80017a2:	eba5 0509 	sub.w	r5, r5, r9
 80017a6:	60a5      	str	r5, [r4, #8]
 80017a8:	42be      	cmp	r6, r7
 80017aa:	d900      	bls.n	80017ae <__ssputs_r+0x86>
 80017ac:	463e      	mov	r6, r7
 80017ae:	4632      	mov	r2, r6
 80017b0:	4641      	mov	r1, r8
 80017b2:	6820      	ldr	r0, [r4, #0]
 80017b4:	f000 fac6 	bl	8001d44 <memmove>
 80017b8:	68a3      	ldr	r3, [r4, #8]
 80017ba:	6822      	ldr	r2, [r4, #0]
 80017bc:	1b9b      	subs	r3, r3, r6
 80017be:	4432      	add	r2, r6
 80017c0:	2000      	movs	r0, #0
 80017c2:	60a3      	str	r3, [r4, #8]
 80017c4:	6022      	str	r2, [r4, #0]
 80017c6:	e7db      	b.n	8001780 <__ssputs_r+0x58>
 80017c8:	462a      	mov	r2, r5
 80017ca:	f000 fb7b 	bl	8001ec4 <_realloc_r>
 80017ce:	4606      	mov	r6, r0
 80017d0:	2800      	cmp	r0, #0
 80017d2:	d1e1      	bne.n	8001798 <__ssputs_r+0x70>
 80017d4:	4650      	mov	r0, sl
 80017d6:	6921      	ldr	r1, [r4, #16]
 80017d8:	f000 face 	bl	8001d78 <_free_r>
 80017dc:	e7c7      	b.n	800176e <__ssputs_r+0x46>
	...

080017e0 <_svfiprintf_r>:
 80017e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e4:	4698      	mov	r8, r3
 80017e6:	898b      	ldrh	r3, [r1, #12]
 80017e8:	4607      	mov	r7, r0
 80017ea:	061b      	lsls	r3, r3, #24
 80017ec:	460d      	mov	r5, r1
 80017ee:	4614      	mov	r4, r2
 80017f0:	b09d      	sub	sp, #116	; 0x74
 80017f2:	d50e      	bpl.n	8001812 <_svfiprintf_r+0x32>
 80017f4:	690b      	ldr	r3, [r1, #16]
 80017f6:	b963      	cbnz	r3, 8001812 <_svfiprintf_r+0x32>
 80017f8:	2140      	movs	r1, #64	; 0x40
 80017fa:	f000 fb09 	bl	8001e10 <_malloc_r>
 80017fe:	6028      	str	r0, [r5, #0]
 8001800:	6128      	str	r0, [r5, #16]
 8001802:	b920      	cbnz	r0, 800180e <_svfiprintf_r+0x2e>
 8001804:	230c      	movs	r3, #12
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	e0d1      	b.n	80019b2 <_svfiprintf_r+0x1d2>
 800180e:	2340      	movs	r3, #64	; 0x40
 8001810:	616b      	str	r3, [r5, #20]
 8001812:	2300      	movs	r3, #0
 8001814:	9309      	str	r3, [sp, #36]	; 0x24
 8001816:	2320      	movs	r3, #32
 8001818:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800181c:	2330      	movs	r3, #48	; 0x30
 800181e:	f04f 0901 	mov.w	r9, #1
 8001822:	f8cd 800c 	str.w	r8, [sp, #12]
 8001826:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80019cc <_svfiprintf_r+0x1ec>
 800182a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800182e:	4623      	mov	r3, r4
 8001830:	469a      	mov	sl, r3
 8001832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001836:	b10a      	cbz	r2, 800183c <_svfiprintf_r+0x5c>
 8001838:	2a25      	cmp	r2, #37	; 0x25
 800183a:	d1f9      	bne.n	8001830 <_svfiprintf_r+0x50>
 800183c:	ebba 0b04 	subs.w	fp, sl, r4
 8001840:	d00b      	beq.n	800185a <_svfiprintf_r+0x7a>
 8001842:	465b      	mov	r3, fp
 8001844:	4622      	mov	r2, r4
 8001846:	4629      	mov	r1, r5
 8001848:	4638      	mov	r0, r7
 800184a:	f7ff ff6d 	bl	8001728 <__ssputs_r>
 800184e:	3001      	adds	r0, #1
 8001850:	f000 80aa 	beq.w	80019a8 <_svfiprintf_r+0x1c8>
 8001854:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001856:	445a      	add	r2, fp
 8001858:	9209      	str	r2, [sp, #36]	; 0x24
 800185a:	f89a 3000 	ldrb.w	r3, [sl]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 80a2 	beq.w	80019a8 <_svfiprintf_r+0x1c8>
 8001864:	2300      	movs	r3, #0
 8001866:	f04f 32ff 	mov.w	r2, #4294967295
 800186a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800186e:	f10a 0a01 	add.w	sl, sl, #1
 8001872:	9304      	str	r3, [sp, #16]
 8001874:	9307      	str	r3, [sp, #28]
 8001876:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800187a:	931a      	str	r3, [sp, #104]	; 0x68
 800187c:	4654      	mov	r4, sl
 800187e:	2205      	movs	r2, #5
 8001880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001884:	4851      	ldr	r0, [pc, #324]	; (80019cc <_svfiprintf_r+0x1ec>)
 8001886:	f000 fa41 	bl	8001d0c <memchr>
 800188a:	9a04      	ldr	r2, [sp, #16]
 800188c:	b9d8      	cbnz	r0, 80018c6 <_svfiprintf_r+0xe6>
 800188e:	06d0      	lsls	r0, r2, #27
 8001890:	bf44      	itt	mi
 8001892:	2320      	movmi	r3, #32
 8001894:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001898:	0711      	lsls	r1, r2, #28
 800189a:	bf44      	itt	mi
 800189c:	232b      	movmi	r3, #43	; 0x2b
 800189e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018a2:	f89a 3000 	ldrb.w	r3, [sl]
 80018a6:	2b2a      	cmp	r3, #42	; 0x2a
 80018a8:	d015      	beq.n	80018d6 <_svfiprintf_r+0xf6>
 80018aa:	4654      	mov	r4, sl
 80018ac:	2000      	movs	r0, #0
 80018ae:	f04f 0c0a 	mov.w	ip, #10
 80018b2:	9a07      	ldr	r2, [sp, #28]
 80018b4:	4621      	mov	r1, r4
 80018b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80018ba:	3b30      	subs	r3, #48	; 0x30
 80018bc:	2b09      	cmp	r3, #9
 80018be:	d94e      	bls.n	800195e <_svfiprintf_r+0x17e>
 80018c0:	b1b0      	cbz	r0, 80018f0 <_svfiprintf_r+0x110>
 80018c2:	9207      	str	r2, [sp, #28]
 80018c4:	e014      	b.n	80018f0 <_svfiprintf_r+0x110>
 80018c6:	eba0 0308 	sub.w	r3, r0, r8
 80018ca:	fa09 f303 	lsl.w	r3, r9, r3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	46a2      	mov	sl, r4
 80018d2:	9304      	str	r3, [sp, #16]
 80018d4:	e7d2      	b.n	800187c <_svfiprintf_r+0x9c>
 80018d6:	9b03      	ldr	r3, [sp, #12]
 80018d8:	1d19      	adds	r1, r3, #4
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	9103      	str	r1, [sp, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	bfbb      	ittet	lt
 80018e2:	425b      	neglt	r3, r3
 80018e4:	f042 0202 	orrlt.w	r2, r2, #2
 80018e8:	9307      	strge	r3, [sp, #28]
 80018ea:	9307      	strlt	r3, [sp, #28]
 80018ec:	bfb8      	it	lt
 80018ee:	9204      	strlt	r2, [sp, #16]
 80018f0:	7823      	ldrb	r3, [r4, #0]
 80018f2:	2b2e      	cmp	r3, #46	; 0x2e
 80018f4:	d10c      	bne.n	8001910 <_svfiprintf_r+0x130>
 80018f6:	7863      	ldrb	r3, [r4, #1]
 80018f8:	2b2a      	cmp	r3, #42	; 0x2a
 80018fa:	d135      	bne.n	8001968 <_svfiprintf_r+0x188>
 80018fc:	9b03      	ldr	r3, [sp, #12]
 80018fe:	3402      	adds	r4, #2
 8001900:	1d1a      	adds	r2, r3, #4
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	9203      	str	r2, [sp, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	bfb8      	it	lt
 800190a:	f04f 33ff 	movlt.w	r3, #4294967295
 800190e:	9305      	str	r3, [sp, #20]
 8001910:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80019dc <_svfiprintf_r+0x1fc>
 8001914:	2203      	movs	r2, #3
 8001916:	4650      	mov	r0, sl
 8001918:	7821      	ldrb	r1, [r4, #0]
 800191a:	f000 f9f7 	bl	8001d0c <memchr>
 800191e:	b140      	cbz	r0, 8001932 <_svfiprintf_r+0x152>
 8001920:	2340      	movs	r3, #64	; 0x40
 8001922:	eba0 000a 	sub.w	r0, r0, sl
 8001926:	fa03 f000 	lsl.w	r0, r3, r0
 800192a:	9b04      	ldr	r3, [sp, #16]
 800192c:	3401      	adds	r4, #1
 800192e:	4303      	orrs	r3, r0
 8001930:	9304      	str	r3, [sp, #16]
 8001932:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001936:	2206      	movs	r2, #6
 8001938:	4825      	ldr	r0, [pc, #148]	; (80019d0 <_svfiprintf_r+0x1f0>)
 800193a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800193e:	f000 f9e5 	bl	8001d0c <memchr>
 8001942:	2800      	cmp	r0, #0
 8001944:	d038      	beq.n	80019b8 <_svfiprintf_r+0x1d8>
 8001946:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <_svfiprintf_r+0x1f4>)
 8001948:	bb1b      	cbnz	r3, 8001992 <_svfiprintf_r+0x1b2>
 800194a:	9b03      	ldr	r3, [sp, #12]
 800194c:	3307      	adds	r3, #7
 800194e:	f023 0307 	bic.w	r3, r3, #7
 8001952:	3308      	adds	r3, #8
 8001954:	9303      	str	r3, [sp, #12]
 8001956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001958:	4433      	add	r3, r6
 800195a:	9309      	str	r3, [sp, #36]	; 0x24
 800195c:	e767      	b.n	800182e <_svfiprintf_r+0x4e>
 800195e:	460c      	mov	r4, r1
 8001960:	2001      	movs	r0, #1
 8001962:	fb0c 3202 	mla	r2, ip, r2, r3
 8001966:	e7a5      	b.n	80018b4 <_svfiprintf_r+0xd4>
 8001968:	2300      	movs	r3, #0
 800196a:	f04f 0c0a 	mov.w	ip, #10
 800196e:	4619      	mov	r1, r3
 8001970:	3401      	adds	r4, #1
 8001972:	9305      	str	r3, [sp, #20]
 8001974:	4620      	mov	r0, r4
 8001976:	f810 2b01 	ldrb.w	r2, [r0], #1
 800197a:	3a30      	subs	r2, #48	; 0x30
 800197c:	2a09      	cmp	r2, #9
 800197e:	d903      	bls.n	8001988 <_svfiprintf_r+0x1a8>
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0c5      	beq.n	8001910 <_svfiprintf_r+0x130>
 8001984:	9105      	str	r1, [sp, #20]
 8001986:	e7c3      	b.n	8001910 <_svfiprintf_r+0x130>
 8001988:	4604      	mov	r4, r0
 800198a:	2301      	movs	r3, #1
 800198c:	fb0c 2101 	mla	r1, ip, r1, r2
 8001990:	e7f0      	b.n	8001974 <_svfiprintf_r+0x194>
 8001992:	ab03      	add	r3, sp, #12
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	462a      	mov	r2, r5
 8001998:	4638      	mov	r0, r7
 800199a:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <_svfiprintf_r+0x1f8>)
 800199c:	a904      	add	r1, sp, #16
 800199e:	f3af 8000 	nop.w
 80019a2:	1c42      	adds	r2, r0, #1
 80019a4:	4606      	mov	r6, r0
 80019a6:	d1d6      	bne.n	8001956 <_svfiprintf_r+0x176>
 80019a8:	89ab      	ldrh	r3, [r5, #12]
 80019aa:	065b      	lsls	r3, r3, #25
 80019ac:	f53f af2c 	bmi.w	8001808 <_svfiprintf_r+0x28>
 80019b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80019b2:	b01d      	add	sp, #116	; 0x74
 80019b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019b8:	ab03      	add	r3, sp, #12
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	462a      	mov	r2, r5
 80019be:	4638      	mov	r0, r7
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <_svfiprintf_r+0x1f8>)
 80019c2:	a904      	add	r1, sp, #16
 80019c4:	f000 f87c 	bl	8001ac0 <_printf_i>
 80019c8:	e7eb      	b.n	80019a2 <_svfiprintf_r+0x1c2>
 80019ca:	bf00      	nop
 80019cc:	08001fb8 	.word	0x08001fb8
 80019d0:	08001fc2 	.word	0x08001fc2
 80019d4:	00000000 	.word	0x00000000
 80019d8:	08001729 	.word	0x08001729
 80019dc:	08001fbe 	.word	0x08001fbe

080019e0 <_printf_common>:
 80019e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019e4:	4616      	mov	r6, r2
 80019e6:	4699      	mov	r9, r3
 80019e8:	688a      	ldr	r2, [r1, #8]
 80019ea:	690b      	ldr	r3, [r1, #16]
 80019ec:	4607      	mov	r7, r0
 80019ee:	4293      	cmp	r3, r2
 80019f0:	bfb8      	it	lt
 80019f2:	4613      	movlt	r3, r2
 80019f4:	6033      	str	r3, [r6, #0]
 80019f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80019fa:	460c      	mov	r4, r1
 80019fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a00:	b10a      	cbz	r2, 8001a06 <_printf_common+0x26>
 8001a02:	3301      	adds	r3, #1
 8001a04:	6033      	str	r3, [r6, #0]
 8001a06:	6823      	ldr	r3, [r4, #0]
 8001a08:	0699      	lsls	r1, r3, #26
 8001a0a:	bf42      	ittt	mi
 8001a0c:	6833      	ldrmi	r3, [r6, #0]
 8001a0e:	3302      	addmi	r3, #2
 8001a10:	6033      	strmi	r3, [r6, #0]
 8001a12:	6825      	ldr	r5, [r4, #0]
 8001a14:	f015 0506 	ands.w	r5, r5, #6
 8001a18:	d106      	bne.n	8001a28 <_printf_common+0x48>
 8001a1a:	f104 0a19 	add.w	sl, r4, #25
 8001a1e:	68e3      	ldr	r3, [r4, #12]
 8001a20:	6832      	ldr	r2, [r6, #0]
 8001a22:	1a9b      	subs	r3, r3, r2
 8001a24:	42ab      	cmp	r3, r5
 8001a26:	dc28      	bgt.n	8001a7a <_printf_common+0x9a>
 8001a28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001a2c:	1e13      	subs	r3, r2, #0
 8001a2e:	6822      	ldr	r2, [r4, #0]
 8001a30:	bf18      	it	ne
 8001a32:	2301      	movne	r3, #1
 8001a34:	0692      	lsls	r2, r2, #26
 8001a36:	d42d      	bmi.n	8001a94 <_printf_common+0xb4>
 8001a38:	4649      	mov	r1, r9
 8001a3a:	4638      	mov	r0, r7
 8001a3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a40:	47c0      	blx	r8
 8001a42:	3001      	adds	r0, #1
 8001a44:	d020      	beq.n	8001a88 <_printf_common+0xa8>
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	68e5      	ldr	r5, [r4, #12]
 8001a4a:	f003 0306 	and.w	r3, r3, #6
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	bf18      	it	ne
 8001a52:	2500      	movne	r5, #0
 8001a54:	6832      	ldr	r2, [r6, #0]
 8001a56:	f04f 0600 	mov.w	r6, #0
 8001a5a:	68a3      	ldr	r3, [r4, #8]
 8001a5c:	bf08      	it	eq
 8001a5e:	1aad      	subeq	r5, r5, r2
 8001a60:	6922      	ldr	r2, [r4, #16]
 8001a62:	bf08      	it	eq
 8001a64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	bfc4      	itt	gt
 8001a6c:	1a9b      	subgt	r3, r3, r2
 8001a6e:	18ed      	addgt	r5, r5, r3
 8001a70:	341a      	adds	r4, #26
 8001a72:	42b5      	cmp	r5, r6
 8001a74:	d11a      	bne.n	8001aac <_printf_common+0xcc>
 8001a76:	2000      	movs	r0, #0
 8001a78:	e008      	b.n	8001a8c <_printf_common+0xac>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	4652      	mov	r2, sl
 8001a7e:	4649      	mov	r1, r9
 8001a80:	4638      	mov	r0, r7
 8001a82:	47c0      	blx	r8
 8001a84:	3001      	adds	r0, #1
 8001a86:	d103      	bne.n	8001a90 <_printf_common+0xb0>
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a90:	3501      	adds	r5, #1
 8001a92:	e7c4      	b.n	8001a1e <_printf_common+0x3e>
 8001a94:	2030      	movs	r0, #48	; 0x30
 8001a96:	18e1      	adds	r1, r4, r3
 8001a98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001aa2:	4422      	add	r2, r4
 8001aa4:	3302      	adds	r3, #2
 8001aa6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001aaa:	e7c5      	b.n	8001a38 <_printf_common+0x58>
 8001aac:	2301      	movs	r3, #1
 8001aae:	4622      	mov	r2, r4
 8001ab0:	4649      	mov	r1, r9
 8001ab2:	4638      	mov	r0, r7
 8001ab4:	47c0      	blx	r8
 8001ab6:	3001      	adds	r0, #1
 8001ab8:	d0e6      	beq.n	8001a88 <_printf_common+0xa8>
 8001aba:	3601      	adds	r6, #1
 8001abc:	e7d9      	b.n	8001a72 <_printf_common+0x92>
	...

08001ac0 <_printf_i>:
 8001ac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ac4:	460c      	mov	r4, r1
 8001ac6:	7e27      	ldrb	r7, [r4, #24]
 8001ac8:	4691      	mov	r9, r2
 8001aca:	2f78      	cmp	r7, #120	; 0x78
 8001acc:	4680      	mov	r8, r0
 8001ace:	469a      	mov	sl, r3
 8001ad0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001ad2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ad6:	d807      	bhi.n	8001ae8 <_printf_i+0x28>
 8001ad8:	2f62      	cmp	r7, #98	; 0x62
 8001ada:	d80a      	bhi.n	8001af2 <_printf_i+0x32>
 8001adc:	2f00      	cmp	r7, #0
 8001ade:	f000 80d9 	beq.w	8001c94 <_printf_i+0x1d4>
 8001ae2:	2f58      	cmp	r7, #88	; 0x58
 8001ae4:	f000 80a4 	beq.w	8001c30 <_printf_i+0x170>
 8001ae8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001aec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001af0:	e03a      	b.n	8001b68 <_printf_i+0xa8>
 8001af2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001af6:	2b15      	cmp	r3, #21
 8001af8:	d8f6      	bhi.n	8001ae8 <_printf_i+0x28>
 8001afa:	a001      	add	r0, pc, #4	; (adr r0, 8001b00 <_printf_i+0x40>)
 8001afc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001b00:	08001b59 	.word	0x08001b59
 8001b04:	08001b6d 	.word	0x08001b6d
 8001b08:	08001ae9 	.word	0x08001ae9
 8001b0c:	08001ae9 	.word	0x08001ae9
 8001b10:	08001ae9 	.word	0x08001ae9
 8001b14:	08001ae9 	.word	0x08001ae9
 8001b18:	08001b6d 	.word	0x08001b6d
 8001b1c:	08001ae9 	.word	0x08001ae9
 8001b20:	08001ae9 	.word	0x08001ae9
 8001b24:	08001ae9 	.word	0x08001ae9
 8001b28:	08001ae9 	.word	0x08001ae9
 8001b2c:	08001c7b 	.word	0x08001c7b
 8001b30:	08001b9d 	.word	0x08001b9d
 8001b34:	08001c5d 	.word	0x08001c5d
 8001b38:	08001ae9 	.word	0x08001ae9
 8001b3c:	08001ae9 	.word	0x08001ae9
 8001b40:	08001c9d 	.word	0x08001c9d
 8001b44:	08001ae9 	.word	0x08001ae9
 8001b48:	08001b9d 	.word	0x08001b9d
 8001b4c:	08001ae9 	.word	0x08001ae9
 8001b50:	08001ae9 	.word	0x08001ae9
 8001b54:	08001c65 	.word	0x08001c65
 8001b58:	680b      	ldr	r3, [r1, #0]
 8001b5a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001b5e:	1d1a      	adds	r2, r3, #4
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	600a      	str	r2, [r1, #0]
 8001b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0a4      	b.n	8001cb6 <_printf_i+0x1f6>
 8001b6c:	6825      	ldr	r5, [r4, #0]
 8001b6e:	6808      	ldr	r0, [r1, #0]
 8001b70:	062e      	lsls	r6, r5, #24
 8001b72:	f100 0304 	add.w	r3, r0, #4
 8001b76:	d50a      	bpl.n	8001b8e <_printf_i+0xce>
 8001b78:	6805      	ldr	r5, [r0, #0]
 8001b7a:	600b      	str	r3, [r1, #0]
 8001b7c:	2d00      	cmp	r5, #0
 8001b7e:	da03      	bge.n	8001b88 <_printf_i+0xc8>
 8001b80:	232d      	movs	r3, #45	; 0x2d
 8001b82:	426d      	negs	r5, r5
 8001b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b88:	230a      	movs	r3, #10
 8001b8a:	485e      	ldr	r0, [pc, #376]	; (8001d04 <_printf_i+0x244>)
 8001b8c:	e019      	b.n	8001bc2 <_printf_i+0x102>
 8001b8e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001b92:	6805      	ldr	r5, [r0, #0]
 8001b94:	600b      	str	r3, [r1, #0]
 8001b96:	bf18      	it	ne
 8001b98:	b22d      	sxthne	r5, r5
 8001b9a:	e7ef      	b.n	8001b7c <_printf_i+0xbc>
 8001b9c:	680b      	ldr	r3, [r1, #0]
 8001b9e:	6825      	ldr	r5, [r4, #0]
 8001ba0:	1d18      	adds	r0, r3, #4
 8001ba2:	6008      	str	r0, [r1, #0]
 8001ba4:	0628      	lsls	r0, r5, #24
 8001ba6:	d501      	bpl.n	8001bac <_printf_i+0xec>
 8001ba8:	681d      	ldr	r5, [r3, #0]
 8001baa:	e002      	b.n	8001bb2 <_printf_i+0xf2>
 8001bac:	0669      	lsls	r1, r5, #25
 8001bae:	d5fb      	bpl.n	8001ba8 <_printf_i+0xe8>
 8001bb0:	881d      	ldrh	r5, [r3, #0]
 8001bb2:	2f6f      	cmp	r7, #111	; 0x6f
 8001bb4:	bf0c      	ite	eq
 8001bb6:	2308      	moveq	r3, #8
 8001bb8:	230a      	movne	r3, #10
 8001bba:	4852      	ldr	r0, [pc, #328]	; (8001d04 <_printf_i+0x244>)
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001bc2:	6866      	ldr	r6, [r4, #4]
 8001bc4:	2e00      	cmp	r6, #0
 8001bc6:	bfa8      	it	ge
 8001bc8:	6821      	ldrge	r1, [r4, #0]
 8001bca:	60a6      	str	r6, [r4, #8]
 8001bcc:	bfa4      	itt	ge
 8001bce:	f021 0104 	bicge.w	r1, r1, #4
 8001bd2:	6021      	strge	r1, [r4, #0]
 8001bd4:	b90d      	cbnz	r5, 8001bda <_printf_i+0x11a>
 8001bd6:	2e00      	cmp	r6, #0
 8001bd8:	d04d      	beq.n	8001c76 <_printf_i+0x1b6>
 8001bda:	4616      	mov	r6, r2
 8001bdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8001be0:	fb03 5711 	mls	r7, r3, r1, r5
 8001be4:	5dc7      	ldrb	r7, [r0, r7]
 8001be6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001bea:	462f      	mov	r7, r5
 8001bec:	42bb      	cmp	r3, r7
 8001bee:	460d      	mov	r5, r1
 8001bf0:	d9f4      	bls.n	8001bdc <_printf_i+0x11c>
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d10b      	bne.n	8001c0e <_printf_i+0x14e>
 8001bf6:	6823      	ldr	r3, [r4, #0]
 8001bf8:	07df      	lsls	r7, r3, #31
 8001bfa:	d508      	bpl.n	8001c0e <_printf_i+0x14e>
 8001bfc:	6923      	ldr	r3, [r4, #16]
 8001bfe:	6861      	ldr	r1, [r4, #4]
 8001c00:	4299      	cmp	r1, r3
 8001c02:	bfde      	ittt	le
 8001c04:	2330      	movle	r3, #48	; 0x30
 8001c06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001c0e:	1b92      	subs	r2, r2, r6
 8001c10:	6122      	str	r2, [r4, #16]
 8001c12:	464b      	mov	r3, r9
 8001c14:	4621      	mov	r1, r4
 8001c16:	4640      	mov	r0, r8
 8001c18:	f8cd a000 	str.w	sl, [sp]
 8001c1c:	aa03      	add	r2, sp, #12
 8001c1e:	f7ff fedf 	bl	80019e0 <_printf_common>
 8001c22:	3001      	adds	r0, #1
 8001c24:	d14c      	bne.n	8001cc0 <_printf_i+0x200>
 8001c26:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2a:	b004      	add	sp, #16
 8001c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c30:	4834      	ldr	r0, [pc, #208]	; (8001d04 <_printf_i+0x244>)
 8001c32:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001c36:	680e      	ldr	r6, [r1, #0]
 8001c38:	6823      	ldr	r3, [r4, #0]
 8001c3a:	f856 5b04 	ldr.w	r5, [r6], #4
 8001c3e:	061f      	lsls	r7, r3, #24
 8001c40:	600e      	str	r6, [r1, #0]
 8001c42:	d514      	bpl.n	8001c6e <_printf_i+0x1ae>
 8001c44:	07d9      	lsls	r1, r3, #31
 8001c46:	bf44      	itt	mi
 8001c48:	f043 0320 	orrmi.w	r3, r3, #32
 8001c4c:	6023      	strmi	r3, [r4, #0]
 8001c4e:	b91d      	cbnz	r5, 8001c58 <_printf_i+0x198>
 8001c50:	6823      	ldr	r3, [r4, #0]
 8001c52:	f023 0320 	bic.w	r3, r3, #32
 8001c56:	6023      	str	r3, [r4, #0]
 8001c58:	2310      	movs	r3, #16
 8001c5a:	e7af      	b.n	8001bbc <_printf_i+0xfc>
 8001c5c:	6823      	ldr	r3, [r4, #0]
 8001c5e:	f043 0320 	orr.w	r3, r3, #32
 8001c62:	6023      	str	r3, [r4, #0]
 8001c64:	2378      	movs	r3, #120	; 0x78
 8001c66:	4828      	ldr	r0, [pc, #160]	; (8001d08 <_printf_i+0x248>)
 8001c68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c6c:	e7e3      	b.n	8001c36 <_printf_i+0x176>
 8001c6e:	065e      	lsls	r6, r3, #25
 8001c70:	bf48      	it	mi
 8001c72:	b2ad      	uxthmi	r5, r5
 8001c74:	e7e6      	b.n	8001c44 <_printf_i+0x184>
 8001c76:	4616      	mov	r6, r2
 8001c78:	e7bb      	b.n	8001bf2 <_printf_i+0x132>
 8001c7a:	680b      	ldr	r3, [r1, #0]
 8001c7c:	6826      	ldr	r6, [r4, #0]
 8001c7e:	1d1d      	adds	r5, r3, #4
 8001c80:	6960      	ldr	r0, [r4, #20]
 8001c82:	600d      	str	r5, [r1, #0]
 8001c84:	0635      	lsls	r5, r6, #24
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	d501      	bpl.n	8001c8e <_printf_i+0x1ce>
 8001c8a:	6018      	str	r0, [r3, #0]
 8001c8c:	e002      	b.n	8001c94 <_printf_i+0x1d4>
 8001c8e:	0671      	lsls	r1, r6, #25
 8001c90:	d5fb      	bpl.n	8001c8a <_printf_i+0x1ca>
 8001c92:	8018      	strh	r0, [r3, #0]
 8001c94:	2300      	movs	r3, #0
 8001c96:	4616      	mov	r6, r2
 8001c98:	6123      	str	r3, [r4, #16]
 8001c9a:	e7ba      	b.n	8001c12 <_printf_i+0x152>
 8001c9c:	680b      	ldr	r3, [r1, #0]
 8001c9e:	1d1a      	adds	r2, r3, #4
 8001ca0:	600a      	str	r2, [r1, #0]
 8001ca2:	681e      	ldr	r6, [r3, #0]
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	6862      	ldr	r2, [r4, #4]
 8001caa:	f000 f82f 	bl	8001d0c <memchr>
 8001cae:	b108      	cbz	r0, 8001cb4 <_printf_i+0x1f4>
 8001cb0:	1b80      	subs	r0, r0, r6
 8001cb2:	6060      	str	r0, [r4, #4]
 8001cb4:	6863      	ldr	r3, [r4, #4]
 8001cb6:	6123      	str	r3, [r4, #16]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001cbe:	e7a8      	b.n	8001c12 <_printf_i+0x152>
 8001cc0:	4632      	mov	r2, r6
 8001cc2:	4649      	mov	r1, r9
 8001cc4:	4640      	mov	r0, r8
 8001cc6:	6923      	ldr	r3, [r4, #16]
 8001cc8:	47d0      	blx	sl
 8001cca:	3001      	adds	r0, #1
 8001ccc:	d0ab      	beq.n	8001c26 <_printf_i+0x166>
 8001cce:	6823      	ldr	r3, [r4, #0]
 8001cd0:	079b      	lsls	r3, r3, #30
 8001cd2:	d413      	bmi.n	8001cfc <_printf_i+0x23c>
 8001cd4:	68e0      	ldr	r0, [r4, #12]
 8001cd6:	9b03      	ldr	r3, [sp, #12]
 8001cd8:	4298      	cmp	r0, r3
 8001cda:	bfb8      	it	lt
 8001cdc:	4618      	movlt	r0, r3
 8001cde:	e7a4      	b.n	8001c2a <_printf_i+0x16a>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	4632      	mov	r2, r6
 8001ce4:	4649      	mov	r1, r9
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	47d0      	blx	sl
 8001cea:	3001      	adds	r0, #1
 8001cec:	d09b      	beq.n	8001c26 <_printf_i+0x166>
 8001cee:	3501      	adds	r5, #1
 8001cf0:	68e3      	ldr	r3, [r4, #12]
 8001cf2:	9903      	ldr	r1, [sp, #12]
 8001cf4:	1a5b      	subs	r3, r3, r1
 8001cf6:	42ab      	cmp	r3, r5
 8001cf8:	dcf2      	bgt.n	8001ce0 <_printf_i+0x220>
 8001cfa:	e7eb      	b.n	8001cd4 <_printf_i+0x214>
 8001cfc:	2500      	movs	r5, #0
 8001cfe:	f104 0619 	add.w	r6, r4, #25
 8001d02:	e7f5      	b.n	8001cf0 <_printf_i+0x230>
 8001d04:	08001fc9 	.word	0x08001fc9
 8001d08:	08001fda 	.word	0x08001fda

08001d0c <memchr>:
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	b510      	push	{r4, lr}
 8001d10:	b2c9      	uxtb	r1, r1
 8001d12:	4402      	add	r2, r0
 8001d14:	4293      	cmp	r3, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	d101      	bne.n	8001d1e <memchr+0x12>
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e003      	b.n	8001d26 <memchr+0x1a>
 8001d1e:	7804      	ldrb	r4, [r0, #0]
 8001d20:	3301      	adds	r3, #1
 8001d22:	428c      	cmp	r4, r1
 8001d24:	d1f6      	bne.n	8001d14 <memchr+0x8>
 8001d26:	bd10      	pop	{r4, pc}

08001d28 <memcpy>:
 8001d28:	440a      	add	r2, r1
 8001d2a:	4291      	cmp	r1, r2
 8001d2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001d30:	d100      	bne.n	8001d34 <memcpy+0xc>
 8001d32:	4770      	bx	lr
 8001d34:	b510      	push	{r4, lr}
 8001d36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001d3a:	4291      	cmp	r1, r2
 8001d3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001d40:	d1f9      	bne.n	8001d36 <memcpy+0xe>
 8001d42:	bd10      	pop	{r4, pc}

08001d44 <memmove>:
 8001d44:	4288      	cmp	r0, r1
 8001d46:	b510      	push	{r4, lr}
 8001d48:	eb01 0402 	add.w	r4, r1, r2
 8001d4c:	d902      	bls.n	8001d54 <memmove+0x10>
 8001d4e:	4284      	cmp	r4, r0
 8001d50:	4623      	mov	r3, r4
 8001d52:	d807      	bhi.n	8001d64 <memmove+0x20>
 8001d54:	1e43      	subs	r3, r0, #1
 8001d56:	42a1      	cmp	r1, r4
 8001d58:	d008      	beq.n	8001d6c <memmove+0x28>
 8001d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001d62:	e7f8      	b.n	8001d56 <memmove+0x12>
 8001d64:	4601      	mov	r1, r0
 8001d66:	4402      	add	r2, r0
 8001d68:	428a      	cmp	r2, r1
 8001d6a:	d100      	bne.n	8001d6e <memmove+0x2a>
 8001d6c:	bd10      	pop	{r4, pc}
 8001d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001d76:	e7f7      	b.n	8001d68 <memmove+0x24>

08001d78 <_free_r>:
 8001d78:	b538      	push	{r3, r4, r5, lr}
 8001d7a:	4605      	mov	r5, r0
 8001d7c:	2900      	cmp	r1, #0
 8001d7e:	d043      	beq.n	8001e08 <_free_r+0x90>
 8001d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d84:	1f0c      	subs	r4, r1, #4
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	bfb8      	it	lt
 8001d8a:	18e4      	addlt	r4, r4, r3
 8001d8c:	f000 f8d0 	bl	8001f30 <__malloc_lock>
 8001d90:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <_free_r+0x94>)
 8001d92:	6813      	ldr	r3, [r2, #0]
 8001d94:	4610      	mov	r0, r2
 8001d96:	b933      	cbnz	r3, 8001da6 <_free_r+0x2e>
 8001d98:	6063      	str	r3, [r4, #4]
 8001d9a:	6014      	str	r4, [r2, #0]
 8001d9c:	4628      	mov	r0, r5
 8001d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001da2:	f000 b8cb 	b.w	8001f3c <__malloc_unlock>
 8001da6:	42a3      	cmp	r3, r4
 8001da8:	d90a      	bls.n	8001dc0 <_free_r+0x48>
 8001daa:	6821      	ldr	r1, [r4, #0]
 8001dac:	1862      	adds	r2, r4, r1
 8001dae:	4293      	cmp	r3, r2
 8001db0:	bf01      	itttt	eq
 8001db2:	681a      	ldreq	r2, [r3, #0]
 8001db4:	685b      	ldreq	r3, [r3, #4]
 8001db6:	1852      	addeq	r2, r2, r1
 8001db8:	6022      	streq	r2, [r4, #0]
 8001dba:	6063      	str	r3, [r4, #4]
 8001dbc:	6004      	str	r4, [r0, #0]
 8001dbe:	e7ed      	b.n	8001d9c <_free_r+0x24>
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	b10b      	cbz	r3, 8001dca <_free_r+0x52>
 8001dc6:	42a3      	cmp	r3, r4
 8001dc8:	d9fa      	bls.n	8001dc0 <_free_r+0x48>
 8001dca:	6811      	ldr	r1, [r2, #0]
 8001dcc:	1850      	adds	r0, r2, r1
 8001dce:	42a0      	cmp	r0, r4
 8001dd0:	d10b      	bne.n	8001dea <_free_r+0x72>
 8001dd2:	6820      	ldr	r0, [r4, #0]
 8001dd4:	4401      	add	r1, r0
 8001dd6:	1850      	adds	r0, r2, r1
 8001dd8:	4283      	cmp	r3, r0
 8001dda:	6011      	str	r1, [r2, #0]
 8001ddc:	d1de      	bne.n	8001d9c <_free_r+0x24>
 8001dde:	6818      	ldr	r0, [r3, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4401      	add	r1, r0
 8001de4:	6011      	str	r1, [r2, #0]
 8001de6:	6053      	str	r3, [r2, #4]
 8001de8:	e7d8      	b.n	8001d9c <_free_r+0x24>
 8001dea:	d902      	bls.n	8001df2 <_free_r+0x7a>
 8001dec:	230c      	movs	r3, #12
 8001dee:	602b      	str	r3, [r5, #0]
 8001df0:	e7d4      	b.n	8001d9c <_free_r+0x24>
 8001df2:	6820      	ldr	r0, [r4, #0]
 8001df4:	1821      	adds	r1, r4, r0
 8001df6:	428b      	cmp	r3, r1
 8001df8:	bf01      	itttt	eq
 8001dfa:	6819      	ldreq	r1, [r3, #0]
 8001dfc:	685b      	ldreq	r3, [r3, #4]
 8001dfe:	1809      	addeq	r1, r1, r0
 8001e00:	6021      	streq	r1, [r4, #0]
 8001e02:	6063      	str	r3, [r4, #4]
 8001e04:	6054      	str	r4, [r2, #4]
 8001e06:	e7c9      	b.n	8001d9c <_free_r+0x24>
 8001e08:	bd38      	pop	{r3, r4, r5, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000090 	.word	0x20000090

08001e10 <_malloc_r>:
 8001e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e12:	1ccd      	adds	r5, r1, #3
 8001e14:	f025 0503 	bic.w	r5, r5, #3
 8001e18:	3508      	adds	r5, #8
 8001e1a:	2d0c      	cmp	r5, #12
 8001e1c:	bf38      	it	cc
 8001e1e:	250c      	movcc	r5, #12
 8001e20:	2d00      	cmp	r5, #0
 8001e22:	4606      	mov	r6, r0
 8001e24:	db01      	blt.n	8001e2a <_malloc_r+0x1a>
 8001e26:	42a9      	cmp	r1, r5
 8001e28:	d903      	bls.n	8001e32 <_malloc_r+0x22>
 8001e2a:	230c      	movs	r3, #12
 8001e2c:	6033      	str	r3, [r6, #0]
 8001e2e:	2000      	movs	r0, #0
 8001e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e32:	f000 f87d 	bl	8001f30 <__malloc_lock>
 8001e36:	4921      	ldr	r1, [pc, #132]	; (8001ebc <_malloc_r+0xac>)
 8001e38:	680a      	ldr	r2, [r1, #0]
 8001e3a:	4614      	mov	r4, r2
 8001e3c:	b99c      	cbnz	r4, 8001e66 <_malloc_r+0x56>
 8001e3e:	4f20      	ldr	r7, [pc, #128]	; (8001ec0 <_malloc_r+0xb0>)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	b923      	cbnz	r3, 8001e4e <_malloc_r+0x3e>
 8001e44:	4621      	mov	r1, r4
 8001e46:	4630      	mov	r0, r6
 8001e48:	f000 f862 	bl	8001f10 <_sbrk_r>
 8001e4c:	6038      	str	r0, [r7, #0]
 8001e4e:	4629      	mov	r1, r5
 8001e50:	4630      	mov	r0, r6
 8001e52:	f000 f85d 	bl	8001f10 <_sbrk_r>
 8001e56:	1c43      	adds	r3, r0, #1
 8001e58:	d123      	bne.n	8001ea2 <_malloc_r+0x92>
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	4630      	mov	r0, r6
 8001e5e:	6033      	str	r3, [r6, #0]
 8001e60:	f000 f86c 	bl	8001f3c <__malloc_unlock>
 8001e64:	e7e3      	b.n	8001e2e <_malloc_r+0x1e>
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	1b5b      	subs	r3, r3, r5
 8001e6a:	d417      	bmi.n	8001e9c <_malloc_r+0x8c>
 8001e6c:	2b0b      	cmp	r3, #11
 8001e6e:	d903      	bls.n	8001e78 <_malloc_r+0x68>
 8001e70:	6023      	str	r3, [r4, #0]
 8001e72:	441c      	add	r4, r3
 8001e74:	6025      	str	r5, [r4, #0]
 8001e76:	e004      	b.n	8001e82 <_malloc_r+0x72>
 8001e78:	6863      	ldr	r3, [r4, #4]
 8001e7a:	42a2      	cmp	r2, r4
 8001e7c:	bf0c      	ite	eq
 8001e7e:	600b      	streq	r3, [r1, #0]
 8001e80:	6053      	strne	r3, [r2, #4]
 8001e82:	4630      	mov	r0, r6
 8001e84:	f000 f85a 	bl	8001f3c <__malloc_unlock>
 8001e88:	f104 000b 	add.w	r0, r4, #11
 8001e8c:	1d23      	adds	r3, r4, #4
 8001e8e:	f020 0007 	bic.w	r0, r0, #7
 8001e92:	1ac2      	subs	r2, r0, r3
 8001e94:	d0cc      	beq.n	8001e30 <_malloc_r+0x20>
 8001e96:	1a1b      	subs	r3, r3, r0
 8001e98:	50a3      	str	r3, [r4, r2]
 8001e9a:	e7c9      	b.n	8001e30 <_malloc_r+0x20>
 8001e9c:	4622      	mov	r2, r4
 8001e9e:	6864      	ldr	r4, [r4, #4]
 8001ea0:	e7cc      	b.n	8001e3c <_malloc_r+0x2c>
 8001ea2:	1cc4      	adds	r4, r0, #3
 8001ea4:	f024 0403 	bic.w	r4, r4, #3
 8001ea8:	42a0      	cmp	r0, r4
 8001eaa:	d0e3      	beq.n	8001e74 <_malloc_r+0x64>
 8001eac:	1a21      	subs	r1, r4, r0
 8001eae:	4630      	mov	r0, r6
 8001eb0:	f000 f82e 	bl	8001f10 <_sbrk_r>
 8001eb4:	3001      	adds	r0, #1
 8001eb6:	d1dd      	bne.n	8001e74 <_malloc_r+0x64>
 8001eb8:	e7cf      	b.n	8001e5a <_malloc_r+0x4a>
 8001eba:	bf00      	nop
 8001ebc:	20000090 	.word	0x20000090
 8001ec0:	20000094 	.word	0x20000094

08001ec4 <_realloc_r>:
 8001ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec6:	4607      	mov	r7, r0
 8001ec8:	4614      	mov	r4, r2
 8001eca:	460e      	mov	r6, r1
 8001ecc:	b921      	cbnz	r1, 8001ed8 <_realloc_r+0x14>
 8001ece:	4611      	mov	r1, r2
 8001ed0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001ed4:	f7ff bf9c 	b.w	8001e10 <_malloc_r>
 8001ed8:	b922      	cbnz	r2, 8001ee4 <_realloc_r+0x20>
 8001eda:	f7ff ff4d 	bl	8001d78 <_free_r>
 8001ede:	4625      	mov	r5, r4
 8001ee0:	4628      	mov	r0, r5
 8001ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ee4:	f000 f830 	bl	8001f48 <_malloc_usable_size_r>
 8001ee8:	42a0      	cmp	r0, r4
 8001eea:	d20f      	bcs.n	8001f0c <_realloc_r+0x48>
 8001eec:	4621      	mov	r1, r4
 8001eee:	4638      	mov	r0, r7
 8001ef0:	f7ff ff8e 	bl	8001e10 <_malloc_r>
 8001ef4:	4605      	mov	r5, r0
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	d0f2      	beq.n	8001ee0 <_realloc_r+0x1c>
 8001efa:	4631      	mov	r1, r6
 8001efc:	4622      	mov	r2, r4
 8001efe:	f7ff ff13 	bl	8001d28 <memcpy>
 8001f02:	4631      	mov	r1, r6
 8001f04:	4638      	mov	r0, r7
 8001f06:	f7ff ff37 	bl	8001d78 <_free_r>
 8001f0a:	e7e9      	b.n	8001ee0 <_realloc_r+0x1c>
 8001f0c:	4635      	mov	r5, r6
 8001f0e:	e7e7      	b.n	8001ee0 <_realloc_r+0x1c>

08001f10 <_sbrk_r>:
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	2300      	movs	r3, #0
 8001f14:	4d05      	ldr	r5, [pc, #20]	; (8001f2c <_sbrk_r+0x1c>)
 8001f16:	4604      	mov	r4, r0
 8001f18:	4608      	mov	r0, r1
 8001f1a:	602b      	str	r3, [r5, #0]
 8001f1c:	f7ff fb50 	bl	80015c0 <_sbrk>
 8001f20:	1c43      	adds	r3, r0, #1
 8001f22:	d102      	bne.n	8001f2a <_sbrk_r+0x1a>
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	b103      	cbz	r3, 8001f2a <_sbrk_r+0x1a>
 8001f28:	6023      	str	r3, [r4, #0]
 8001f2a:	bd38      	pop	{r3, r4, r5, pc}
 8001f2c:	200000e0 	.word	0x200000e0

08001f30 <__malloc_lock>:
 8001f30:	4801      	ldr	r0, [pc, #4]	; (8001f38 <__malloc_lock+0x8>)
 8001f32:	f000 b811 	b.w	8001f58 <__retarget_lock_acquire_recursive>
 8001f36:	bf00      	nop
 8001f38:	200000e8 	.word	0x200000e8

08001f3c <__malloc_unlock>:
 8001f3c:	4801      	ldr	r0, [pc, #4]	; (8001f44 <__malloc_unlock+0x8>)
 8001f3e:	f000 b80c 	b.w	8001f5a <__retarget_lock_release_recursive>
 8001f42:	bf00      	nop
 8001f44:	200000e8 	.word	0x200000e8

08001f48 <_malloc_usable_size_r>:
 8001f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f4c:	1f18      	subs	r0, r3, #4
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	bfbc      	itt	lt
 8001f52:	580b      	ldrlt	r3, [r1, r0]
 8001f54:	18c0      	addlt	r0, r0, r3
 8001f56:	4770      	bx	lr

08001f58 <__retarget_lock_acquire_recursive>:
 8001f58:	4770      	bx	lr

08001f5a <__retarget_lock_release_recursive>:
 8001f5a:	4770      	bx	lr

08001f5c <_init>:
 8001f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f5e:	bf00      	nop
 8001f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f62:	bc08      	pop	{r3}
 8001f64:	469e      	mov	lr, r3
 8001f66:	4770      	bx	lr

08001f68 <_fini>:
 8001f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f6a:	bf00      	nop
 8001f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f6e:	bc08      	pop	{r3}
 8001f70:	469e      	mov	lr, r3
 8001f72:	4770      	bx	lr
