
Communication_Module.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  000011ae  00001242  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000054  0080013c  0080013c  0000127e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001280  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  0000194c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  000019e3  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000208  00000000  00000000  00001a12  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003108  00000000  00000000  00001c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000007e6  00000000  00000000  00004d22  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000151c  00000000  00000000  00005508  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000624  00000000  00000000  00006a24  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000724  00000000  00000000  00007048  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001b3b  00000000  00000000  0000776c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000208  00000000  00000000  000092a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	8c c0       	rjmp	.+280    	; 0x122 <__vector_2>
       a:	00 00       	nop
       c:	fa c0       	rjmp	.+500    	; 0x202 <__vector_3>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	0d c1       	rjmp	.+538    	; 0x25c <__vector_16>
      42:	00 00       	nop
      44:	36 c1       	rjmp	.+620    	; 0x2b2 <__vector_17>
      46:	00 00       	nop
      48:	3f c0       	rjmp	.+126    	; 0xc8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c0       	rjmp	.+122    	; 0xc8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	c9 c1       	rjmp	.+914    	; 0x3e4 <__vector_20>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	4e c1       	rjmp	.+668    	; 0x30e <__vector_28>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee ea       	ldi	r30, 0xAE	; 174
      a0:	f1 e1       	ldi	r31, 0x11	; 17
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ac 33       	cpi	r26, 0x3C	; 60
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	ac e3       	ldi	r26, 0x3C	; 60
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a0 39       	cpi	r26, 0x90	; 144
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	6b d1       	rcall	.+726    	; 0x39a <main>
      c4:	0c 94 d5 08 	jmp	0x11aa	; 0x11aa <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <handleData>:
#include "Master_communication.h"


void handleData(uint8_t temp)
{
	switch(temp) {
      ca:	82 30       	cpi	r24, 0x02	; 2
      cc:	49 f0       	breq	.+18     	; 0xe0 <handleData+0x16>
      ce:	83 30       	cpi	r24, 0x03	; 3
      d0:	59 f0       	breq	.+22     	; 0xe8 <handleData+0x1e>
      d2:	81 30       	cpi	r24, 0x01	; 1
      d4:	71 f4       	brne	.+28     	; 0xf2 <handleData+0x28>
		case 0x01: //START PICKUP button pressed
		pickUpItem = 1;
      d6:	80 93 57 01 	sts	0x0157, r24
		waitingForStartAbort = 1;
      da:	80 93 5d 01 	sts	0x015D, r24
		break;
      de:	08 95       	ret
		case 0x02: //END PICKUP button pressed
		waitingForEndPickup = 1;
      e0:	81 e0       	ldi	r24, 0x01	; 1
      e2:	80 93 89 01 	sts	0x0189, r24
		break;
      e6:	08 95       	ret
		case 0x03: //ABORT PICKUP button pressed
		pickUpItem = 0;
      e8:	10 92 57 01 	sts	0x0157, r1
		waitingForStartAbort = 1;
      ec:	81 e0       	ldi	r24, 0x01	; 1
      ee:	80 93 5d 01 	sts	0x015D, r24
      f2:	08 95       	ret

000000f4 <bluetoothTX>:
}

void bluetoothTX(uint8_t txdata) {
	
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) );
      f4:	e0 ec       	ldi	r30, 0xC0	; 192
      f6:	f0 e0       	ldi	r31, 0x00	; 0
      f8:	90 81       	ld	r25, Z
      fa:	95 ff       	sbrs	r25, 5
      fc:	fd cf       	rjmp	.-6      	; 0xf8 <bluetoothTX+0x4>
	
	/* Put data into buffer, sends the data */
	UDR0 = txdata;
      fe:	80 93 c6 00 	sts	0x00C6, r24
     102:	08 95       	ret

00000104 <setupBluetoothRXTX>:
}

void setupBluetoothRXTX()
{
	waiting_for_instruction = 1;
     104:	81 e0       	ldi	r24, 0x01	; 1
     106:	80 93 83 01 	sts	0x0183, r24
	UCSR0B = (1<<RXEN0) | (1<<TXEN0) | (1 << RXCIE0); //Enable RX0, TX0 and RX complete interrupt
     10a:	88 e9       	ldi	r24, 0x98	; 152
     10c:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00); //set data length to 8-bit;
     110:	86 e0       	ldi	r24, 0x06	; 6
     112:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0H = 0x00;
     116:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 0x07; //Sets baudvalue in AVR to 7, which gives baude rate 115200. baudvalue = (Fcpu/baudrate*16)-1	
     11a:	87 e0       	ldi	r24, 0x07	; 7
     11c:	80 93 c4 00 	sts	0x00C4, r24
     120:	08 95       	ret

00000122 <__vector_2>:
#include "Bluetooth.h"
#include "warehouseMode.h"
#include "hd44780_low.h"

ISR(INT1_vect)			//Receive function. Data is transmitted from the sensor slave
{
     122:	1f 92       	push	r1
     124:	0f 92       	push	r0
     126:	0f b6       	in	r0, 0x3f	; 63
     128:	0f 92       	push	r0
     12a:	11 24       	eor	r1, r1
     12c:	0b b6       	in	r0, 0x3b	; 59
     12e:	0f 92       	push	r0
     130:	2f 93       	push	r18
     132:	3f 93       	push	r19
     134:	4f 93       	push	r20
     136:	5f 93       	push	r21
     138:	6f 93       	push	r22
     13a:	7f 93       	push	r23
     13c:	8f 93       	push	r24
     13e:	9f 93       	push	r25
     140:	af 93       	push	r26
     142:	bf 93       	push	r27
     144:	ef 93       	push	r30
     146:	ff 93       	push	r31
	Slave_Select(Sensor_Slave);	//slave select
     148:	80 91 85 01 	lds	r24, 0x0185
     14c:	ea d5       	rcall	.+3028   	; 0xd22 <Slave_Select>
	sensor_data = Master_RX(0x01); //sending dummy
     14e:	81 e0       	ldi	r24, 0x01	; 1
     150:	d8 d5       	rcall	.+2992   	; 0xd02 <Master_RX>
     152:	80 93 3f 01 	sts	0x013F, r24
	
	if(sensor_data == 0b00001111 || sensor_data == 0b00011111)
     156:	80 91 3f 01 	lds	r24, 0x013F
     15a:	8f 30       	cpi	r24, 0x0F	; 15
     15c:	21 f0       	breq	.+8      	; 0x166 <__vector_2+0x44>
     15e:	80 91 3f 01 	lds	r24, 0x013F
     162:	8f 31       	cpi	r24, 0x1F	; 31
     164:	b1 f4       	brne	.+44     	; 0x192 <__vector_2+0x70>
	{
		stationLeftSensCounter++;
     166:	80 91 4e 01 	lds	r24, 0x014E
     16a:	8f 5f       	subi	r24, 0xFF	; 255
     16c:	80 93 4e 01 	sts	0x014E, r24
		if (stationLeftSensCounter == 10)
     170:	80 91 4e 01 	lds	r24, 0x014E
     174:	8a 30       	cpi	r24, 0x0A	; 10
     176:	91 f5       	brne	.+100    	; 0x1dc <__vector_2+0xba>
		{
			TIMSK0 = 0;
     178:	10 92 6e 00 	sts	0x006E, r1
			wheel_steering_data = 0;
     17c:	10 92 4f 01 	sts	0x014F, r1
			TX_wheel_data();
     180:	45 d6       	rcall	.+3210   	; 0xe0c <TX_wheel_data>
			stationRightSide = 1;
     182:	81 e0       	ldi	r24, 0x01	; 1
     184:	80 93 5c 01 	sts	0x015C, r24
			stationLeftSensCounter = 0;
     188:	10 92 4e 01 	sts	0x014E, r1
			stationModeEnable = 1;
     18c:	80 93 4a 01 	sts	0x014A, r24
     190:	25 c0       	rjmp	.+74     	; 0x1dc <__vector_2+0xba>
		}
	}	else if(sensor_data == 0b01111000 || sensor_data == 0b01111100)
     192:	80 91 3f 01 	lds	r24, 0x013F
     196:	88 37       	cpi	r24, 0x78	; 120
     198:	21 f0       	breq	.+8      	; 0x1a2 <__vector_2+0x80>
     19a:	80 91 3f 01 	lds	r24, 0x013F
     19e:	8c 37       	cpi	r24, 0x7C	; 124
     1a0:	b1 f4       	brne	.+44     	; 0x1ce <__vector_2+0xac>
	{
		stationRightSensCounter++;
     1a2:	80 91 55 01 	lds	r24, 0x0155
     1a6:	8f 5f       	subi	r24, 0xFF	; 255
     1a8:	80 93 55 01 	sts	0x0155, r24
		if(stationRightSensCounter == 10)
     1ac:	80 91 55 01 	lds	r24, 0x0155
     1b0:	8a 30       	cpi	r24, 0x0A	; 10
     1b2:	a1 f4       	brne	.+40     	; 0x1dc <__vector_2+0xba>
		{
			TIMSK0 = 0;
     1b4:	10 92 6e 00 	sts	0x006E, r1
			wheel_steering_data = 0;
     1b8:	10 92 4f 01 	sts	0x014F, r1
			TX_wheel_data();
     1bc:	27 d6       	rcall	.+3150   	; 0xe0c <TX_wheel_data>
			stationRightSide = 0;
     1be:	10 92 5c 01 	sts	0x015C, r1
			stationRightSensCounter = 0;
     1c2:	10 92 55 01 	sts	0x0155, r1
			stationModeEnable = 1;
     1c6:	81 e0       	ldi	r24, 0x01	; 1
     1c8:	80 93 4a 01 	sts	0x014A, r24
     1cc:	07 c0       	rjmp	.+14     	; 0x1dc <__vector_2+0xba>
		}
	} else 
	{
		stationLeftSensCounter = 0;
     1ce:	10 92 4e 01 	sts	0x014E, r1
		stationRightSensCounter = 0;
     1d2:	10 92 55 01 	sts	0x0155, r1
		bluetoothTX(sensor_data);
     1d6:	80 91 3f 01 	lds	r24, 0x013F
     1da:	8c df       	rcall	.-232    	; 0xf4 <bluetoothTX>
	}
	//Slave_Select(Control_Slave);
}
     1dc:	ff 91       	pop	r31
     1de:	ef 91       	pop	r30
     1e0:	bf 91       	pop	r27
     1e2:	af 91       	pop	r26
     1e4:	9f 91       	pop	r25
     1e6:	8f 91       	pop	r24
     1e8:	7f 91       	pop	r23
     1ea:	6f 91       	pop	r22
     1ec:	5f 91       	pop	r21
     1ee:	4f 91       	pop	r20
     1f0:	3f 91       	pop	r19
     1f2:	2f 91       	pop	r18
     1f4:	0f 90       	pop	r0
     1f6:	0b be       	out	0x3b, r0	; 59
     1f8:	0f 90       	pop	r0
     1fa:	0f be       	out	0x3f, r0	; 63
     1fc:	0f 90       	pop	r0
     1fe:	1f 90       	pop	r1
     200:	18 95       	reti

00000202 <__vector_3>:

ISR(INT2_vect)
{
     202:	1f 92       	push	r1
     204:	0f 92       	push	r0
     206:	0f b6       	in	r0, 0x3f	; 63
     208:	0f 92       	push	r0
     20a:	11 24       	eor	r1, r1
     20c:	0b b6       	in	r0, 0x3b	; 59
     20e:	0f 92       	push	r0
     210:	2f 93       	push	r18
     212:	3f 93       	push	r19
     214:	4f 93       	push	r20
     216:	5f 93       	push	r21
     218:	6f 93       	push	r22
     21a:	7f 93       	push	r23
     21c:	8f 93       	push	r24
     21e:	9f 93       	push	r25
     220:	af 93       	push	r26
     222:	bf 93       	push	r27
     224:	ef 93       	push	r30
     226:	ff 93       	push	r31
	Slave_Select(Control_Slave);
     228:	80 91 8f 01 	lds	r24, 0x018F
     22c:	7a d5       	rcall	.+2804   	; 0xd22 <Slave_Select>
	finishedDrop = Master_RX(0x01);
     22e:	81 e0       	ldi	r24, 0x01	; 1
     230:	68 d5       	rcall	.+2768   	; 0xd02 <Master_RX>
     232:	80 93 50 01 	sts	0x0150, r24
}
     236:	ff 91       	pop	r31
     238:	ef 91       	pop	r30
     23a:	bf 91       	pop	r27
     23c:	af 91       	pop	r26
     23e:	9f 91       	pop	r25
     240:	8f 91       	pop	r24
     242:	7f 91       	pop	r23
     244:	6f 91       	pop	r22
     246:	5f 91       	pop	r21
     248:	4f 91       	pop	r20
     24a:	3f 91       	pop	r19
     24c:	2f 91       	pop	r18
     24e:	0f 90       	pop	r0
     250:	0b be       	out	0x3b, r0	; 59
     252:	0f 90       	pop	r0
     254:	0f be       	out	0x3f, r0	; 63
     256:	0f 90       	pop	r0
     258:	1f 90       	pop	r1
     25a:	18 95       	reti

0000025c <__vector_16>:

/* Timer interrupt routine handling sensor data receive */
ISR(TIMER0_COMPA_vect)
{
     25c:	1f 92       	push	r1
     25e:	0f 92       	push	r0
     260:	0f b6       	in	r0, 0x3f	; 63
     262:	0f 92       	push	r0
     264:	11 24       	eor	r1, r1
     266:	0b b6       	in	r0, 0x3b	; 59
     268:	0f 92       	push	r0
     26a:	2f 93       	push	r18
     26c:	3f 93       	push	r19
     26e:	4f 93       	push	r20
     270:	5f 93       	push	r21
     272:	6f 93       	push	r22
     274:	7f 93       	push	r23
     276:	8f 93       	push	r24
     278:	9f 93       	push	r25
     27a:	af 93       	push	r26
     27c:	bf 93       	push	r27
     27e:	ef 93       	push	r30
     280:	ff 93       	push	r31
	if(stationModeEnable == 0)
     282:	80 91 4a 01 	lds	r24, 0x014A
     286:	81 11       	cpse	r24, r1
     288:	01 c0       	rjmp	.+2      	; 0x28c <__vector_16+0x30>
	{
		RX_sensor_data();
     28a:	b3 d5       	rcall	.+2918   	; 0xdf2 <RX_sensor_data>
	}
}
     28c:	ff 91       	pop	r31
     28e:	ef 91       	pop	r30
     290:	bf 91       	pop	r27
     292:	af 91       	pop	r26
     294:	9f 91       	pop	r25
     296:	8f 91       	pop	r24
     298:	7f 91       	pop	r23
     29a:	6f 91       	pop	r22
     29c:	5f 91       	pop	r21
     29e:	4f 91       	pop	r20
     2a0:	3f 91       	pop	r19
     2a2:	2f 91       	pop	r18
     2a4:	0f 90       	pop	r0
     2a6:	0b be       	out	0x3b, r0	; 59
     2a8:	0f 90       	pop	r0
     2aa:	0f be       	out	0x3f, r0	; 63
     2ac:	0f 90       	pop	r0
     2ae:	1f 90       	pop	r1
     2b0:	18 95       	reti

000002b2 <__vector_17>:

/* Timer interrupt routine handling sensor data transmission*/
ISR(TIMER0_COMPB_vect)
{
     2b2:	1f 92       	push	r1
     2b4:	0f 92       	push	r0
     2b6:	0f b6       	in	r0, 0x3f	; 63
     2b8:	0f 92       	push	r0
     2ba:	11 24       	eor	r1, r1
     2bc:	0b b6       	in	r0, 0x3b	; 59
     2be:	0f 92       	push	r0
     2c0:	2f 93       	push	r18
     2c2:	3f 93       	push	r19
     2c4:	4f 93       	push	r20
     2c6:	5f 93       	push	r21
     2c8:	6f 93       	push	r22
     2ca:	7f 93       	push	r23
     2cc:	8f 93       	push	r24
     2ce:	9f 93       	push	r25
     2d0:	af 93       	push	r26
     2d2:	bf 93       	push	r27
     2d4:	ef 93       	push	r30
     2d6:	ff 93       	push	r31
	if(stationModeEnable == 0)
     2d8:	80 91 4a 01 	lds	r24, 0x014A
     2dc:	81 11       	cpse	r24, r1
     2de:	04 c0       	rjmp	.+8      	; 0x2e8 <__vector_17+0x36>
	{
		TX_sensor_data();
     2e0:	79 d5       	rcall	.+2802   	; 0xdd4 <TX_sensor_data>
		bluetoothTX(sensor_data);
     2e2:	80 91 3f 01 	lds	r24, 0x013F
     2e6:	06 df       	rcall	.-500    	; 0xf4 <bluetoothTX>
	}
}
     2e8:	ff 91       	pop	r31
     2ea:	ef 91       	pop	r30
     2ec:	bf 91       	pop	r27
     2ee:	af 91       	pop	r26
     2f0:	9f 91       	pop	r25
     2f2:	8f 91       	pop	r24
     2f4:	7f 91       	pop	r23
     2f6:	6f 91       	pop	r22
     2f8:	5f 91       	pop	r21
     2fa:	4f 91       	pop	r20
     2fc:	3f 91       	pop	r19
     2fe:	2f 91       	pop	r18
     300:	0f 90       	pop	r0
     302:	0b be       	out	0x3b, r0	; 59
     304:	0f 90       	pop	r0
     306:	0f be       	out	0x3f, r0	; 63
     308:	0f 90       	pop	r0
     30a:	1f 90       	pop	r1
     30c:	18 95       	reti

0000030e <__vector_28>:
}

/*
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART1_RX_vect){
     30e:	1f 92       	push	r1
     310:	0f 92       	push	r0
     312:	0f b6       	in	r0, 0x3f	; 63
     314:	0f 92       	push	r0
     316:	11 24       	eor	r1, r1
     318:	0b b6       	in	r0, 0x3b	; 59
     31a:	0f 92       	push	r0
     31c:	2f 93       	push	r18
     31e:	3f 93       	push	r19
     320:	4f 93       	push	r20
     322:	5f 93       	push	r21
     324:	6f 93       	push	r22
     326:	7f 93       	push	r23
     328:	8f 93       	push	r24
     32a:	9f 93       	push	r25
     32c:	af 93       	push	r26
     32e:	bf 93       	push	r27
     330:	ef 93       	push	r30
     332:	ff 93       	push	r31
	newStream[digit] = UDR1;
     334:	80 91 3e 01 	lds	r24, 0x013E
     338:	90 91 ce 00 	lds	r25, 0x00CE
     33c:	e8 2f       	mov	r30, r24
     33e:	f0 e0       	ldi	r31, 0x00	; 0
     340:	e0 5d       	subi	r30, 0xD0	; 208
     342:	fe 4f       	sbci	r31, 0xFE	; 254
     344:	90 83       	st	Z, r25
	digit++;
     346:	8f 5f       	subi	r24, 0xFF	; 255
	if (digit == 12) {
     348:	8c 30       	cpi	r24, 0x0C	; 12
     34a:	19 f0       	breq	.+6      	; 0x352 <__vector_28+0x44>
/*
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART1_RX_vect){
	newStream[digit] = UDR1;
	digit++;
     34c:	80 93 3e 01 	sts	0x013E, r24
     350:	07 c0       	rjmp	.+14     	; 0x360 <__vector_28+0x52>
	if (digit == 12) {
		digit = 0;
     352:	10 92 3e 01 	sts	0x013E, r1
		streamFilled = 1;
     356:	81 e0       	ldi	r24, 0x01	; 1
     358:	80 93 56 01 	sts	0x0156, r24
		powerRFID(0);
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	e4 d5       	rcall	.+3016   	; 0xf28 <powerRFID>
	}
}
     360:	ff 91       	pop	r31
     362:	ef 91       	pop	r30
     364:	bf 91       	pop	r27
     366:	af 91       	pop	r26
     368:	9f 91       	pop	r25
     36a:	8f 91       	pop	r24
     36c:	7f 91       	pop	r23
     36e:	6f 91       	pop	r22
     370:	5f 91       	pop	r21
     372:	4f 91       	pop	r20
     374:	3f 91       	pop	r19
     376:	2f 91       	pop	r18
     378:	0f 90       	pop	r0
     37a:	0b be       	out	0x3b, r0	; 59
     37c:	0f 90       	pop	r0
     37e:	0f be       	out	0x3f, r0	; 63
     380:	0f 90       	pop	r0
     382:	1f 90       	pop	r1
     384:	18 95       	reti

00000386 <initManualMode>:
/*Function that initiates manual mode*/
void initManualMode()
{	
	//PCICR = 0x08; //sets PCINT31..24 as possible external interrupt port
	//PCMSK3 = 0x40; //enables external interrupt on PORT PCINT30   - pin 20
	automaticModeEnabled = 0;
     386:	10 92 3d 01 	sts	0x013D, r1
	manualModeEnabled = 1;
     38a:	81 e0       	ldi	r24, 0x01	; 1
     38c:	80 93 8d 01 	sts	0x018D, r24
	stationLeftSensCounter = 0;
     390:	10 92 4e 01 	sts	0x014E, r1
	stationRightSensCounter = 0;
     394:	10 92 55 01 	sts	0x0155, r1
     398:	08 95       	ret

0000039a <main>:
// }

int main(void)
{
	
	setupWarehouse();
     39a:	86 d6       	rcall	.+3340   	; 0x10a8 <setupWarehouse>
	initManualMode();
     39c:	f4 df       	rcall	.-24     	; 0x386 <initManualMode>
	SPI_Init_Master();
     39e:	68 d4       	rcall	.+2256   	; 0xc70 <SPI_Init_Master>
	setupBluetoothRXTX();
     3a0:	b1 de       	rcall	.-670    	; 0x104 <setupBluetoothRXTX>
	setupRFID();
     3a2:	6f d6       	rcall	.+3294   	; 0x1082 <setupRFID>
	setupLCD();
     3a4:	94 d6       	rcall	.+3368   	; 0x10ce <setupLCD>
	
	
	while(1)
	{
		if(stationModeEnable == 1)
     3a6:	80 91 4a 01 	lds	r24, 0x014A
     3aa:	88 23       	and	r24, r24
     3ac:	e1 f3       	breq	.-8      	; 0x3a6 <main+0xc>
		{
			stationMode();
     3ae:	54 d6       	rcall	.+3240   	; 0x1058 <stationMode>
     3b0:	fa cf       	rjmp	.-12     	; 0x3a6 <main+0xc>

000003b2 <toggleMode>:
	stationRightSensCounter = 0;
}

void toggleMode()
{
	if(automaticModeEnabled == 0)
     3b2:	80 91 3d 01 	lds	r24, 0x013D
     3b6:	81 11       	cpse	r24, r1
     3b8:	09 c0       	rjmp	.+18     	; 0x3cc <toggleMode+0x1a>
	{
		automaticModeEnabled = 1;
     3ba:	81 e0       	ldi	r24, 0x01	; 1
     3bc:	80 93 3d 01 	sts	0x013D, r24
		manualModeEnabled = 0;
     3c0:	10 92 8d 01 	sts	0x018D, r1
		TIMSK0 = 0x06;
     3c4:	86 e0       	ldi	r24, 0x06	; 6
     3c6:	80 93 6e 00 	sts	0x006E, r24
     3ca:	08 95       	ret
		
	} else if (manualModeEnabled == 0)
     3cc:	80 91 8d 01 	lds	r24, 0x018D
     3d0:	81 11       	cpse	r24, r1
     3d2:	07 c0       	rjmp	.+14     	; 0x3e2 <toggleMode+0x30>
	{
		automaticModeEnabled = 0;
     3d4:	10 92 3d 01 	sts	0x013D, r1
		manualModeEnabled = 1;
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	80 93 8d 01 	sts	0x018D, r24
		TIMSK0 = 0;
     3de:	10 92 6e 00 	sts	0x006E, r1
     3e2:	08 95       	ret

000003e4 <__vector_20>:
}


/* Interrupt routine for receiving bluetooth data */
ISR(USART0_RX_vect)
{
     3e4:	1f 92       	push	r1
     3e6:	0f 92       	push	r0
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	0f 92       	push	r0
     3ec:	11 24       	eor	r1, r1
     3ee:	0b b6       	in	r0, 0x3b	; 59
     3f0:	0f 92       	push	r0
     3f2:	2f 93       	push	r18
     3f4:	3f 93       	push	r19
     3f6:	4f 93       	push	r20
     3f8:	5f 93       	push	r21
     3fa:	6f 93       	push	r22
     3fc:	7f 93       	push	r23
     3fe:	8f 93       	push	r24
     400:	9f 93       	push	r25
     402:	af 93       	push	r26
     404:	bf 93       	push	r27
     406:	ef 93       	push	r30
     408:	ff 93       	push	r31
	btdata = UDR0;
     40a:	80 91 c6 00 	lds	r24, 0x00C6
     40e:	80 93 5b 01 	sts	0x015B, r24
	if (waiting_for_instruction == 1) {
     412:	90 91 83 01 	lds	r25, 0x0183
     416:	91 30       	cpi	r25, 0x01	; 1
     418:	39 f5       	brne	.+78     	; 0x468 <__vector_20+0x84>
		waiting_for_instruction = 0;
     41a:	10 92 83 01 	sts	0x0183, r1
		if (btdata == 1) {
     41e:	81 30       	cpi	r24, 0x01	; 1
     420:	19 f4       	brne	.+6      	; 0x428 <__vector_20+0x44>
			component = WHEEL;
     422:	80 93 54 01 	sts	0x0154, r24
     426:	50 c0       	rjmp	.+160    	; 0x4c8 <__vector_20+0xe4>
		}
		else if(btdata == 2) {
     428:	82 30       	cpi	r24, 0x02	; 2
     42a:	19 f4       	brne	.+6      	; 0x432 <__vector_20+0x4e>
			component = ARM;
     42c:	80 93 54 01 	sts	0x0154, r24
     430:	4b c0       	rjmp	.+150    	; 0x4c8 <__vector_20+0xe4>
		}
		else if(btdata == 3) {
     432:	83 30       	cpi	r24, 0x03	; 3
     434:	19 f4       	brne	.+6      	; 0x43c <__vector_20+0x58>
			component = CALINSTR;
     436:	80 93 54 01 	sts	0x0154, r24
     43a:	46 c0       	rjmp	.+140    	; 0x4c8 <__vector_20+0xe4>
		}
		else if(btdata == 4) {
     43c:	84 30       	cpi	r24, 0x04	; 4
     43e:	19 f4       	brne	.+6      	; 0x446 <__vector_20+0x62>
			component = PCONINSTR;
     440:	80 93 54 01 	sts	0x0154, r24
     444:	41 c0       	rjmp	.+130    	; 0x4c8 <__vector_20+0xe4>
		} 
		else if(btdata == 5) {
     446:	85 30       	cpi	r24, 0x05	; 5
     448:	19 f4       	brne	.+6      	; 0x450 <__vector_20+0x6c>
			component = KPINSTR;
     44a:	80 93 54 01 	sts	0x0154, r24
     44e:	3c c0       	rjmp	.+120    	; 0x4c8 <__vector_20+0xe4>
		}
		else if(btdata == 6) {
     450:	86 30       	cpi	r24, 0x06	; 6
     452:	19 f4       	brne	.+6      	; 0x45a <__vector_20+0x76>
			component = KDINSTR;
     454:	80 93 54 01 	sts	0x0154, r24
     458:	37 c0       	rjmp	.+110    	; 0x4c8 <__vector_20+0xe4>
		} 
		else if(btdata == 7) { //Toggle mode instruction
     45a:	87 30       	cpi	r24, 0x07	; 7
     45c:	a9 f5       	brne	.+106    	; 0x4c8 <__vector_20+0xe4>
			waiting_for_instruction = 1;
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	80 93 83 01 	sts	0x0183, r24
			toggleMode();
     464:	a6 df       	rcall	.-180    	; 0x3b2 <toggleMode>
     466:	30 c0       	rjmp	.+96     	; 0x4c8 <__vector_20+0xe4>
		}
	}
	else {
		waiting_for_instruction = 1;
     468:	91 e0       	ldi	r25, 0x01	; 1
     46a:	90 93 83 01 	sts	0x0183, r25
		if (component == WHEEL) {
     46e:	90 91 54 01 	lds	r25, 0x0154
     472:	91 30       	cpi	r25, 0x01	; 1
     474:	41 f4       	brne	.+16     	; 0x486 <__vector_20+0xa2>
			if(manualModeEnabled == 1) {
     476:	90 91 8d 01 	lds	r25, 0x018D
     47a:	91 30       	cpi	r25, 0x01	; 1
     47c:	29 f5       	brne	.+74     	; 0x4c8 <__vector_20+0xe4>
			wheel_steering_data = btdata;
     47e:	80 93 4f 01 	sts	0x014F, r24
			TX_wheel_data();
     482:	c4 d4       	rcall	.+2440   	; 0xe0c <TX_wheel_data>
     484:	21 c0       	rjmp	.+66     	; 0x4c8 <__vector_20+0xe4>
			}
		}
		else if (component == ARM) {
     486:	90 91 54 01 	lds	r25, 0x0154
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	21 f4       	brne	.+8      	; 0x496 <__vector_20+0xb2>
			robot_arm_data = btdata;
     48e:	80 93 3c 01 	sts	0x013C, r24
			TX_arm_data();
     492:	c8 d4       	rcall	.+2448   	; 0xe24 <TX_arm_data>
     494:	19 c0       	rjmp	.+50     	; 0x4c8 <__vector_20+0xe4>
		}
		else if (component == CALINSTR) {
     496:	90 91 54 01 	lds	r25, 0x0154
     49a:	93 30       	cpi	r25, 0x03	; 3
     49c:	a9 f0       	breq	.+42     	; 0x4c8 <__vector_20+0xe4>
			//calibration();	
		}
		else if (component == PCONINSTR) {
     49e:	90 91 54 01 	lds	r25, 0x0154
     4a2:	94 30       	cpi	r25, 0x04	; 4
     4a4:	11 f4       	brne	.+4      	; 0x4aa <__vector_20+0xc6>
			handleData(btdata);
     4a6:	11 de       	rcall	.-990    	; 0xca <handleData>
     4a8:	0f c0       	rjmp	.+30     	; 0x4c8 <__vector_20+0xe4>
		}
		else if (component == KPINSTR) {
     4aa:	90 91 54 01 	lds	r25, 0x0154
     4ae:	95 30       	cpi	r25, 0x05	; 5
     4b0:	21 f4       	brne	.+8      	; 0x4ba <__vector_20+0xd6>
			Kp = btdata;
     4b2:	80 93 86 01 	sts	0x0186, r24
			TXKpData();
     4b6:	bf d4       	rcall	.+2430   	; 0xe36 <TXKpData>
     4b8:	07 c0       	rjmp	.+14     	; 0x4c8 <__vector_20+0xe4>
		}
		else if (component == KDINSTR) {
     4ba:	90 91 54 01 	lds	r25, 0x0154
     4be:	96 30       	cpi	r25, 0x06	; 6
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__vector_20+0xe4>
			Kd = btdata;
     4c2:	80 93 84 01 	sts	0x0184, r24
			TXKpData();
     4c6:	b7 d4       	rcall	.+2414   	; 0xe36 <TXKpData>
		}
	}
}
     4c8:	ff 91       	pop	r31
     4ca:	ef 91       	pop	r30
     4cc:	bf 91       	pop	r27
     4ce:	af 91       	pop	r26
     4d0:	9f 91       	pop	r25
     4d2:	8f 91       	pop	r24
     4d4:	7f 91       	pop	r23
     4d6:	6f 91       	pop	r22
     4d8:	5f 91       	pop	r21
     4da:	4f 91       	pop	r20
     4dc:	3f 91       	pop	r19
     4de:	2f 91       	pop	r18
     4e0:	0f 90       	pop	r0
     4e2:	0b be       	out	0x3b, r0	; 59
     4e4:	0f 90       	pop	r0
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	0f 90       	pop	r0
     4ea:	1f 90       	pop	r1
     4ec:	18 95       	reti

000004ee <_hd44780_l_func>:
	_hd44780_l_func(conf, 0, 0, ((_BV(6) | addr) & ~_BV(7)), 40);
}

void hd44780_l_set_ddram_addr(const struct hd44780_l_conf* conf, uint8_t addr) {
	_hd44780_l_func(conf, 0, 0, (_BV(7) | addr), 40);
}
     4ee:	0f 93       	push	r16
     4f0:	1f 93       	push	r17
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	fc 01       	movw	r30, r24
     4f8:	90 81       	ld	r25, Z
     4fa:	a3 85       	ldd	r26, Z+11	; 0x0b
     4fc:	b4 85       	ldd	r27, Z+12	; 0x0c
     4fe:	61 11       	cpse	r22, r1
     500:	0e c0       	rjmp	.+28     	; 0x51e <_hd44780_l_func+0x30>
     502:	3c 91       	ld	r19, X
     504:	61 e0       	ldi	r22, 0x01	; 1
     506:	70 e0       	ldi	r23, 0x00	; 0
     508:	eb 01       	movw	r28, r22
     50a:	02 c0       	rjmp	.+4      	; 0x510 <_hd44780_l_func+0x22>
     50c:	cc 0f       	add	r28, r28
     50e:	dd 1f       	adc	r29, r29
     510:	9a 95       	dec	r25
     512:	e2 f7       	brpl	.-8      	; 0x50c <_hd44780_l_func+0x1e>
     514:	ce 01       	movw	r24, r28
     516:	80 95       	com	r24
     518:	83 23       	and	r24, r19
     51a:	8c 93       	st	X, r24
     51c:	0c c0       	rjmp	.+24     	; 0x536 <_hd44780_l_func+0x48>
     51e:	3c 91       	ld	r19, X
     520:	61 e0       	ldi	r22, 0x01	; 1
     522:	70 e0       	ldi	r23, 0x00	; 0
     524:	eb 01       	movw	r28, r22
     526:	02 c0       	rjmp	.+4      	; 0x52c <_hd44780_l_func+0x3e>
     528:	cc 0f       	add	r28, r28
     52a:	dd 1f       	adc	r29, r29
     52c:	9a 95       	dec	r25
     52e:	e2 f7       	brpl	.-8      	; 0x528 <_hd44780_l_func+0x3a>
     530:	ce 01       	movw	r24, r28
     532:	83 2b       	or	r24, r19
     534:	8c 93       	st	X, r24
     536:	91 81       	ldd	r25, Z+1	; 0x01
     538:	a5 85       	ldd	r26, Z+13	; 0x0d
     53a:	b6 85       	ldd	r27, Z+14	; 0x0e
     53c:	41 11       	cpse	r20, r1
     53e:	0e c0       	rjmp	.+28     	; 0x55c <_hd44780_l_func+0x6e>
     540:	3c 91       	ld	r19, X
     542:	41 e0       	ldi	r20, 0x01	; 1
     544:	50 e0       	ldi	r21, 0x00	; 0
     546:	ba 01       	movw	r22, r20
     548:	02 c0       	rjmp	.+4      	; 0x54e <_hd44780_l_func+0x60>
     54a:	66 0f       	add	r22, r22
     54c:	77 1f       	adc	r23, r23
     54e:	9a 95       	dec	r25
     550:	e2 f7       	brpl	.-8      	; 0x54a <_hd44780_l_func+0x5c>
     552:	cb 01       	movw	r24, r22
     554:	80 95       	com	r24
     556:	83 23       	and	r24, r19
     558:	8c 93       	st	X, r24
     55a:	0c c0       	rjmp	.+24     	; 0x574 <_hd44780_l_func+0x86>
     55c:	3c 91       	ld	r19, X
     55e:	41 e0       	ldi	r20, 0x01	; 1
     560:	50 e0       	ldi	r21, 0x00	; 0
     562:	ea 01       	movw	r28, r20
     564:	02 c0       	rjmp	.+4      	; 0x56a <_hd44780_l_func+0x7c>
     566:	cc 0f       	add	r28, r28
     568:	dd 1f       	adc	r29, r29
     56a:	9a 95       	dec	r25
     56c:	e2 f7       	brpl	.-8      	; 0x566 <_hd44780_l_func+0x78>
     56e:	ce 01       	movw	r24, r28
     570:	83 2b       	or	r24, r19
     572:	8c 93       	st	X, r24
     574:	93 81       	ldd	r25, Z+3	; 0x03
     576:	a1 89       	ldd	r26, Z+17	; 0x11
     578:	b2 89       	ldd	r27, Z+18	; 0x12
     57a:	22 23       	and	r18, r18
     57c:	74 f0       	brlt	.+28     	; 0x59a <_hd44780_l_func+0xac>
     57e:	3c 91       	ld	r19, X
     580:	41 e0       	ldi	r20, 0x01	; 1
     582:	50 e0       	ldi	r21, 0x00	; 0
     584:	ba 01       	movw	r22, r20
     586:	02 c0       	rjmp	.+4      	; 0x58c <_hd44780_l_func+0x9e>
     588:	66 0f       	add	r22, r22
     58a:	77 1f       	adc	r23, r23
     58c:	9a 95       	dec	r25
     58e:	e2 f7       	brpl	.-8      	; 0x588 <_hd44780_l_func+0x9a>
     590:	cb 01       	movw	r24, r22
     592:	80 95       	com	r24
     594:	83 23       	and	r24, r19
     596:	8c 93       	st	X, r24
     598:	0c c0       	rjmp	.+24     	; 0x5b2 <_hd44780_l_func+0xc4>
     59a:	3c 91       	ld	r19, X
     59c:	41 e0       	ldi	r20, 0x01	; 1
     59e:	50 e0       	ldi	r21, 0x00	; 0
     5a0:	ea 01       	movw	r28, r20
     5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <_hd44780_l_func+0xba>
     5a4:	cc 0f       	add	r28, r28
     5a6:	dd 1f       	adc	r29, r29
     5a8:	9a 95       	dec	r25
     5aa:	e2 f7       	brpl	.-8      	; 0x5a4 <_hd44780_l_func+0xb6>
     5ac:	ce 01       	movw	r24, r28
     5ae:	83 2b       	or	r24, r19
     5b0:	8c 93       	st	X, r24
     5b2:	94 81       	ldd	r25, Z+4	; 0x04
     5b4:	a3 89       	ldd	r26, Z+19	; 0x13
     5b6:	b4 89       	ldd	r27, Z+20	; 0x14
     5b8:	26 fd       	sbrc	r18, 6
     5ba:	0e c0       	rjmp	.+28     	; 0x5d8 <_hd44780_l_func+0xea>
     5bc:	3c 91       	ld	r19, X
     5be:	41 e0       	ldi	r20, 0x01	; 1
     5c0:	50 e0       	ldi	r21, 0x00	; 0
     5c2:	ba 01       	movw	r22, r20
     5c4:	02 c0       	rjmp	.+4      	; 0x5ca <_hd44780_l_func+0xdc>
     5c6:	66 0f       	add	r22, r22
     5c8:	77 1f       	adc	r23, r23
     5ca:	9a 95       	dec	r25
     5cc:	e2 f7       	brpl	.-8      	; 0x5c6 <_hd44780_l_func+0xd8>
     5ce:	cb 01       	movw	r24, r22
     5d0:	80 95       	com	r24
     5d2:	83 23       	and	r24, r19
     5d4:	8c 93       	st	X, r24
     5d6:	0c c0       	rjmp	.+24     	; 0x5f0 <_hd44780_l_func+0x102>
     5d8:	3c 91       	ld	r19, X
     5da:	41 e0       	ldi	r20, 0x01	; 1
     5dc:	50 e0       	ldi	r21, 0x00	; 0
     5de:	ea 01       	movw	r28, r20
     5e0:	02 c0       	rjmp	.+4      	; 0x5e6 <_hd44780_l_func+0xf8>
     5e2:	cc 0f       	add	r28, r28
     5e4:	dd 1f       	adc	r29, r29
     5e6:	9a 95       	dec	r25
     5e8:	e2 f7       	brpl	.-8      	; 0x5e2 <_hd44780_l_func+0xf4>
     5ea:	ce 01       	movw	r24, r28
     5ec:	83 2b       	or	r24, r19
     5ee:	8c 93       	st	X, r24
     5f0:	95 81       	ldd	r25, Z+5	; 0x05
     5f2:	a5 89       	ldd	r26, Z+21	; 0x15
     5f4:	b6 89       	ldd	r27, Z+22	; 0x16
     5f6:	25 fd       	sbrc	r18, 5
     5f8:	0e c0       	rjmp	.+28     	; 0x616 <_hd44780_l_func+0x128>
     5fa:	3c 91       	ld	r19, X
     5fc:	41 e0       	ldi	r20, 0x01	; 1
     5fe:	50 e0       	ldi	r21, 0x00	; 0
     600:	ba 01       	movw	r22, r20
     602:	02 c0       	rjmp	.+4      	; 0x608 <_hd44780_l_func+0x11a>
     604:	66 0f       	add	r22, r22
     606:	77 1f       	adc	r23, r23
     608:	9a 95       	dec	r25
     60a:	e2 f7       	brpl	.-8      	; 0x604 <_hd44780_l_func+0x116>
     60c:	cb 01       	movw	r24, r22
     60e:	80 95       	com	r24
     610:	83 23       	and	r24, r19
     612:	8c 93       	st	X, r24
     614:	0c c0       	rjmp	.+24     	; 0x62e <_hd44780_l_func+0x140>
     616:	3c 91       	ld	r19, X
     618:	41 e0       	ldi	r20, 0x01	; 1
     61a:	50 e0       	ldi	r21, 0x00	; 0
     61c:	ea 01       	movw	r28, r20
     61e:	02 c0       	rjmp	.+4      	; 0x624 <_hd44780_l_func+0x136>
     620:	cc 0f       	add	r28, r28
     622:	dd 1f       	adc	r29, r29
     624:	9a 95       	dec	r25
     626:	e2 f7       	brpl	.-8      	; 0x620 <_hd44780_l_func+0x132>
     628:	ce 01       	movw	r24, r28
     62a:	83 2b       	or	r24, r19
     62c:	8c 93       	st	X, r24
     62e:	96 81       	ldd	r25, Z+6	; 0x06
     630:	a7 89       	ldd	r26, Z+23	; 0x17
     632:	b0 8d       	ldd	r27, Z+24	; 0x18
     634:	24 fd       	sbrc	r18, 4
     636:	0e c0       	rjmp	.+28     	; 0x654 <_hd44780_l_func+0x166>
     638:	3c 91       	ld	r19, X
     63a:	41 e0       	ldi	r20, 0x01	; 1
     63c:	50 e0       	ldi	r21, 0x00	; 0
     63e:	ba 01       	movw	r22, r20
     640:	02 c0       	rjmp	.+4      	; 0x646 <_hd44780_l_func+0x158>
     642:	66 0f       	add	r22, r22
     644:	77 1f       	adc	r23, r23
     646:	9a 95       	dec	r25
     648:	e2 f7       	brpl	.-8      	; 0x642 <_hd44780_l_func+0x154>
     64a:	cb 01       	movw	r24, r22
     64c:	80 95       	com	r24
     64e:	83 23       	and	r24, r19
     650:	8c 93       	st	X, r24
     652:	0c c0       	rjmp	.+24     	; 0x66c <_hd44780_l_func+0x17e>
     654:	3c 91       	ld	r19, X
     656:	41 e0       	ldi	r20, 0x01	; 1
     658:	50 e0       	ldi	r21, 0x00	; 0
     65a:	ea 01       	movw	r28, r20
     65c:	02 c0       	rjmp	.+4      	; 0x662 <_hd44780_l_func+0x174>
     65e:	cc 0f       	add	r28, r28
     660:	dd 1f       	adc	r29, r29
     662:	9a 95       	dec	r25
     664:	e2 f7       	brpl	.-8      	; 0x65e <_hd44780_l_func+0x170>
     666:	ce 01       	movw	r24, r28
     668:	83 2b       	or	r24, r19
     66a:	8c 93       	st	X, r24
     66c:	83 a1       	ldd	r24, Z+35	; 0x23
     66e:	81 11       	cpse	r24, r1
     670:	1f c0       	rjmp	.+62     	; 0x6b0 <_hd44780_l_func+0x1c2>
     672:	00 c0       	rjmp	.+0      	; 0x674 <_hd44780_l_func+0x186>
     674:	a7 85       	ldd	r26, Z+15	; 0x0f
     676:	b0 89       	ldd	r27, Z+16	; 0x10
     678:	3c 91       	ld	r19, X
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	ac 01       	movw	r20, r24
     680:	02 80       	ldd	r0, Z+2	; 0x02
     682:	02 c0       	rjmp	.+4      	; 0x688 <_hd44780_l_func+0x19a>
     684:	44 0f       	add	r20, r20
     686:	55 1f       	adc	r21, r21
     688:	0a 94       	dec	r0
     68a:	e2 f7       	brpl	.-8      	; 0x684 <_hd44780_l_func+0x196>
     68c:	43 2b       	or	r20, r19
     68e:	4c 93       	st	X, r20
     690:	00 c0       	rjmp	.+0      	; 0x692 <_hd44780_l_func+0x1a4>
     692:	00 c0       	rjmp	.+0      	; 0x694 <_hd44780_l_func+0x1a6>
     694:	a7 85       	ldd	r26, Z+15	; 0x0f
     696:	b0 89       	ldd	r27, Z+16	; 0x10
     698:	3c 91       	ld	r19, X
     69a:	02 80       	ldd	r0, Z+2	; 0x02
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <_hd44780_l_func+0x1b4>
     69e:	88 0f       	add	r24, r24
     6a0:	99 1f       	adc	r25, r25
     6a2:	0a 94       	dec	r0
     6a4:	e2 f7       	brpl	.-8      	; 0x69e <_hd44780_l_func+0x1b0>
     6a6:	80 95       	com	r24
     6a8:	83 23       	and	r24, r19
     6aa:	8c 93       	st	X, r24
     6ac:	00 c0       	rjmp	.+0      	; 0x6ae <_hd44780_l_func+0x1c0>
     6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <_hd44780_l_func+0x1c2>
     6b0:	83 a1       	ldd	r24, Z+35	; 0x23
     6b2:	81 30       	cpi	r24, 0x01	; 1
     6b4:	09 f0       	breq	.+2      	; 0x6b8 <_hd44780_l_func+0x1ca>
     6b6:	7d c0       	rjmp	.+250    	; 0x7b2 <_hd44780_l_func+0x2c4>
     6b8:	97 81       	ldd	r25, Z+7	; 0x07
     6ba:	a1 8d       	ldd	r26, Z+25	; 0x19
     6bc:	b2 8d       	ldd	r27, Z+26	; 0x1a
     6be:	23 fd       	sbrc	r18, 3
     6c0:	0e c0       	rjmp	.+28     	; 0x6de <_hd44780_l_func+0x1f0>
     6c2:	3c 91       	ld	r19, X
     6c4:	41 e0       	ldi	r20, 0x01	; 1
     6c6:	50 e0       	ldi	r21, 0x00	; 0
     6c8:	ba 01       	movw	r22, r20
     6ca:	02 c0       	rjmp	.+4      	; 0x6d0 <_hd44780_l_func+0x1e2>
     6cc:	66 0f       	add	r22, r22
     6ce:	77 1f       	adc	r23, r23
     6d0:	9a 95       	dec	r25
     6d2:	e2 f7       	brpl	.-8      	; 0x6cc <_hd44780_l_func+0x1de>
     6d4:	cb 01       	movw	r24, r22
     6d6:	80 95       	com	r24
     6d8:	83 23       	and	r24, r19
     6da:	8c 93       	st	X, r24
     6dc:	0c c0       	rjmp	.+24     	; 0x6f6 <_hd44780_l_func+0x208>
     6de:	3c 91       	ld	r19, X
     6e0:	41 e0       	ldi	r20, 0x01	; 1
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	ea 01       	movw	r28, r20
     6e6:	02 c0       	rjmp	.+4      	; 0x6ec <_hd44780_l_func+0x1fe>
     6e8:	cc 0f       	add	r28, r28
     6ea:	dd 1f       	adc	r29, r29
     6ec:	9a 95       	dec	r25
     6ee:	e2 f7       	brpl	.-8      	; 0x6e8 <_hd44780_l_func+0x1fa>
     6f0:	ce 01       	movw	r24, r28
     6f2:	83 2b       	or	r24, r19
     6f4:	8c 93       	st	X, r24
     6f6:	90 85       	ldd	r25, Z+8	; 0x08
     6f8:	a3 8d       	ldd	r26, Z+27	; 0x1b
     6fa:	b4 8d       	ldd	r27, Z+28	; 0x1c
     6fc:	22 fd       	sbrc	r18, 2
     6fe:	0e c0       	rjmp	.+28     	; 0x71c <_hd44780_l_func+0x22e>
     700:	3c 91       	ld	r19, X
     702:	41 e0       	ldi	r20, 0x01	; 1
     704:	50 e0       	ldi	r21, 0x00	; 0
     706:	ba 01       	movw	r22, r20
     708:	02 c0       	rjmp	.+4      	; 0x70e <_hd44780_l_func+0x220>
     70a:	66 0f       	add	r22, r22
     70c:	77 1f       	adc	r23, r23
     70e:	9a 95       	dec	r25
     710:	e2 f7       	brpl	.-8      	; 0x70a <_hd44780_l_func+0x21c>
     712:	cb 01       	movw	r24, r22
     714:	80 95       	com	r24
     716:	83 23       	and	r24, r19
     718:	8c 93       	st	X, r24
     71a:	0c c0       	rjmp	.+24     	; 0x734 <_hd44780_l_func+0x246>
     71c:	3c 91       	ld	r19, X
     71e:	41 e0       	ldi	r20, 0x01	; 1
     720:	50 e0       	ldi	r21, 0x00	; 0
     722:	ea 01       	movw	r28, r20
     724:	02 c0       	rjmp	.+4      	; 0x72a <_hd44780_l_func+0x23c>
     726:	cc 0f       	add	r28, r28
     728:	dd 1f       	adc	r29, r29
     72a:	9a 95       	dec	r25
     72c:	e2 f7       	brpl	.-8      	; 0x726 <_hd44780_l_func+0x238>
     72e:	ce 01       	movw	r24, r28
     730:	83 2b       	or	r24, r19
     732:	8c 93       	st	X, r24
     734:	91 85       	ldd	r25, Z+9	; 0x09
     736:	a5 8d       	ldd	r26, Z+29	; 0x1d
     738:	b6 8d       	ldd	r27, Z+30	; 0x1e
     73a:	21 fd       	sbrc	r18, 1
     73c:	0e c0       	rjmp	.+28     	; 0x75a <_hd44780_l_func+0x26c>
     73e:	3c 91       	ld	r19, X
     740:	41 e0       	ldi	r20, 0x01	; 1
     742:	50 e0       	ldi	r21, 0x00	; 0
     744:	ba 01       	movw	r22, r20
     746:	02 c0       	rjmp	.+4      	; 0x74c <_hd44780_l_func+0x25e>
     748:	66 0f       	add	r22, r22
     74a:	77 1f       	adc	r23, r23
     74c:	9a 95       	dec	r25
     74e:	e2 f7       	brpl	.-8      	; 0x748 <_hd44780_l_func+0x25a>
     750:	cb 01       	movw	r24, r22
     752:	80 95       	com	r24
     754:	83 23       	and	r24, r19
     756:	8c 93       	st	X, r24
     758:	0c c0       	rjmp	.+24     	; 0x772 <_hd44780_l_func+0x284>
     75a:	3c 91       	ld	r19, X
     75c:	41 e0       	ldi	r20, 0x01	; 1
     75e:	50 e0       	ldi	r21, 0x00	; 0
     760:	ea 01       	movw	r28, r20
     762:	02 c0       	rjmp	.+4      	; 0x768 <_hd44780_l_func+0x27a>
     764:	cc 0f       	add	r28, r28
     766:	dd 1f       	adc	r29, r29
     768:	9a 95       	dec	r25
     76a:	e2 f7       	brpl	.-8      	; 0x764 <_hd44780_l_func+0x276>
     76c:	ce 01       	movw	r24, r28
     76e:	83 2b       	or	r24, r19
     770:	8c 93       	st	X, r24
     772:	92 85       	ldd	r25, Z+10	; 0x0a
     774:	a7 8d       	ldd	r26, Z+31	; 0x1f
     776:	b0 a1       	ldd	r27, Z+32	; 0x20
     778:	20 fd       	sbrc	r18, 0
     77a:	0e c0       	rjmp	.+28     	; 0x798 <_hd44780_l_func+0x2aa>
     77c:	4c 91       	ld	r20, X
     77e:	21 e0       	ldi	r18, 0x01	; 1
     780:	30 e0       	ldi	r19, 0x00	; 0
     782:	b9 01       	movw	r22, r18
     784:	02 c0       	rjmp	.+4      	; 0x78a <_hd44780_l_func+0x29c>
     786:	66 0f       	add	r22, r22
     788:	77 1f       	adc	r23, r23
     78a:	9a 95       	dec	r25
     78c:	e2 f7       	brpl	.-8      	; 0x786 <_hd44780_l_func+0x298>
     78e:	cb 01       	movw	r24, r22
     790:	80 95       	com	r24
     792:	84 23       	and	r24, r20
     794:	8c 93       	st	X, r24
     796:	89 c0       	rjmp	.+274    	; 0x8aa <_hd44780_l_func+0x3bc>
     798:	4c 91       	ld	r20, X
     79a:	21 e0       	ldi	r18, 0x01	; 1
     79c:	30 e0       	ldi	r19, 0x00	; 0
     79e:	e9 01       	movw	r28, r18
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <_hd44780_l_func+0x2b8>
     7a2:	cc 0f       	add	r28, r28
     7a4:	dd 1f       	adc	r29, r29
     7a6:	9a 95       	dec	r25
     7a8:	e2 f7       	brpl	.-8      	; 0x7a2 <_hd44780_l_func+0x2b4>
     7aa:	ce 01       	movw	r24, r28
     7ac:	84 2b       	or	r24, r20
     7ae:	8c 93       	st	X, r24
     7b0:	7c c0       	rjmp	.+248    	; 0x8aa <_hd44780_l_func+0x3bc>
     7b2:	93 81       	ldd	r25, Z+3	; 0x03
     7b4:	a1 89       	ldd	r26, Z+17	; 0x11
     7b6:	b2 89       	ldd	r27, Z+18	; 0x12
     7b8:	23 fd       	sbrc	r18, 3
     7ba:	0e c0       	rjmp	.+28     	; 0x7d8 <_hd44780_l_func+0x2ea>
     7bc:	3c 91       	ld	r19, X
     7be:	41 e0       	ldi	r20, 0x01	; 1
     7c0:	50 e0       	ldi	r21, 0x00	; 0
     7c2:	ba 01       	movw	r22, r20
     7c4:	02 c0       	rjmp	.+4      	; 0x7ca <_hd44780_l_func+0x2dc>
     7c6:	66 0f       	add	r22, r22
     7c8:	77 1f       	adc	r23, r23
     7ca:	9a 95       	dec	r25
     7cc:	e2 f7       	brpl	.-8      	; 0x7c6 <_hd44780_l_func+0x2d8>
     7ce:	cb 01       	movw	r24, r22
     7d0:	80 95       	com	r24
     7d2:	83 23       	and	r24, r19
     7d4:	8c 93       	st	X, r24
     7d6:	0c c0       	rjmp	.+24     	; 0x7f0 <_hd44780_l_func+0x302>
     7d8:	3c 91       	ld	r19, X
     7da:	41 e0       	ldi	r20, 0x01	; 1
     7dc:	50 e0       	ldi	r21, 0x00	; 0
     7de:	ea 01       	movw	r28, r20
     7e0:	02 c0       	rjmp	.+4      	; 0x7e6 <_hd44780_l_func+0x2f8>
     7e2:	cc 0f       	add	r28, r28
     7e4:	dd 1f       	adc	r29, r29
     7e6:	9a 95       	dec	r25
     7e8:	e2 f7       	brpl	.-8      	; 0x7e2 <_hd44780_l_func+0x2f4>
     7ea:	ce 01       	movw	r24, r28
     7ec:	83 2b       	or	r24, r19
     7ee:	8c 93       	st	X, r24
     7f0:	94 81       	ldd	r25, Z+4	; 0x04
     7f2:	a3 89       	ldd	r26, Z+19	; 0x13
     7f4:	b4 89       	ldd	r27, Z+20	; 0x14
     7f6:	22 fd       	sbrc	r18, 2
     7f8:	0e c0       	rjmp	.+28     	; 0x816 <_hd44780_l_func+0x328>
     7fa:	3c 91       	ld	r19, X
     7fc:	41 e0       	ldi	r20, 0x01	; 1
     7fe:	50 e0       	ldi	r21, 0x00	; 0
     800:	ba 01       	movw	r22, r20
     802:	02 c0       	rjmp	.+4      	; 0x808 <_hd44780_l_func+0x31a>
     804:	66 0f       	add	r22, r22
     806:	77 1f       	adc	r23, r23
     808:	9a 95       	dec	r25
     80a:	e2 f7       	brpl	.-8      	; 0x804 <_hd44780_l_func+0x316>
     80c:	cb 01       	movw	r24, r22
     80e:	80 95       	com	r24
     810:	83 23       	and	r24, r19
     812:	8c 93       	st	X, r24
     814:	0c c0       	rjmp	.+24     	; 0x82e <_hd44780_l_func+0x340>
     816:	3c 91       	ld	r19, X
     818:	41 e0       	ldi	r20, 0x01	; 1
     81a:	50 e0       	ldi	r21, 0x00	; 0
     81c:	ea 01       	movw	r28, r20
     81e:	02 c0       	rjmp	.+4      	; 0x824 <_hd44780_l_func+0x336>
     820:	cc 0f       	add	r28, r28
     822:	dd 1f       	adc	r29, r29
     824:	9a 95       	dec	r25
     826:	e2 f7       	brpl	.-8      	; 0x820 <_hd44780_l_func+0x332>
     828:	ce 01       	movw	r24, r28
     82a:	83 2b       	or	r24, r19
     82c:	8c 93       	st	X, r24
     82e:	95 81       	ldd	r25, Z+5	; 0x05
     830:	a5 89       	ldd	r26, Z+21	; 0x15
     832:	b6 89       	ldd	r27, Z+22	; 0x16
     834:	21 fd       	sbrc	r18, 1
     836:	0e c0       	rjmp	.+28     	; 0x854 <_hd44780_l_func+0x366>
     838:	3c 91       	ld	r19, X
     83a:	41 e0       	ldi	r20, 0x01	; 1
     83c:	50 e0       	ldi	r21, 0x00	; 0
     83e:	ba 01       	movw	r22, r20
     840:	02 c0       	rjmp	.+4      	; 0x846 <_hd44780_l_func+0x358>
     842:	66 0f       	add	r22, r22
     844:	77 1f       	adc	r23, r23
     846:	9a 95       	dec	r25
     848:	e2 f7       	brpl	.-8      	; 0x842 <_hd44780_l_func+0x354>
     84a:	cb 01       	movw	r24, r22
     84c:	80 95       	com	r24
     84e:	83 23       	and	r24, r19
     850:	8c 93       	st	X, r24
     852:	0c c0       	rjmp	.+24     	; 0x86c <_hd44780_l_func+0x37e>
     854:	3c 91       	ld	r19, X
     856:	41 e0       	ldi	r20, 0x01	; 1
     858:	50 e0       	ldi	r21, 0x00	; 0
     85a:	ea 01       	movw	r28, r20
     85c:	02 c0       	rjmp	.+4      	; 0x862 <_hd44780_l_func+0x374>
     85e:	cc 0f       	add	r28, r28
     860:	dd 1f       	adc	r29, r29
     862:	9a 95       	dec	r25
     864:	e2 f7       	brpl	.-8      	; 0x85e <_hd44780_l_func+0x370>
     866:	ce 01       	movw	r24, r28
     868:	83 2b       	or	r24, r19
     86a:	8c 93       	st	X, r24
     86c:	96 81       	ldd	r25, Z+6	; 0x06
     86e:	a7 89       	ldd	r26, Z+23	; 0x17
     870:	b0 8d       	ldd	r27, Z+24	; 0x18
     872:	20 fd       	sbrc	r18, 0
     874:	0e c0       	rjmp	.+28     	; 0x892 <_hd44780_l_func+0x3a4>
     876:	4c 91       	ld	r20, X
     878:	21 e0       	ldi	r18, 0x01	; 1
     87a:	30 e0       	ldi	r19, 0x00	; 0
     87c:	b9 01       	movw	r22, r18
     87e:	02 c0       	rjmp	.+4      	; 0x884 <_hd44780_l_func+0x396>
     880:	66 0f       	add	r22, r22
     882:	77 1f       	adc	r23, r23
     884:	9a 95       	dec	r25
     886:	e2 f7       	brpl	.-8      	; 0x880 <_hd44780_l_func+0x392>
     888:	cb 01       	movw	r24, r22
     88a:	80 95       	com	r24
     88c:	84 23       	and	r24, r20
     88e:	8c 93       	st	X, r24
     890:	0c c0       	rjmp	.+24     	; 0x8aa <_hd44780_l_func+0x3bc>
     892:	4c 91       	ld	r20, X
     894:	21 e0       	ldi	r18, 0x01	; 1
     896:	30 e0       	ldi	r19, 0x00	; 0
     898:	e9 01       	movw	r28, r18
     89a:	02 c0       	rjmp	.+4      	; 0x8a0 <_hd44780_l_func+0x3b2>
     89c:	cc 0f       	add	r28, r28
     89e:	dd 1f       	adc	r29, r29
     8a0:	9a 95       	dec	r25
     8a2:	e2 f7       	brpl	.-8      	; 0x89c <_hd44780_l_func+0x3ae>
     8a4:	ce 01       	movw	r24, r28
     8a6:	84 2b       	or	r24, r20
     8a8:	8c 93       	st	X, r24
     8aa:	00 c0       	rjmp	.+0      	; 0x8ac <_hd44780_l_func+0x3be>
     8ac:	a7 85       	ldd	r26, Z+15	; 0x0f
     8ae:	b0 89       	ldd	r27, Z+16	; 0x10
     8b0:	4c 91       	ld	r20, X
     8b2:	81 e0       	ldi	r24, 0x01	; 1
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	9c 01       	movw	r18, r24
     8b8:	02 80       	ldd	r0, Z+2	; 0x02
     8ba:	02 c0       	rjmp	.+4      	; 0x8c0 <_hd44780_l_func+0x3d2>
     8bc:	22 0f       	add	r18, r18
     8be:	33 1f       	adc	r19, r19
     8c0:	0a 94       	dec	r0
     8c2:	e2 f7       	brpl	.-8      	; 0x8bc <_hd44780_l_func+0x3ce>
     8c4:	24 2b       	or	r18, r20
     8c6:	2c 93       	st	X, r18
     8c8:	00 c0       	rjmp	.+0      	; 0x8ca <_hd44780_l_func+0x3dc>
     8ca:	00 c0       	rjmp	.+0      	; 0x8cc <_hd44780_l_func+0x3de>
     8cc:	a7 85       	ldd	r26, Z+15	; 0x0f
     8ce:	b0 89       	ldd	r27, Z+16	; 0x10
     8d0:	2c 91       	ld	r18, X
     8d2:	02 80       	ldd	r0, Z+2	; 0x02
     8d4:	02 c0       	rjmp	.+4      	; 0x8da <_hd44780_l_func+0x3ec>
     8d6:	88 0f       	add	r24, r24
     8d8:	99 1f       	adc	r25, r25
     8da:	0a 94       	dec	r0
     8dc:	e2 f7       	brpl	.-8      	; 0x8d6 <_hd44780_l_func+0x3e8>
     8de:	80 95       	com	r24
     8e0:	82 23       	and	r24, r18
     8e2:	8c 93       	st	X, r24
     8e4:	00 c0       	rjmp	.+0      	; 0x8e6 <_hd44780_l_func+0x3f8>
     8e6:	00 c0       	rjmp	.+0      	; 0x8e8 <_hd44780_l_func+0x3fa>
     8e8:	01 15       	cp	r16, r1
     8ea:	11 05       	cpc	r17, r1
     8ec:	49 f0       	breq	.+18     	; 0x900 <_hd44780_l_func+0x412>
     8ee:	80 e0       	ldi	r24, 0x00	; 0
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	d5 e0       	ldi	r29, 0x05	; 5
     8f4:	da 95       	dec	r29
     8f6:	f1 f7       	brne	.-4      	; 0x8f4 <_hd44780_l_func+0x406>
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	80 17       	cp	r24, r16
     8fc:	91 07       	cpc	r25, r17
     8fe:	c9 f7       	brne	.-14     	; 0x8f2 <_hd44780_l_func+0x404>
     900:	df 91       	pop	r29
     902:	cf 91       	pop	r28
     904:	1f 91       	pop	r17
     906:	0f 91       	pop	r16
     908:	08 95       	ret

0000090a <hd44780_l_clear_disp>:
     90a:	0f 93       	push	r16
     90c:	1f 93       	push	r17
     90e:	08 e6       	ldi	r16, 0x68	; 104
     910:	16 e0       	ldi	r17, 0x06	; 6
     912:	21 e0       	ldi	r18, 0x01	; 1
     914:	40 e0       	ldi	r20, 0x00	; 0
     916:	60 e0       	ldi	r22, 0x00	; 0
     918:	ea dd       	rcall	.-1068   	; 0x4ee <_hd44780_l_func>
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	08 95       	ret

00000920 <hd44780_l_ems>:
     920:	0f 93       	push	r16
     922:	1f 93       	push	r17
     924:	e6 2f       	mov	r30, r22
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	bf 01       	movw	r22, r30
     92a:	66 0f       	add	r22, r22
     92c:	77 1f       	adc	r23, r23
     92e:	64 60       	ori	r22, 0x04	; 4
     930:	24 2f       	mov	r18, r20
     932:	26 2b       	or	r18, r22
     934:	08 e2       	ldi	r16, 0x28	; 40
     936:	10 e0       	ldi	r17, 0x00	; 0
     938:	40 e0       	ldi	r20, 0x00	; 0
     93a:	60 e0       	ldi	r22, 0x00	; 0
     93c:	d8 dd       	rcall	.-1104   	; 0x4ee <_hd44780_l_func>
     93e:	1f 91       	pop	r17
     940:	0f 91       	pop	r16
     942:	08 95       	ret

00000944 <hd44780_l_disp>:
     944:	0f 93       	push	r16
     946:	1f 93       	push	r17
     948:	e6 2f       	mov	r30, r22
     94a:	f0 e0       	ldi	r31, 0x00	; 0
     94c:	bf 01       	movw	r22, r30
     94e:	66 0f       	add	r22, r22
     950:	77 1f       	adc	r23, r23
     952:	66 0f       	add	r22, r22
     954:	77 1f       	adc	r23, r23
     956:	68 60       	ori	r22, 0x08	; 8
     958:	44 0f       	add	r20, r20
     95a:	64 2b       	or	r22, r20
     95c:	26 2b       	or	r18, r22
     95e:	08 e2       	ldi	r16, 0x28	; 40
     960:	10 e0       	ldi	r17, 0x00	; 0
     962:	40 e0       	ldi	r20, 0x00	; 0
     964:	60 e0       	ldi	r22, 0x00	; 0
     966:	c3 dd       	rcall	.-1146   	; 0x4ee <_hd44780_l_func>
     968:	1f 91       	pop	r17
     96a:	0f 91       	pop	r16
     96c:	08 95       	ret

0000096e <hd44780_l_fs>:
     96e:	0f 93       	push	r16
     970:	1f 93       	push	r17
     972:	44 0f       	add	r20, r20
     974:	44 0f       	add	r20, r20
     976:	44 0f       	add	r20, r20
     978:	30 e1       	ldi	r19, 0x10	; 16
     97a:	63 9f       	mul	r22, r19
     97c:	b0 01       	movw	r22, r0
     97e:	11 24       	eor	r1, r1
     980:	60 62       	ori	r22, 0x20	; 32
     982:	64 2b       	or	r22, r20
     984:	22 0f       	add	r18, r18
     986:	22 0f       	add	r18, r18
     988:	26 2b       	or	r18, r22
     98a:	08 e2       	ldi	r16, 0x28	; 40
     98c:	10 e0       	ldi	r17, 0x00	; 0
     98e:	40 e0       	ldi	r20, 0x00	; 0
     990:	60 e0       	ldi	r22, 0x00	; 0
     992:	ad dd       	rcall	.-1190   	; 0x4ee <_hd44780_l_func>
     994:	1f 91       	pop	r17
     996:	0f 91       	pop	r16
     998:	08 95       	ret

0000099a <hd44780_l_write>:

void hd44780_l_write(const struct hd44780_l_conf* conf, uint8_t data) {
     99a:	0f 93       	push	r16
     99c:	1f 93       	push	r17
     99e:	26 2f       	mov	r18, r22
	_hd44780_l_func(conf, 1, 0, data, 45);
     9a0:	0d e2       	ldi	r16, 0x2D	; 45
     9a2:	10 e0       	ldi	r17, 0x00	; 0
     9a4:	40 e0       	ldi	r20, 0x00	; 0
     9a6:	61 e0       	ldi	r22, 0x01	; 1
     9a8:	a2 dd       	rcall	.-1212   	; 0x4ee <_hd44780_l_func>
}
     9aa:	1f 91       	pop	r17
     9ac:	0f 91       	pop	r16
     9ae:	08 95       	ret

000009b0 <hd44780_l_init>:

void hd44780_l_init(const struct hd44780_l_conf* conf, uint8_t n, uint8_t f, uint8_t id, uint8_t s) {
     9b0:	0f 93       	push	r16
     9b2:	1f 93       	push	r17
     9b4:	cf 93       	push	r28
     9b6:	df 93       	push	r29
     9b8:	ec 01       	movw	r28, r24
     9ba:	12 2f       	mov	r17, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9bc:	8f ef       	ldi	r24, 0xFF	; 255
     9be:	97 ed       	ldi	r25, 0xD7	; 215
     9c0:	01 97       	sbiw	r24, 0x01	; 1
     9c2:	f1 f7       	brne	.-4      	; 0x9c0 <hd44780_l_init+0x10>
     9c4:	00 c0       	rjmp	.+0      	; 0x9c6 <hd44780_l_init+0x16>
     9c6:	00 00       	nop
 * Clears all pins.
 *
 * @param conf	HD44780 configuration
 */
static inline void _hd44780_l_ca(const struct hd44780_l_conf* conf) {
	*(conf->rs_port) &= ~_BV(conf->rs_i);
     9c8:	eb 85       	ldd	r30, Y+11	; 0x0b
     9ca:	fc 85       	ldd	r31, Y+12	; 0x0c
     9cc:	50 81       	ld	r21, Z
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	9c 01       	movw	r18, r24
     9d4:	08 80       	ld	r0, Y
     9d6:	02 c0       	rjmp	.+4      	; 0x9dc <hd44780_l_init+0x2c>
     9d8:	22 0f       	add	r18, r18
     9da:	33 1f       	adc	r19, r19
     9dc:	0a 94       	dec	r0
     9de:	e2 f7       	brpl	.-8      	; 0x9d8 <hd44780_l_init+0x28>
     9e0:	20 95       	com	r18
     9e2:	25 23       	and	r18, r21
     9e4:	20 83       	st	Z, r18
	*(conf->rw_port) &= ~_BV(conf->rw_i);
     9e6:	ed 85       	ldd	r30, Y+13	; 0x0d
     9e8:	fe 85       	ldd	r31, Y+14	; 0x0e
     9ea:	50 81       	ld	r21, Z
     9ec:	9c 01       	movw	r18, r24
     9ee:	09 80       	ldd	r0, Y+1	; 0x01
     9f0:	02 c0       	rjmp	.+4      	; 0x9f6 <hd44780_l_init+0x46>
     9f2:	22 0f       	add	r18, r18
     9f4:	33 1f       	adc	r19, r19
     9f6:	0a 94       	dec	r0
     9f8:	e2 f7       	brpl	.-8      	; 0x9f2 <hd44780_l_init+0x42>
     9fa:	20 95       	com	r18
     9fc:	25 23       	and	r18, r21
     9fe:	20 83       	st	Z, r18
	*(conf->en_port) &= ~_BV(conf->en_i);
     a00:	ef 85       	ldd	r30, Y+15	; 0x0f
     a02:	f8 89       	ldd	r31, Y+16	; 0x10
     a04:	50 81       	ld	r21, Z
     a06:	9c 01       	movw	r18, r24
     a08:	0a 80       	ldd	r0, Y+2	; 0x02
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <hd44780_l_init+0x60>
     a0c:	22 0f       	add	r18, r18
     a0e:	33 1f       	adc	r19, r19
     a10:	0a 94       	dec	r0
     a12:	e2 f7       	brpl	.-8      	; 0xa0c <hd44780_l_init+0x5c>
     a14:	20 95       	com	r18
     a16:	25 23       	and	r18, r21
     a18:	20 83       	st	Z, r18
	*(conf->db7_port) &= ~_BV(conf->db7_i);
     a1a:	e9 89       	ldd	r30, Y+17	; 0x11
     a1c:	fa 89       	ldd	r31, Y+18	; 0x12
     a1e:	50 81       	ld	r21, Z
     a20:	9c 01       	movw	r18, r24
     a22:	0b 80       	ldd	r0, Y+3	; 0x03
     a24:	02 c0       	rjmp	.+4      	; 0xa2a <hd44780_l_init+0x7a>
     a26:	22 0f       	add	r18, r18
     a28:	33 1f       	adc	r19, r19
     a2a:	0a 94       	dec	r0
     a2c:	e2 f7       	brpl	.-8      	; 0xa26 <hd44780_l_init+0x76>
     a2e:	20 95       	com	r18
     a30:	25 23       	and	r18, r21
     a32:	20 83       	st	Z, r18
	*(conf->db6_port) &= ~_BV(conf->db6_i);
     a34:	eb 89       	ldd	r30, Y+19	; 0x13
     a36:	fc 89       	ldd	r31, Y+20	; 0x14
     a38:	50 81       	ld	r21, Z
     a3a:	9c 01       	movw	r18, r24
     a3c:	0c 80       	ldd	r0, Y+4	; 0x04
     a3e:	02 c0       	rjmp	.+4      	; 0xa44 <hd44780_l_init+0x94>
     a40:	22 0f       	add	r18, r18
     a42:	33 1f       	adc	r19, r19
     a44:	0a 94       	dec	r0
     a46:	e2 f7       	brpl	.-8      	; 0xa40 <hd44780_l_init+0x90>
     a48:	20 95       	com	r18
     a4a:	25 23       	and	r18, r21
     a4c:	20 83       	st	Z, r18
	*(conf->db5_port) &= ~_BV(conf->db5_i);
     a4e:	ed 89       	ldd	r30, Y+21	; 0x15
     a50:	fe 89       	ldd	r31, Y+22	; 0x16
     a52:	50 81       	ld	r21, Z
     a54:	9c 01       	movw	r18, r24
     a56:	0d 80       	ldd	r0, Y+5	; 0x05
     a58:	02 c0       	rjmp	.+4      	; 0xa5e <hd44780_l_init+0xae>
     a5a:	22 0f       	add	r18, r18
     a5c:	33 1f       	adc	r19, r19
     a5e:	0a 94       	dec	r0
     a60:	e2 f7       	brpl	.-8      	; 0xa5a <hd44780_l_init+0xaa>
     a62:	20 95       	com	r18
     a64:	25 23       	and	r18, r21
     a66:	20 83       	st	Z, r18
	*(conf->db4_port) &= ~_BV(conf->db4_i);
     a68:	ef 89       	ldd	r30, Y+23	; 0x17
     a6a:	f8 8d       	ldd	r31, Y+24	; 0x18
     a6c:	20 81       	ld	r18, Z
     a6e:	0e 80       	ldd	r0, Y+6	; 0x06
     a70:	02 c0       	rjmp	.+4      	; 0xa76 <hd44780_l_init+0xc6>
     a72:	88 0f       	add	r24, r24
     a74:	99 1f       	adc	r25, r25
     a76:	0a 94       	dec	r0
     a78:	e2 f7       	brpl	.-8      	; 0xa72 <hd44780_l_init+0xc2>
     a7a:	80 95       	com	r24
     a7c:	82 23       	and	r24, r18
     a7e:	80 83       	st	Z, r24
	
	if (conf->dl == HD44780_L_FS_DL_8BIT) {
     a80:	8b a1       	ldd	r24, Y+35	; 0x23
     a82:	81 30       	cpi	r24, 0x01	; 1
     a84:	a9 f5       	brne	.+106    	; 0xaf0 <hd44780_l_init+0x140>
		*(conf->db3_port) &= ~_BV(conf->db3_i);
     a86:	e9 8d       	ldd	r30, Y+25	; 0x19
     a88:	fa 8d       	ldd	r31, Y+26	; 0x1a
     a8a:	50 81       	ld	r21, Z
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	9c 01       	movw	r18, r24
     a92:	0f 80       	ldd	r0, Y+7	; 0x07
     a94:	02 c0       	rjmp	.+4      	; 0xa9a <hd44780_l_init+0xea>
     a96:	22 0f       	add	r18, r18
     a98:	33 1f       	adc	r19, r19
     a9a:	0a 94       	dec	r0
     a9c:	e2 f7       	brpl	.-8      	; 0xa96 <hd44780_l_init+0xe6>
     a9e:	20 95       	com	r18
     aa0:	25 23       	and	r18, r21
     aa2:	20 83       	st	Z, r18
		*(conf->db2_port) &= ~_BV(conf->db2_i);
     aa4:	eb 8d       	ldd	r30, Y+27	; 0x1b
     aa6:	fc 8d       	ldd	r31, Y+28	; 0x1c
     aa8:	50 81       	ld	r21, Z
     aaa:	9c 01       	movw	r18, r24
     aac:	08 84       	ldd	r0, Y+8	; 0x08
     aae:	02 c0       	rjmp	.+4      	; 0xab4 <hd44780_l_init+0x104>
     ab0:	22 0f       	add	r18, r18
     ab2:	33 1f       	adc	r19, r19
     ab4:	0a 94       	dec	r0
     ab6:	e2 f7       	brpl	.-8      	; 0xab0 <hd44780_l_init+0x100>
     ab8:	20 95       	com	r18
     aba:	25 23       	and	r18, r21
     abc:	20 83       	st	Z, r18
		*(conf->db1_port) &= ~_BV(conf->db1_i);
     abe:	ed 8d       	ldd	r30, Y+29	; 0x1d
     ac0:	fe 8d       	ldd	r31, Y+30	; 0x1e
     ac2:	50 81       	ld	r21, Z
     ac4:	9c 01       	movw	r18, r24
     ac6:	09 84       	ldd	r0, Y+9	; 0x09
     ac8:	02 c0       	rjmp	.+4      	; 0xace <hd44780_l_init+0x11e>
     aca:	22 0f       	add	r18, r18
     acc:	33 1f       	adc	r19, r19
     ace:	0a 94       	dec	r0
     ad0:	e2 f7       	brpl	.-8      	; 0xaca <hd44780_l_init+0x11a>
     ad2:	20 95       	com	r18
     ad4:	25 23       	and	r18, r21
     ad6:	20 83       	st	Z, r18
		*(conf->db0_port) &= ~_BV(conf->db0_i);
     ad8:	ef 8d       	ldd	r30, Y+31	; 0x1f
     ada:	f8 a1       	ldd	r31, Y+32	; 0x20
     adc:	20 81       	ld	r18, Z
     ade:	0a 84       	ldd	r0, Y+10	; 0x0a
     ae0:	02 c0       	rjmp	.+4      	; 0xae6 <hd44780_l_init+0x136>
     ae2:	88 0f       	add	r24, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	0a 94       	dec	r0
     ae8:	e2 f7       	brpl	.-8      	; 0xae2 <hd44780_l_init+0x132>
     aea:	80 95       	com	r24
     aec:	82 23       	and	r24, r18
     aee:	80 83       	st	Z, r24
	
	/* Clear all pins: */
	_hd44780_l_ca(conf);
	
	/* Special function set (for data length): */
	*(conf->db5_port) |= _BV(conf->db5_i);
     af0:	ed 89       	ldd	r30, Y+21	; 0x15
     af2:	fe 89       	ldd	r31, Y+22	; 0x16
     af4:	50 81       	ld	r21, Z
     af6:	81 e0       	ldi	r24, 0x01	; 1
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	9c 01       	movw	r18, r24
     afc:	0d 80       	ldd	r0, Y+5	; 0x05
     afe:	02 c0       	rjmp	.+4      	; 0xb04 <hd44780_l_init+0x154>
     b00:	22 0f       	add	r18, r18
     b02:	33 1f       	adc	r19, r19
     b04:	0a 94       	dec	r0
     b06:	e2 f7       	brpl	.-8      	; 0xb00 <hd44780_l_init+0x150>
     b08:	25 2b       	or	r18, r21
     b0a:	20 83       	st	Z, r18
	*(conf->db4_port) |= _BV(conf->db4_i);
     b0c:	ef 89       	ldd	r30, Y+23	; 0x17
     b0e:	f8 8d       	ldd	r31, Y+24	; 0x18
     b10:	50 81       	ld	r21, Z
     b12:	9c 01       	movw	r18, r24
     b14:	0e 80       	ldd	r0, Y+6	; 0x06
     b16:	02 c0       	rjmp	.+4      	; 0xb1c <hd44780_l_init+0x16c>
     b18:	22 0f       	add	r18, r18
     b1a:	33 1f       	adc	r19, r19
     b1c:	0a 94       	dec	r0
     b1e:	e2 f7       	brpl	.-8      	; 0xb18 <hd44780_l_init+0x168>
     b20:	25 2b       	or	r18, r21
     b22:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b24:	00 c0       	rjmp	.+0      	; 0xb26 <hd44780_l_init+0x176>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     b26:	ef 85       	ldd	r30, Y+15	; 0x0f
     b28:	f8 89       	ldd	r31, Y+16	; 0x10
     b2a:	50 81       	ld	r21, Z
     b2c:	9c 01       	movw	r18, r24
     b2e:	0a 80       	ldd	r0, Y+2	; 0x02
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <hd44780_l_init+0x186>
     b32:	22 0f       	add	r18, r18
     b34:	33 1f       	adc	r19, r19
     b36:	0a 94       	dec	r0
     b38:	e2 f7       	brpl	.-8      	; 0xb32 <hd44780_l_init+0x182>
     b3a:	25 2b       	or	r18, r21
     b3c:	20 83       	st	Z, r18
     b3e:	00 c0       	rjmp	.+0      	; 0xb40 <hd44780_l_init+0x190>
     b40:	00 c0       	rjmp	.+0      	; 0xb42 <hd44780_l_init+0x192>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     b42:	ef 85       	ldd	r30, Y+15	; 0x0f
     b44:	f8 89       	ldd	r31, Y+16	; 0x10
     b46:	50 81       	ld	r21, Z
     b48:	9c 01       	movw	r18, r24
     b4a:	0a 80       	ldd	r0, Y+2	; 0x02
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <hd44780_l_init+0x1a2>
     b4e:	22 0f       	add	r18, r18
     b50:	33 1f       	adc	r19, r19
     b52:	0a 94       	dec	r0
     b54:	e2 f7       	brpl	.-8      	; 0xb4e <hd44780_l_init+0x19e>
     b56:	20 95       	com	r18
     b58:	25 23       	and	r18, r21
     b5a:	20 83       	st	Z, r18
     b5c:	00 c0       	rjmp	.+0      	; 0xb5e <hd44780_l_init+0x1ae>
     b5e:	00 c0       	rjmp	.+0      	; 0xb60 <hd44780_l_init+0x1b0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b60:	ea e0       	ldi	r30, 0x0A	; 10
     b62:	fb e3       	ldi	r31, 0x3B	; 59
     b64:	31 97       	sbiw	r30, 0x01	; 1
     b66:	f1 f7       	brne	.-4      	; 0xb64 <hd44780_l_init+0x1b4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b68:	00 c0       	rjmp	.+0      	; 0xb6a <hd44780_l_init+0x1ba>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     b6a:	ef 85       	ldd	r30, Y+15	; 0x0f
     b6c:	f8 89       	ldd	r31, Y+16	; 0x10
     b6e:	50 81       	ld	r21, Z
     b70:	9c 01       	movw	r18, r24
     b72:	0a 80       	ldd	r0, Y+2	; 0x02
     b74:	02 c0       	rjmp	.+4      	; 0xb7a <hd44780_l_init+0x1ca>
     b76:	22 0f       	add	r18, r18
     b78:	33 1f       	adc	r19, r19
     b7a:	0a 94       	dec	r0
     b7c:	e2 f7       	brpl	.-8      	; 0xb76 <hd44780_l_init+0x1c6>
     b7e:	25 2b       	or	r18, r21
     b80:	20 83       	st	Z, r18
     b82:	00 c0       	rjmp	.+0      	; 0xb84 <hd44780_l_init+0x1d4>
     b84:	00 c0       	rjmp	.+0      	; 0xb86 <hd44780_l_init+0x1d6>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     b86:	ef 85       	ldd	r30, Y+15	; 0x0f
     b88:	f8 89       	ldd	r31, Y+16	; 0x10
     b8a:	50 81       	ld	r21, Z
     b8c:	9c 01       	movw	r18, r24
     b8e:	0a 80       	ldd	r0, Y+2	; 0x02
     b90:	02 c0       	rjmp	.+4      	; 0xb96 <hd44780_l_init+0x1e6>
     b92:	22 0f       	add	r18, r18
     b94:	33 1f       	adc	r19, r19
     b96:	0a 94       	dec	r0
     b98:	e2 f7       	brpl	.-8      	; 0xb92 <hd44780_l_init+0x1e2>
     b9a:	20 95       	com	r18
     b9c:	25 23       	and	r18, r21
     b9e:	20 83       	st	Z, r18
     ba0:	00 c0       	rjmp	.+0      	; 0xba2 <hd44780_l_init+0x1f2>
     ba2:	00 c0       	rjmp	.+0      	; 0xba4 <hd44780_l_init+0x1f4>
     ba4:	e0 e7       	ldi	r30, 0x70	; 112
     ba6:	f1 e0       	ldi	r31, 0x01	; 1
     ba8:	31 97       	sbiw	r30, 0x01	; 1
     baa:	f1 f7       	brne	.-4      	; 0xba8 <hd44780_l_init+0x1f8>
     bac:	00 c0       	rjmp	.+0      	; 0xbae <hd44780_l_init+0x1fe>
     bae:	00 c0       	rjmp	.+0      	; 0xbb0 <hd44780_l_init+0x200>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     bb0:	ef 85       	ldd	r30, Y+15	; 0x0f
     bb2:	f8 89       	ldd	r31, Y+16	; 0x10
     bb4:	50 81       	ld	r21, Z
     bb6:	9c 01       	movw	r18, r24
     bb8:	0a 80       	ldd	r0, Y+2	; 0x02
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <hd44780_l_init+0x210>
     bbc:	22 0f       	add	r18, r18
     bbe:	33 1f       	adc	r19, r19
     bc0:	0a 94       	dec	r0
     bc2:	e2 f7       	brpl	.-8      	; 0xbbc <hd44780_l_init+0x20c>
     bc4:	25 2b       	or	r18, r21
     bc6:	20 83       	st	Z, r18
     bc8:	00 c0       	rjmp	.+0      	; 0xbca <hd44780_l_init+0x21a>
     bca:	00 c0       	rjmp	.+0      	; 0xbcc <hd44780_l_init+0x21c>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     bcc:	ef 85       	ldd	r30, Y+15	; 0x0f
     bce:	f8 89       	ldd	r31, Y+16	; 0x10
     bd0:	20 81       	ld	r18, Z
     bd2:	0a 80       	ldd	r0, Y+2	; 0x02
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <hd44780_l_init+0x22a>
     bd6:	88 0f       	add	r24, r24
     bd8:	99 1f       	adc	r25, r25
     bda:	0a 94       	dec	r0
     bdc:	e2 f7       	brpl	.-8      	; 0xbd6 <hd44780_l_init+0x226>
     bde:	80 95       	com	r24
     be0:	82 23       	and	r24, r18
     be2:	80 83       	st	Z, r24
     be4:	00 c0       	rjmp	.+0      	; 0xbe6 <hd44780_l_init+0x236>
     be6:	00 c0       	rjmp	.+0      	; 0xbe8 <hd44780_l_init+0x238>
	
	/* Special function set (for data length): */
	_hd44780_l_ec(conf);
	
	/* 4-bit specific: */
	if (conf->dl == HD44780_L_FS_DL_4BIT) {
     be8:	8b a1       	ldd	r24, Y+35	; 0x23
     bea:	81 11       	cpse	r24, r1
     bec:	2c c0       	rjmp	.+88     	; 0xc46 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
     bee:	ef 89       	ldd	r30, Y+23	; 0x17
     bf0:	f8 8d       	ldd	r31, Y+24	; 0x18
     bf2:	50 81       	ld	r21, Z
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	9c 01       	movw	r18, r24
     bfa:	0e 80       	ldd	r0, Y+6	; 0x06
     bfc:	02 c0       	rjmp	.+4      	; 0xc02 <hd44780_l_init+0x252>
     bfe:	22 0f       	add	r18, r18
     c00:	33 1f       	adc	r19, r19
     c02:	0a 94       	dec	r0
     c04:	e2 f7       	brpl	.-8      	; 0xbfe <hd44780_l_init+0x24e>
     c06:	20 95       	com	r18
     c08:	25 23       	and	r18, r21
     c0a:	20 83       	st	Z, r18
     c0c:	00 c0       	rjmp	.+0      	; 0xc0e <hd44780_l_init+0x25e>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
     c0e:	ef 85       	ldd	r30, Y+15	; 0x0f
     c10:	f8 89       	ldd	r31, Y+16	; 0x10
     c12:	50 81       	ld	r21, Z
     c14:	9c 01       	movw	r18, r24
     c16:	0a 80       	ldd	r0, Y+2	; 0x02
     c18:	02 c0       	rjmp	.+4      	; 0xc1e <hd44780_l_init+0x26e>
     c1a:	22 0f       	add	r18, r18
     c1c:	33 1f       	adc	r19, r19
     c1e:	0a 94       	dec	r0
     c20:	e2 f7       	brpl	.-8      	; 0xc1a <hd44780_l_init+0x26a>
     c22:	25 2b       	or	r18, r21
     c24:	20 83       	st	Z, r18
     c26:	00 c0       	rjmp	.+0      	; 0xc28 <hd44780_l_init+0x278>
     c28:	00 c0       	rjmp	.+0      	; 0xc2a <hd44780_l_init+0x27a>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
     c2a:	ef 85       	ldd	r30, Y+15	; 0x0f
     c2c:	f8 89       	ldd	r31, Y+16	; 0x10
     c2e:	20 81       	ld	r18, Z
     c30:	0a 80       	ldd	r0, Y+2	; 0x02
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <hd44780_l_init+0x288>
     c34:	88 0f       	add	r24, r24
     c36:	99 1f       	adc	r25, r25
     c38:	0a 94       	dec	r0
     c3a:	e2 f7       	brpl	.-8      	; 0xc34 <hd44780_l_init+0x284>
     c3c:	80 95       	com	r24
     c3e:	82 23       	and	r24, r18
     c40:	80 83       	st	Z, r24
     c42:	00 c0       	rjmp	.+0      	; 0xc44 <hd44780_l_init+0x294>
     c44:	00 c0       	rjmp	.+0      	; 0xc46 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
		_hd44780_l_ec(conf);
	}
	
	/* Remaining process: */
	hd44780_l_fs(conf, conf->dl, n, f);
     c46:	24 2f       	mov	r18, r20
     c48:	46 2f       	mov	r20, r22
     c4a:	6b a1       	ldd	r22, Y+35	; 0x23
     c4c:	ce 01       	movw	r24, r28
     c4e:	8f de       	rcall	.-738    	; 0x96e <hd44780_l_fs>
	hd44780_l_disp(conf, HD44780_L_DISP_D_OFF, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
     c50:	20 e0       	ldi	r18, 0x00	; 0
     c52:	40 e0       	ldi	r20, 0x00	; 0
     c54:	60 e0       	ldi	r22, 0x00	; 0
     c56:	ce 01       	movw	r24, r28
     c58:	75 de       	rcall	.-790    	; 0x944 <hd44780_l_disp>
	hd44780_l_clear_disp(conf);
     c5a:	ce 01       	movw	r24, r28
     c5c:	56 de       	rcall	.-852    	; 0x90a <hd44780_l_clear_disp>
	hd44780_l_ems(conf, id, s);
     c5e:	40 2f       	mov	r20, r16
     c60:	61 2f       	mov	r22, r17
     c62:	ce 01       	movw	r24, r28
     c64:	5d de       	rcall	.-838    	; 0x920 <hd44780_l_ems>
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	1f 91       	pop	r17
     c6c:	0f 91       	pop	r16
     c6e:	08 95       	ret

00000c70 <SPI_Init_Master>:
void TXKdData()
{
	Slave_Select(Control_Slave);
	TX_Protocol(Kds);
	Master_TX(Kd);
	Slave_Select(No_Slave);
     c70:	88 eb       	ldi	r24, 0xB8	; 184
     c72:	84 b9       	out	0x04, r24	; 4
     c74:	53 98       	cbi	0x0a, 3	; 10
     c76:	85 b1       	in	r24, 0x05	; 5
     c78:	88 61       	ori	r24, 0x18	; 24
     c7a:	85 b9       	out	0x05, r24	; 5
     c7c:	8c b5       	in	r24, 0x2c	; 44
     c7e:	83 65       	ori	r24, 0x53	; 83
     c80:	8c bd       	out	0x2c, r24	; 44
     c82:	8c e3       	ldi	r24, 0x3C	; 60
     c84:	80 93 69 00 	sts	0x0069, r24
     c88:	86 e0       	ldi	r24, 0x06	; 6
     c8a:	8d bb       	out	0x1d, r24	; 29
     c8c:	78 94       	sei
     c8e:	14 bc       	out	0x24, r1	; 36
     c90:	94 e0       	ldi	r25, 0x04	; 4
     c92:	95 bd       	out	0x25, r25	; 37
     c94:	31 e0       	ldi	r19, 0x01	; 1
     c96:	30 93 85 01 	sts	0x0185, r19
     c9a:	22 e0       	ldi	r18, 0x02	; 2
     c9c:	20 93 8f 01 	sts	0x018F, r18
     ca0:	10 92 8c 01 	sts	0x018C, r1
     ca4:	30 93 4d 01 	sts	0x014D, r19
     ca8:	20 93 8e 01 	sts	0x018E, r18
     cac:	23 e0       	ldi	r18, 0x03	; 3
     cae:	20 93 4c 01 	sts	0x014C, r18
     cb2:	90 93 87 01 	sts	0x0187, r25
     cb6:	95 e0       	ldi	r25, 0x05	; 5
     cb8:	90 93 5e 01 	sts	0x015E, r25
     cbc:	80 93 88 01 	sts	0x0188, r24
     cc0:	87 e0       	ldi	r24, 0x07	; 7
     cc2:	80 93 52 01 	sts	0x0152, r24
     cc6:	88 e0       	ldi	r24, 0x08	; 8
     cc8:	80 93 58 01 	sts	0x0158, r24
     ccc:	89 e0       	ldi	r24, 0x09	; 9
     cce:	80 93 51 01 	sts	0x0151, r24
     cd2:	8a e0       	ldi	r24, 0x0A	; 10
     cd4:	80 93 8b 01 	sts	0x018B, r24
     cd8:	8a e7       	ldi	r24, 0x7A	; 122
     cda:	87 bd       	out	0x27, r24	; 39
     cdc:	8d e7       	ldi	r24, 0x7D	; 125
     cde:	88 bd       	out	0x28, r24	; 40
     ce0:	16 bc       	out	0x26, r1	; 38
     ce2:	08 95       	ret

00000ce4 <Master_TX>:
     ce4:	cf 93       	push	r28
     ce6:	df 93       	push	r29
     ce8:	1f 92       	push	r1
     cea:	cd b7       	in	r28, 0x3d	; 61
     cec:	de b7       	in	r29, 0x3e	; 62
     cee:	89 83       	std	Y+1, r24	; 0x01
     cf0:	89 81       	ldd	r24, Y+1	; 0x01
     cf2:	8e bd       	out	0x2e, r24	; 46
     cf4:	0d b4       	in	r0, 0x2d	; 45
     cf6:	07 fe       	sbrs	r0, 7
     cf8:	fd cf       	rjmp	.-6      	; 0xcf4 <Master_TX+0x10>
     cfa:	0f 90       	pop	r0
     cfc:	df 91       	pop	r29
     cfe:	cf 91       	pop	r28
     d00:	08 95       	ret

00000d02 <Master_RX>:
     d02:	cf 93       	push	r28
     d04:	df 93       	push	r29
     d06:	1f 92       	push	r1
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
     d0c:	89 83       	std	Y+1, r24	; 0x01
     d0e:	89 81       	ldd	r24, Y+1	; 0x01
     d10:	8e bd       	out	0x2e, r24	; 46
     d12:	0d b4       	in	r0, 0x2d	; 45
     d14:	07 fe       	sbrs	r0, 7
     d16:	fd cf       	rjmp	.-6      	; 0xd12 <Master_RX+0x10>
     d18:	8e b5       	in	r24, 0x2e	; 46
     d1a:	0f 90       	pop	r0
     d1c:	df 91       	pop	r29
     d1e:	cf 91       	pop	r28
     d20:	08 95       	ret

00000d22 <Slave_Select>:
     d22:	cf 93       	push	r28
     d24:	df 93       	push	r29
     d26:	1f 92       	push	r1
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	89 83       	std	Y+1, r24	; 0x01
     d2e:	99 81       	ldd	r25, Y+1	; 0x01
     d30:	80 91 8f 01 	lds	r24, 0x018F
     d34:	98 13       	cpse	r25, r24
     d36:	03 c0       	rjmp	.+6      	; 0xd3e <Slave_Select+0x1c>
     d38:	2b 9a       	sbi	0x05, 3	; 5
     d3a:	2c 98       	cbi	0x05, 4	; 5
     d3c:	0a c0       	rjmp	.+20     	; 0xd52 <Slave_Select+0x30>
     d3e:	99 81       	ldd	r25, Y+1	; 0x01
     d40:	80 91 85 01 	lds	r24, 0x0185
     d44:	98 13       	cpse	r25, r24
     d46:	03 c0       	rjmp	.+6      	; 0xd4e <Slave_Select+0x2c>
     d48:	2c 9a       	sbi	0x05, 4	; 5
     d4a:	2b 98       	cbi	0x05, 3	; 5
     d4c:	02 c0       	rjmp	.+4      	; 0xd52 <Slave_Select+0x30>
     d4e:	2c 9a       	sbi	0x05, 4	; 5
     d50:	2b 9a       	sbi	0x05, 3	; 5
     d52:	0f 90       	pop	r0
     d54:	df 91       	pop	r29
     d56:	cf 91       	pop	r28
     d58:	08 95       	ret

00000d5a <TX_Protocol>:
     d5a:	90 91 4d 01 	lds	r25, 0x014D
     d5e:	89 13       	cpse	r24, r25
     d60:	02 c0       	rjmp	.+4      	; 0xd66 <TX_Protocol+0xc>
     d62:	84 e8       	ldi	r24, 0x84	; 132
     d64:	bf cf       	rjmp	.-130    	; 0xce4 <Master_TX>
     d66:	90 91 4c 01 	lds	r25, 0x014C
     d6a:	89 13       	cpse	r24, r25
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <TX_Protocol+0x18>
     d6e:	85 e8       	ldi	r24, 0x85	; 133
     d70:	b9 cf       	rjmp	.-142    	; 0xce4 <Master_TX>
     d72:	90 91 5e 01 	lds	r25, 0x015E
     d76:	89 13       	cpse	r24, r25
     d78:	02 c0       	rjmp	.+4      	; 0xd7e <TX_Protocol+0x24>
     d7a:	86 e8       	ldi	r24, 0x86	; 134
     d7c:	b3 cf       	rjmp	.-154    	; 0xce4 <Master_TX>
     d7e:	90 91 8e 01 	lds	r25, 0x018E
     d82:	89 13       	cpse	r24, r25
     d84:	02 c0       	rjmp	.+4      	; 0xd8a <TX_Protocol+0x30>
     d86:	84 e0       	ldi	r24, 0x04	; 4
     d88:	ad cf       	rjmp	.-166    	; 0xce4 <Master_TX>
     d8a:	90 91 87 01 	lds	r25, 0x0187
     d8e:	89 13       	cpse	r24, r25
     d90:	02 c0       	rjmp	.+4      	; 0xd96 <TX_Protocol+0x3c>
     d92:	85 e0       	ldi	r24, 0x05	; 5
     d94:	a7 cf       	rjmp	.-178    	; 0xce4 <Master_TX>
     d96:	90 91 88 01 	lds	r25, 0x0188
     d9a:	89 13       	cpse	r24, r25
     d9c:	02 c0       	rjmp	.+4      	; 0xda2 <TX_Protocol+0x48>
     d9e:	86 e0       	ldi	r24, 0x06	; 6
     da0:	a1 cf       	rjmp	.-190    	; 0xce4 <Master_TX>
     da2:	90 91 52 01 	lds	r25, 0x0152
     da6:	89 13       	cpse	r24, r25
     da8:	02 c0       	rjmp	.+4      	; 0xdae <TX_Protocol+0x54>
     daa:	8b ea       	ldi	r24, 0xAB	; 171
     dac:	9b cf       	rjmp	.-202    	; 0xce4 <Master_TX>
     dae:	90 91 58 01 	lds	r25, 0x0158
     db2:	89 13       	cpse	r24, r25
     db4:	02 c0       	rjmp	.+4      	; 0xdba <TX_Protocol+0x60>
     db6:	87 e8       	ldi	r24, 0x87	; 135
     db8:	95 cf       	rjmp	.-214    	; 0xce4 <Master_TX>
     dba:	90 91 51 01 	lds	r25, 0x0151
     dbe:	89 13       	cpse	r24, r25
     dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <TX_Protocol+0x6c>
     dc2:	8b e8       	ldi	r24, 0x8B	; 139
     dc4:	8f cf       	rjmp	.-226    	; 0xce4 <Master_TX>
     dc6:	90 91 8b 01 	lds	r25, 0x018B
     dca:	89 13       	cpse	r24, r25
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <TX_Protocol+0x78>
     dce:	8f e8       	ldi	r24, 0x8F	; 143
     dd0:	89 cf       	rjmp	.-238    	; 0xce4 <Master_TX>
     dd2:	08 95       	ret

00000dd4 <TX_sensor_data>:
     dd4:	80 91 8f 01 	lds	r24, 0x018F
     dd8:	a4 df       	rcall	.-184    	; 0xd22 <Slave_Select>
     dda:	80 91 4d 01 	lds	r24, 0x014D
     dde:	bd df       	rcall	.-134    	; 0xd5a <TX_Protocol>
     de0:	80 91 8c 01 	lds	r24, 0x018C
     de4:	9e df       	rcall	.-196    	; 0xd22 <Slave_Select>
     de6:	80 91 8f 01 	lds	r24, 0x018F
     dea:	9b df       	rcall	.-202    	; 0xd22 <Slave_Select>
     dec:	80 91 3f 01 	lds	r24, 0x013F
     df0:	79 cf       	rjmp	.-270    	; 0xce4 <Master_TX>

00000df2 <RX_sensor_data>:
     df2:	80 91 8e 01 	lds	r24, 0x018E
     df6:	80 93 4b 01 	sts	0x014B, r24
     dfa:	80 91 85 01 	lds	r24, 0x0185
     dfe:	91 df       	rcall	.-222    	; 0xd22 <Slave_Select>
     e00:	80 91 8e 01 	lds	r24, 0x018E
     e04:	aa df       	rcall	.-172    	; 0xd5a <TX_Protocol>
     e06:	80 91 8c 01 	lds	r24, 0x018C
     e0a:	8b cf       	rjmp	.-234    	; 0xd22 <Slave_Select>

00000e0c <TX_wheel_data>:
     e0c:	80 91 8f 01 	lds	r24, 0x018F
     e10:	88 df       	rcall	.-240    	; 0xd22 <Slave_Select>
     e12:	80 91 4c 01 	lds	r24, 0x014C
     e16:	a1 df       	rcall	.-190    	; 0xd5a <TX_Protocol>
     e18:	80 91 4f 01 	lds	r24, 0x014F
     e1c:	63 df       	rcall	.-314    	; 0xce4 <Master_TX>
     e1e:	80 91 8c 01 	lds	r24, 0x018C
     e22:	7f cf       	rjmp	.-258    	; 0xd22 <Slave_Select>

00000e24 <TX_arm_data>:
     e24:	80 91 8f 01 	lds	r24, 0x018F
     e28:	7c df       	rcall	.-264    	; 0xd22 <Slave_Select>
     e2a:	80 91 5e 01 	lds	r24, 0x015E
     e2e:	95 df       	rcall	.-214    	; 0xd5a <TX_Protocol>
     e30:	80 91 3c 01 	lds	r24, 0x013C
     e34:	57 cf       	rjmp	.-338    	; 0xce4 <Master_TX>

00000e36 <TXKpData>:
     e36:	80 91 8f 01 	lds	r24, 0x018F
     e3a:	73 df       	rcall	.-282    	; 0xd22 <Slave_Select>
     e3c:	80 91 58 01 	lds	r24, 0x0158
     e40:	8c df       	rcall	.-232    	; 0xd5a <TX_Protocol>
     e42:	80 91 86 01 	lds	r24, 0x0186
     e46:	4e df       	rcall	.-356    	; 0xce4 <Master_TX>
     e48:	80 91 8c 01 	lds	r24, 0x018C
     e4c:	6a cf       	rjmp	.-300    	; 0xd22 <Slave_Select>

00000e4e <TXDropItem>:
}

void TXDropItem()
{
	Slave_Select(Control_Slave);
     e4e:	80 91 8f 01 	lds	r24, 0x018F
     e52:	67 df       	rcall	.-306    	; 0xd22 <Slave_Select>
	TX_Protocol(dis);
     e54:	80 91 8b 01 	lds	r24, 0x018B
     e58:	80 df       	rcall	.-256    	; 0xd5a <TX_Protocol>
	Master_TX(stationRightSide);
     e5a:	80 91 5c 01 	lds	r24, 0x015C
     e5e:	42 df       	rcall	.-380    	; 0xce4 <Master_TX>
	Slave_Select(No_Slave);
     e60:	80 91 8c 01 	lds	r24, 0x018C
     e64:	5e cf       	rjmp	.-324    	; 0xd22 <Slave_Select>

00000e66 <waitForUserInputStartAbort>:
}

/*Called by pickupMode(). Waiting for the user to press either START PICKUP or ABORT PICKUP */
void waitForUserInputStartAbort()
{
	while (waitingForStartAbort == 0) {
     e66:	80 91 5d 01 	lds	r24, 0x015D
     e6a:	88 23       	and	r24, r24
     e6c:	e1 f3       	breq	.-8      	; 0xe66 <waitForUserInputStartAbort>
		
	}
	waitingForStartAbort = 0;
     e6e:	10 92 5d 01 	sts	0x015D, r1
     e72:	08 95       	ret

00000e74 <waitForUserInputEndPickup>:


/*Called by pickupMode(). Waiting for the user to finish pick up and press END PICKUP */
void waitForUserInputEndPickup()
{
	while (waitingForEndPickup == 0) {
     e74:	80 91 89 01 	lds	r24, 0x0189
     e78:	88 23       	and	r24, r24
     e7a:	e1 f3       	breq	.-8      	; 0xe74 <waitForUserInputEndPickup>
		
	}
	waitingForEndPickup = 0;
     e7c:	10 92 89 01 	sts	0x0189, r1
     e80:	08 95       	ret

00000e82 <waitForFinishedDrop>:
}

void waitForFinishedDrop()
{
	while (finishedDrop == 0) {
     e82:	80 91 50 01 	lds	r24, 0x0150
     e86:	88 23       	and	r24, r24
     e88:	e1 f3       	breq	.-8      	; 0xe82 <waitForFinishedDrop>
		
	}
	finishedDrop = 0;
     e8a:	10 92 50 01 	sts	0x0150, r1
     e8e:	08 95       	ret

00000e90 <itemInHistory>:
}



/*Called by pickupMode(). */
_Bool itemInHistory(){
     e90:	1f 93       	push	r17
     e92:	cf 93       	push	r28
     e94:	df 93       	push	r29
uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     e96:	d0 91 8a 01 	lds	r29, 0x018A
     e9a:	d1 11       	cpse	r29, r1
     e9c:	12 c0       	rjmp	.+36     	; 0xec2 <itemInHistory+0x32>
			
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
     e9e:	80 e0       	ldi	r24, 0x00	; 0
     ea0:	26 c0       	rjmp	.+76     	; 0xeee <itemInHistory+0x5e>
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //kollar varje digit
		{
			if (newStream[cntDigit] == history[cntHistory][cntDigit])
     ea2:	71 91       	ld	r23, Z+
     ea4:	6d 91       	ld	r22, X+
     ea6:	76 13       	cpse	r23, r22
     ea8:	01 c0       	rjmp	.+2      	; 0xeac <itemInHistory+0x1c>
			{
				cntEqualElements++;
     eaa:	cf 5f       	subi	r28, 0xFF	; 255
			}
			
			if (cntEqualElements == 12)
     eac:	cc 30       	cpi	r28, 0x0C	; 12
     eae:	f1 f0       	breq	.+60     	; 0xeec <itemInHistory+0x5c>
_Bool itemInHistory(){
uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //kollar varje digit
     eb0:	e8 17       	cp	r30, r24
     eb2:	f9 07       	cpc	r31, r25
     eb4:	b1 f7       	brne	.-20     	; 0xea2 <itemInHistory+0x12>
     eb6:	2f 5f       	subi	r18, 0xFF	; 255
     eb8:	3f 4f       	sbci	r19, 0xFF	; 255

/*Called by pickupMode(). */
_Bool itemInHistory(){
uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     eba:	2d 17       	cp	r18, r29
     ebc:	48 f0       	brcs	.+18     	; 0xed0 <itemInHistory+0x40>
			
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	16 c0       	rjmp	.+44     	; 0xeee <itemInHistory+0x5e>

/*Called by pickupMode(). */
_Bool itemInHistory(){
uint8_t cntEqualElements = 0;
	
	for (uint8_t cntHistory = 0; cntHistory < historySize; cntHistory++) //Stegar igenom historiken
     ec2:	20 e0       	ldi	r18, 0x00	; 0
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	40 e3       	ldi	r20, 0x30	; 48
     ec8:	51 e0       	ldi	r21, 0x01	; 1
}



/*Called by pickupMode(). */
_Bool itemInHistory(){
     eca:	8c e3       	ldi	r24, 0x3C	; 60
     ecc:	91 e0       	ldi	r25, 0x01	; 1
     ece:	10 e0       	ldi	r17, 0x00	; 0
     ed0:	fa 01       	movw	r30, r20
     ed2:	d9 01       	movw	r26, r18
     ed4:	aa 0f       	add	r26, r26
     ed6:	bb 1f       	adc	r27, r27
     ed8:	a2 0f       	add	r26, r18
     eda:	b3 1f       	adc	r27, r19
     edc:	aa 0f       	add	r26, r26
     ede:	bb 1f       	adc	r27, r27
     ee0:	aa 0f       	add	r26, r26
     ee2:	bb 1f       	adc	r27, r27
     ee4:	a0 50       	subi	r26, 0x00	; 0
     ee6:	bf 4f       	sbci	r27, 0xFF	; 255
     ee8:	c1 2f       	mov	r28, r17
     eea:	db cf       	rjmp	.-74     	; 0xea2 <itemInHistory+0x12>
				cntEqualElements++;
			}
			
			if (cntEqualElements == 12)
			{
				return 1;
     eec:	81 e0       	ldi	r24, 0x01	; 1
		}
		cntEqualElements = 0;
	}
	
	return 0; //If no
}
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	1f 91       	pop	r17
     ef4:	08 95       	ret

00000ef6 <cargoEqualsNewStream>:

_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
     ef6:	90 91 24 01 	lds	r25, 0x0124
     efa:	80 91 30 01 	lds	r24, 0x0130
     efe:	98 13       	cpse	r25, r24
     f00:	0f c0       	rjmp	.+30     	; 0xf20 <cargoEqualsNewStream+0x2a>
     f02:	e5 e2       	ldi	r30, 0x25	; 37
     f04:	f1 e0       	ldi	r31, 0x01	; 1
     f06:	a1 e3       	ldi	r26, 0x31	; 49
     f08:	b1 e0       	ldi	r27, 0x01	; 1
	}
	
	return 0; //If no
}

_Bool cargoEqualsNewStream(){
     f0a:	80 e3       	ldi	r24, 0x30	; 48
     f0c:	91 e0       	ldi	r25, 0x01	; 1
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
     f0e:	31 91       	ld	r19, Z+
     f10:	2d 91       	ld	r18, X+
     f12:	32 13       	cpse	r19, r18
     f14:	07 c0       	rjmp	.+14     	; 0xf24 <cargoEqualsNewStream+0x2e>
	
	return 0; //If no
}

_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
     f16:	e8 17       	cp	r30, r24
     f18:	f9 07       	cpc	r31, r25
     f1a:	c9 f7       	brne	.-14     	; 0xf0e <cargoEqualsNewStream+0x18>
		{
			return 0;
		}
	}

	return 1;
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	08 95       	ret
_Bool cargoEqualsNewStream(){
	for (uint8_t cmpel = 0; cmpel<12; cmpel++)
	{
		if (cargo[cmpel] != newStream[cmpel])
		{
			return 0;
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	08 95       	ret
     f24:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	return 1;
}
     f26:	08 95       	ret

00000f28 <powerRFID>:

void powerRFID(_Bool power){
	if (power == 1)
     f28:	88 23       	and	r24, r24
     f2a:	11 f0       	breq	.+4      	; 0xf30 <powerRFID+0x8>
	{
 		PORTD &= ~(1<<PORTD5);
     f2c:	5d 98       	cbi	0x0b, 5	; 11
     f2e:	08 95       	ret
		//((Port on AVR connected to RFIDs "Enable") = LOW) => Power up byte reader
	}
	else
	{
		PORTD |= (1<<PORTD5);
     f30:	5d 9a       	sbi	0x0b, 5	; 11
     f32:	08 95       	ret

00000f34 <printOnLCD>:
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
     f34:	0f 93       	push	r16
     f36:	1f 93       	push	r17
     f38:	cf 93       	push	r28
     f3a:	df 93       	push	r29
     f3c:	c8 2f       	mov	r28, r24
	hd44780_l_clear_disp(&low_conf);
     f3e:	8f e5       	ldi	r24, 0x5F	; 95
     f40:	91 e0       	ldi	r25, 0x01	; 1
     f42:	e3 dc       	rcall	.-1594   	; 0x90a <hd44780_l_clear_disp>
	
	if (shipment == 1)
     f44:	cc 23       	and	r28, r28
     f46:	01 f1       	breq	.+64     	; 0xf88 <printOnLCD+0x54>
	{
		hd44780_l_write(&low_conf, 0x52);	//R
     f48:	62 e5       	ldi	r22, 0x52	; 82
     f4a:	8f e5       	ldi	r24, 0x5F	; 95
     f4c:	91 e0       	ldi	r25, 0x01	; 1
     f4e:	25 dd       	rcall	.-1462   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x46);	//F
     f50:	66 e4       	ldi	r22, 0x46	; 70
     f52:	8f e5       	ldi	r24, 0x5F	; 95
     f54:	91 e0       	ldi	r25, 0x01	; 1
     f56:	21 dd       	rcall	.-1470   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
     f58:	69 e4       	ldi	r22, 0x49	; 73
     f5a:	8f e5       	ldi	r24, 0x5F	; 95
     f5c:	91 e0       	ldi	r25, 0x01	; 1
     f5e:	1d dd       	rcall	.-1478   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x44);	//D
     f60:	64 e4       	ldi	r22, 0x44	; 68
     f62:	8f e5       	ldi	r24, 0x5F	; 95
     f64:	91 e0       	ldi	r25, 0x01	; 1
     f66:	19 dd       	rcall	.-1486   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x3A);	//:
     f68:	6a e3       	ldi	r22, 0x3A	; 58
     f6a:	8f e5       	ldi	r24, 0x5F	; 95
     f6c:	91 e0       	ldi	r25, 0x01	; 1
     f6e:	15 dd       	rcall	.-1494   	; 0x99a <hd44780_l_write>
     f70:	c5 e2       	ldi	r28, 0x25	; 37
     f72:	d1 e0       	ldi	r29, 0x01	; 1
}

/*
Prints the entire RFID tag on the display.
*/
void printOnLCD(_Bool shipment){ //Eventuellt gra generisk om vi vill skicka in andra vrden n cargo
     f74:	0f e2       	ldi	r16, 0x2F	; 47
     f76:	11 e0       	ldi	r17, 0x01	; 1
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
		{
			hd44780_l_write(&low_conf, cargo[i]);
     f78:	69 91       	ld	r22, Y+
     f7a:	8f e5       	ldi	r24, 0x5F	; 95
     f7c:	91 e0       	ldi	r25, 0x01	; 1
     f7e:	0d dd       	rcall	.-1510   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x49);	//I
		hd44780_l_write(&low_conf, 0x44);	//D
		hd44780_l_write(&low_conf, 0x3A);	//:

		
		for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
     f80:	c0 17       	cp	r28, r16
     f82:	d1 07       	cpc	r29, r17
     f84:	c9 f7       	brne	.-14     	; 0xf78 <printOnLCD+0x44>
     f86:	20 c0       	rjmp	.+64     	; 0xfc8 <printOnLCD+0x94>
			hd44780_l_write(&low_conf, cargo[i]);
		}
	}
	else
	{
		hd44780_l_write(&low_conf, 0x4E);	//N
     f88:	6e e4       	ldi	r22, 0x4E	; 78
     f8a:	8f e5       	ldi	r24, 0x5F	; 95
     f8c:	91 e0       	ldi	r25, 0x01	; 1
     f8e:	05 dd       	rcall	.-1526   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
     f90:	6f e4       	ldi	r22, 0x4F	; 79
     f92:	8f e5       	ldi	r24, 0x5F	; 95
     f94:	91 e0       	ldi	r25, 0x01	; 1
     f96:	01 dd       	rcall	.-1534   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x20);	//
     f98:	60 e2       	ldi	r22, 0x20	; 32
     f9a:	8f e5       	ldi	r24, 0x5F	; 95
     f9c:	91 e0       	ldi	r25, 0x01	; 1
     f9e:	fd dc       	rcall	.-1542   	; 0x99a <hd44780_l_write>
		
		hd44780_l_write(&low_conf, 0x43);	//C
     fa0:	63 e4       	ldi	r22, 0x43	; 67
     fa2:	8f e5       	ldi	r24, 0x5F	; 95
     fa4:	91 e0       	ldi	r25, 0x01	; 1
     fa6:	f9 dc       	rcall	.-1550   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x41);	//A
     fa8:	61 e4       	ldi	r22, 0x41	; 65
     faa:	8f e5       	ldi	r24, 0x5F	; 95
     fac:	91 e0       	ldi	r25, 0x01	; 1
     fae:	f5 dc       	rcall	.-1558   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x52);	//R
     fb0:	62 e5       	ldi	r22, 0x52	; 82
     fb2:	8f e5       	ldi	r24, 0x5F	; 95
     fb4:	91 e0       	ldi	r25, 0x01	; 1
     fb6:	f1 dc       	rcall	.-1566   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x47);	//G
     fb8:	67 e4       	ldi	r22, 0x47	; 71
     fba:	8f e5       	ldi	r24, 0x5F	; 95
     fbc:	91 e0       	ldi	r25, 0x01	; 1
     fbe:	ed dc       	rcall	.-1574   	; 0x99a <hd44780_l_write>
		hd44780_l_write(&low_conf, 0x4F);	//O
     fc0:	6f e4       	ldi	r22, 0x4F	; 79
     fc2:	8f e5       	ldi	r24, 0x5F	; 95
     fc4:	91 e0       	ldi	r25, 0x01	; 1
     fc6:	e9 dc       	rcall	.-1582   	; 0x99a <hd44780_l_write>

	}
	

}
     fc8:	df 91       	pop	r29
     fca:	cf 91       	pop	r28
     fcc:	1f 91       	pop	r17
     fce:	0f 91       	pop	r16
     fd0:	08 95       	ret

00000fd2 <deliveryMode>:


/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
     fd2:	91 df       	rcall	.-222    	; 0xef6 <cargoEqualsNewStream>
     fd4:	88 23       	and	r24, r24
     fd6:	31 f1       	breq	.+76     	; 0x1024 <deliveryMode+0x52>
     fd8:	e4 e2       	ldi	r30, 0x24	; 36
     fda:	f1 e0       	ldi	r31, 0x01	; 1
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
		{
			history[historySize][cntDigit] = cargo[cntDigit];
     fdc:	80 91 8a 01 	lds	r24, 0x018A
     fe0:	90 e0       	ldi	r25, 0x00	; 0
}



/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
     fe2:	dc 01       	movw	r26, r24
     fe4:	aa 0f       	add	r26, r26
     fe6:	bb 1f       	adc	r27, r27
     fe8:	8a 0f       	add	r24, r26
     fea:	9b 1f       	adc	r25, r27
     fec:	dc 01       	movw	r26, r24
     fee:	aa 0f       	add	r26, r26
     ff0:	bb 1f       	adc	r27, r27
     ff2:	aa 0f       	add	r26, r26
     ff4:	bb 1f       	adc	r27, r27
     ff6:	a0 50       	subi	r26, 0x00	; 0
     ff8:	bf 4f       	sbci	r27, 0xFF	; 255
     ffa:	80 e3       	ldi	r24, 0x30	; 48
     ffc:	91 e0       	ldi	r25, 0x01	; 1
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
		{
			history[historySize][cntDigit] = cargo[cntDigit];
     ffe:	21 91       	ld	r18, Z+
    1000:	2d 93       	st	X+, r18
/*Called by stationMode(). Enters if carrying object. */
void deliveryMode(){
	
	if (cargoEqualsNewStream() == 1) //Checks if the station is the correct station to leave cargo
	{
		for (uint8_t cntDigit = 0; cntDigit < 12; cntDigit++) //Adds the completed station to history
    1002:	e8 17       	cp	r30, r24
    1004:	f9 07       	cpc	r31, r25
    1006:	d9 f7       	brne	.-10     	; 0xffe <deliveryMode+0x2c>
		{
			history[historySize][cntDigit] = cargo[cntDigit];
		}
		historySize++;
    1008:	80 91 8a 01 	lds	r24, 0x018A
    100c:	8f 5f       	subi	r24, 0xFF	; 255
    100e:	80 93 8a 01 	sts	0x018A, r24
		
		printOnLCD(0); //Prints "No Cargo" on LCD
    1012:	80 e0       	ldi	r24, 0x00	; 0
    1014:	8f df       	rcall	.-226    	; 0xf34 <printOnLCD>
		carryItem = 0;
    1016:	10 92 53 01 	sts	0x0153, r1
		TXDropItem(stationRightSide);
    101a:	80 91 5c 01 	lds	r24, 0x015C
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	16 df       	rcall	.-468    	; 0xe4e <TXDropItem>
		
		waitForFinishedDrop();
    1022:	2f cf       	rjmp	.-418    	; 0xe82 <waitForFinishedDrop>
    1024:	08 95       	ret

00001026 <pickUpMode>:
	finishedDrop = 0;
}

/*Called by stationMode(). Enters if not carrying object.*/
void pickUpMode(){
	if (itemInHistory() == 1) //checks if mission completed for this station
    1026:	34 df       	rcall	.-408    	; 0xe90 <itemInHistory>
    1028:	81 11       	cpse	r24, r1
    102a:	15 c0       	rjmp	.+42     	; 0x1056 <pickUpMode+0x30>
	{
		// Do nothing -> exit code -> leave station mode
	}
	else
	{
		waitForUserInputStartAbort();
    102c:	1c df       	rcall	.-456    	; 0xe66 <waitForUserInputStartAbort>
		
		if (pickUpItem == 1)
    102e:	80 91 57 01 	lds	r24, 0x0157
    1032:	88 23       	and	r24, r24
    1034:	81 f0       	breq	.+32     	; 0x1056 <pickUpMode+0x30>
    1036:	e0 e3       	ldi	r30, 0x30	; 48
    1038:	f1 e0       	ldi	r31, 0x01	; 1
    103a:	a4 e2       	ldi	r26, 0x24	; 36
    103c:	b1 e0       	ldi	r27, 0x01	; 1
	}
	finishedDrop = 0;
}

/*Called by stationMode(). Enters if not carrying object.*/
void pickUpMode(){
    103e:	8c e3       	ldi	r24, 0x3C	; 60
    1040:	91 e0       	ldi	r25, 0x01	; 1
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++) //Storing RFID tag in cargo
			{
				cargo[cntDigit] = newStream[cntDigit];
    1042:	21 91       	ld	r18, Z+
    1044:	2d 93       	st	X+, r18
	{
		waitForUserInputStartAbort();
		
		if (pickUpItem == 1)
		{
			for (uint8_t cntDigit = 0; cntDigit<12; cntDigit++) //Storing RFID tag in cargo
    1046:	e8 17       	cp	r30, r24
    1048:	f9 07       	cpc	r31, r25
    104a:	d9 f7       	brne	.-10     	; 0x1042 <pickUpMode+0x1c>
			{
				cargo[cntDigit] = newStream[cntDigit];
			}
			carryItem = 1; // Shows that the robot is carrying an object
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	80 93 53 01 	sts	0x0153, r24
			printOnLCD(1); //Printing cargo RFID tag on display
    1052:	70 df       	rcall	.-288    	; 0xf34 <printOnLCD>
			waitForUserInputEndPickup(); // the item has been pickup up and leave stationMode()
    1054:	0f cf       	rjmp	.-482    	; 0xe74 <waitForUserInputEndPickup>
    1056:	08 95       	ret

00001058 <stationMode>:


/*Called by transportMode(). Reads rfid tag and enters pickupMode() or deliveryMode() if the robot is carrying object or not */
void stationMode(){
	
	powerRFID(1);
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	66 df       	rcall	.-308    	; 0xf28 <powerRFID>
	
	while (streamFilled == 0)
    105c:	80 91 56 01 	lds	r24, 0x0156
    1060:	88 23       	and	r24, r24
    1062:	e1 f3       	breq	.-8      	; 0x105c <stationMode+0x4>
	{
		//Do nothing and wait for interupts -> do not leave loop unitil entire newStream is filled;
	}
	streamFilled = 0;
    1064:	10 92 56 01 	sts	0x0156, r1
	if (carryItem == 0)
    1068:	80 91 53 01 	lds	r24, 0x0153
    106c:	81 11       	cpse	r24, r1
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <stationMode+0x1c>
	{
		pickUpMode();
    1070:	da df       	rcall	.-76     	; 0x1026 <pickUpMode>
    1072:	01 c0       	rjmp	.+2      	; 0x1076 <stationMode+0x1e>
	}
	else
	{
		deliveryMode();
    1074:	ae df       	rcall	.-164    	; 0xfd2 <deliveryMode>
	}
	 
	stationModeEnable = 0;
    1076:	10 92 4a 01 	sts	0x014A, r1
	TIMSK0 = 0x06;
    107a:	86 e0       	ldi	r24, 0x06	; 6
    107c:	80 93 6e 00 	sts	0x006E, r24
    1080:	08 95       	ret

00001082 <setupRFID>:
	

}

void setupRFID(){
	UCSR1B |= (1<<RXEN1) | (1 << RXCIE1); //Enable RX1 and the RX complete interrupt
    1082:	e9 ec       	ldi	r30, 0xC9	; 201
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	80 69       	ori	r24, 0x90	; 144
    108a:	80 83       	st	Z, r24
	UCSR1C |= (1 << UCSZ11)|(1 << UCSZ10); //set data length to 8-bit;
    108c:	ea ec       	ldi	r30, 0xCA	; 202
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	86 60       	ori	r24, 0x06	; 6
    1094:	80 83       	st	Z, r24
	UBRR1H = (383 >> 8);
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	80 93 cd 00 	sts	0x00CD, r24
	UBRR1L = 0b01111111; //Sets baudvalue in AVR to 383, which gives baude rate 2400. baudvalue = (Fcpu/baudrate*16)-1
    109c:	8f e7       	ldi	r24, 0x7F	; 127
    109e:	80 93 cc 00 	sts	0x00CC, r24
	DDRD |= (1<<DDD5);
    10a2:	55 9a       	sbi	0x0a, 5	; 10
	PORTD |= (1<<PORTD5);
    10a4:	5d 9a       	sbi	0x0b, 5	; 11
    10a6:	08 95       	ret

000010a8 <setupWarehouse>:
}

void setupWarehouse(){
	streamFilled = 0;
    10a8:	10 92 56 01 	sts	0x0156, r1
	carryItem = 0;
    10ac:	10 92 53 01 	sts	0x0153, r1
	pickUpItem = 0;
    10b0:	10 92 57 01 	sts	0x0157, r1
	waitingForStartAbort = 0;
    10b4:	10 92 5d 01 	sts	0x015D, r1
	waitingForEndPickup = 0;
    10b8:	10 92 89 01 	sts	0x0189, r1
	stationModeEnable = 0;
    10bc:	10 92 4a 01 	sts	0x014A, r1
	digit = 0;
    10c0:	10 92 3e 01 	sts	0x013E, r1
	historySize = 0;
    10c4:	10 92 8a 01 	sts	0x018A, r1
	finishedDrop = 0;
    10c8:	10 92 50 01 	sts	0x0150, r1
    10cc:	08 95       	ret

000010ce <setupLCD>:
	}

void setupLCD(){
    10ce:	0f 93       	push	r16
	// setting I/O configuration for pins
	DDRA = 0xFF; //data outputs to the LCD
    10d0:	8f ef       	ldi	r24, 0xFF	; 255
    10d2:	81 b9       	out	0x01, r24	; 1
	DDRB |= (1 << DDB1)|(1 << DDB0); //rs, rw and en are outputs
    10d4:	84 b1       	in	r24, 0x04	; 4
    10d6:	83 60       	ori	r24, 0x03	; 3
    10d8:	84 b9       	out	0x04, r24	; 4
	DDRC |=	(1<< DDC6); 
    10da:	3e 9a       	sbi	0x07, 6	; 7
	// setting pin numbers and which ports on the LCD the ports on the AVR are hooked up to
	low_conf.rs_i = 1;
    10dc:	21 e0       	ldi	r18, 0x01	; 1
    10de:	20 93 5f 01 	sts	0x015F, r18
	low_conf.rw_i = 0;
    10e2:	10 92 60 01 	sts	0x0160, r1
	low_conf.en_i = 6;
    10e6:	86 e0       	ldi	r24, 0x06	; 6
    10e8:	80 93 61 01 	sts	0x0161, r24
	
	low_conf.db7_i = 7;
    10ec:	97 e0       	ldi	r25, 0x07	; 7
    10ee:	90 93 62 01 	sts	0x0162, r25
	low_conf.db6_i = 6;
    10f2:	80 93 63 01 	sts	0x0163, r24
	low_conf.db5_i = 5;
    10f6:	85 e0       	ldi	r24, 0x05	; 5
    10f8:	80 93 64 01 	sts	0x0164, r24
	low_conf.db4_i = 4;
    10fc:	84 e0       	ldi	r24, 0x04	; 4
    10fe:	80 93 65 01 	sts	0x0165, r24
	low_conf.db3_i = 3;
    1102:	83 e0       	ldi	r24, 0x03	; 3
    1104:	80 93 66 01 	sts	0x0166, r24
	low_conf.db2_i = 2;
    1108:	82 e0       	ldi	r24, 0x02	; 2
    110a:	80 93 67 01 	sts	0x0167, r24
	low_conf.db1_i = 1;
    110e:	20 93 68 01 	sts	0x0168, r18
	low_conf.db0_i = 0;
    1112:	10 92 69 01 	sts	0x0169, r1
	low_conf.rs_port = &PORTB;
    1116:	85 e2       	ldi	r24, 0x25	; 37
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	90 93 6b 01 	sts	0x016B, r25
    111e:	80 93 6a 01 	sts	0x016A, r24
	low_conf.rw_port = &PORTB;
    1122:	90 93 6d 01 	sts	0x016D, r25
    1126:	80 93 6c 01 	sts	0x016C, r24
	low_conf.en_port = &PORTC;
    112a:	88 e2       	ldi	r24, 0x28	; 40
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	90 93 6f 01 	sts	0x016F, r25
    1132:	80 93 6e 01 	sts	0x016E, r24
	low_conf.db7_port = &PORTA;
    1136:	82 e2       	ldi	r24, 0x22	; 34
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	90 93 71 01 	sts	0x0171, r25
    113e:	80 93 70 01 	sts	0x0170, r24
	low_conf.db6_port = &PORTA;
    1142:	90 93 73 01 	sts	0x0173, r25
    1146:	80 93 72 01 	sts	0x0172, r24
	low_conf.db5_port = &PORTA;
    114a:	90 93 75 01 	sts	0x0175, r25
    114e:	80 93 74 01 	sts	0x0174, r24
	low_conf.db4_port = &PORTA;
    1152:	90 93 77 01 	sts	0x0177, r25
    1156:	80 93 76 01 	sts	0x0176, r24
	low_conf.db3_port = &PORTA;
    115a:	90 93 79 01 	sts	0x0179, r25
    115e:	80 93 78 01 	sts	0x0178, r24
	low_conf.db2_port = &PORTA;
    1162:	90 93 7b 01 	sts	0x017B, r25
    1166:	80 93 7a 01 	sts	0x017A, r24
	low_conf.db1_port = &PORTA;
    116a:	90 93 7d 01 	sts	0x017D, r25
    116e:	80 93 7c 01 	sts	0x017C, r24
	low_conf.db0_port = &PORTA;
    1172:	90 93 7f 01 	sts	0x017F, r25
    1176:	80 93 7e 01 	sts	0x017E, r24
	low_conf.line1_base_addr = 0x00;
    117a:	10 92 80 01 	sts	0x0180, r1
	low_conf.line2_base_addr = 0x40;
    117e:	80 e4       	ldi	r24, 0x40	; 64
    1180:	80 93 81 01 	sts	0x0181, r24
	low_conf.dl = HD44780_L_FS_DL_8BIT;
    1184:	20 93 82 01 	sts	0x0182, r18
	hd44780_l_init(&low_conf, HD44780_L_FS_N_DUAL, HD44780_L_FS_F_58, HD44780_L_EMS_ID_INC, HD44780_L_EMS_S_OFF);
    1188:	00 e0       	ldi	r16, 0x00	; 0
    118a:	40 e0       	ldi	r20, 0x00	; 0
    118c:	61 e0       	ldi	r22, 0x01	; 1
    118e:	8f e5       	ldi	r24, 0x5F	; 95
    1190:	91 e0       	ldi	r25, 0x01	; 1
    1192:	0e dc       	rcall	.-2020   	; 0x9b0 <hd44780_l_init>
	hd44780_l_disp(&low_conf, HD44780_L_DISP_D_ON, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
    1194:	20 e0       	ldi	r18, 0x00	; 0
    1196:	40 e0       	ldi	r20, 0x00	; 0
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	8f e5       	ldi	r24, 0x5F	; 95
    119c:	91 e0       	ldi	r25, 0x01	; 1
    119e:	d2 db       	rcall	.-2140   	; 0x944 <hd44780_l_disp>
	hd44780_l_clear_disp(&low_conf);
    11a0:	8f e5       	ldi	r24, 0x5F	; 95
    11a2:	91 e0       	ldi	r25, 0x01	; 1
    11a4:	b2 db       	rcall	.-2204   	; 0x90a <hd44780_l_clear_disp>
    11a6:	0f 91       	pop	r16
    11a8:	08 95       	ret

000011aa <_exit>:
    11aa:	f8 94       	cli

000011ac <__stop_program>:
    11ac:	ff cf       	rjmp	.-2      	; 0x11ac <__stop_program>
