#This file lists all design files for a given library.
#
# Syntax:
#
#    source.create('DESIGN_FILE')
#
# where DESIGN_FILE is the name of a VHDL/Verilog/SystemVerilog file. The file will be create
# in the library that contains this sources.rb file.
