
---------- Begin Simulation Statistics ----------
final_tick                               2480609215500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137411                       # Simulator instruction rate (inst/s)
host_mem_usage                                4542628                       # Number of bytes of host memory used
host_op_rate                                   250352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9460.64                       # Real time elapsed on the host
host_tick_rate                               97811966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2368493426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.925363                       # Number of seconds simulated
sim_ticks                                925363370000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15200523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30392626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17489816                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233203684                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64703571                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124421311                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59717740                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     249961445                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10006395                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8216270                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       507159138                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      317108840                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17489823                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048692                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21124277                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    758523964                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832217                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1728664086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.253856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.125287                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1599357612     92.52%     92.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44589878      2.58%     95.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12733361      0.74%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27420836      1.59%     97.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7236876      0.42%     97.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9663418      0.56%     98.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5510497      0.32%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1027331      0.06%     98.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21124277      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1728664086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417765                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029507     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832217                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.402907                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.402907                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1557927303                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1436770846                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79217843                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       150976658                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17539261                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45065669                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         176511652                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20759936                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35350524                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              316402                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         249961445                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103111000                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1718891106                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2884621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            983829724                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35078522                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.135061                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114296223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74709966                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.531591                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1850726740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.944242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.427267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1576695370     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11418207      0.62%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18001474      0.97%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13289381      0.72%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19975713      1.08%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24619559      1.33%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6899948      0.37%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22771933      1.23%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      157055155      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1850726740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24481128                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115540185                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.545429                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          287174294                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35350524                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     969962450                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    225530593                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1534226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59741024                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1196131745                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    251823770                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35314365                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1009440028                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8570401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    113600795                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17539261                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    128265380                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11008997                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4063706                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43423                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        60422                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    133872438                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42428198                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        60422                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21551942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2929186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       982136709                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           898392902                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663604                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       651749570                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.485427                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            905885948                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1300786036                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     742165075                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.135082                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.135082                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6998660      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    740789317     70.91%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22911      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    258287974     24.72%     96.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38655534      3.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1044754396                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28457313                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027238                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11721833     41.19%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     41.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     15974218     56.13%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       761262      2.68%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1066213049                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3986549621                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    898392902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1953483594                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1196131745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1044754396                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    757299511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     17856779                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1039133777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1850726740                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.564510                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.479421                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1520583109     82.16%     82.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95069604      5.14%     87.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58298905      3.15%     90.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47043473      2.54%     92.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42537675      2.30%     95.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33931531      1.83%     97.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30179849      1.63%     98.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13591638      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9490956      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1850726740                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.564510                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103111053                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21651694                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22305585                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    225530593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59741024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     568585923                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1850726740                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1338954704                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    103909541                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99679420                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    134448913                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10051749                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3460001901                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1341144016                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1579557809                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166392973                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     11961932                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17539261                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    228160377                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1048232987                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1858443486                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       238677050                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2904895990                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2517963867                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31212754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1224760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57170018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1224760                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      1827283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48922018                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        1827283                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           14966225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3877469                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11315201                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7853                       # Transaction distribution
system.membus.trans_dist::ReadExReq            225878                       # Transaction distribution
system.membus.trans_dist::ReadExResp           225878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14966225                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     45584729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     45584729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45584729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1220452608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1220452608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1220452608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15199956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15199956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15199956                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50034962500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        82807903500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2480609215500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24979561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21550951                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255490                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           977703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          977703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24979561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88382765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88382771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060182400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060182656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5919913                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261960704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37132667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178593                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35907907     96.70%     96.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1224760      3.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37132667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34818099000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41563637500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      3389283                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3389283                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      3389283                       # number of overall hits
system.l2.overall_hits::total                 3389283                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22567979                       # number of demand (read+write) misses
system.l2.demand_misses::total               22567981                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22567979                       # number of overall misses
system.l2.overall_misses::total              22567981                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1963192165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1963192354500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       189500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1963192165000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1963192354500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25957262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25957264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25957262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25957264                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869428                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869428                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869428                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869428                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86990.162699                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86990.163387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        94750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86990.162699                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86990.163387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093014                       # number of writebacks
system.l2.writebacks::total                   4093014                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22567979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22567981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22567979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22567981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1737512375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1737512544500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1737512375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1737512544500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76990.162699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76990.163387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76990.162699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76990.163387                       # average overall mshr miss latency
system.l2.replacements                        4093016                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18475075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18475075                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469543                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785947                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62675665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62675665000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16554.818385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16554.818385                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670450                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24987031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24987031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       977703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            977703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81323.961035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81323.961035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21914501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21914501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71323.961035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71323.961035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2718833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2718833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22260726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22260728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1938205134000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1938205323500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24979559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24979561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        94750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87068.370277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87068.370967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22260726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22260728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1715597874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1715598043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77068.370277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77068.370967                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.113947                       # Cycle average of tags in use
system.l2.tags.total_refs                    12346524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.113947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463593234                       # Number of tag accesses
system.l2.tags.data_accesses                463593234                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      7375878                       # number of demand (read+write) hits
system.l3.demand_hits::total                  7375878                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      7375878                       # number of overall hits
system.l3.overall_hits::total                 7375878                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     15192101                       # number of demand (read+write) misses
system.l3.demand_misses::total               15192103                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     15192101                       # number of overall misses
system.l3.overall_misses::total              15192103                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       157500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1509259044000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1509259201500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       157500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1509259044000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1509259201500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22567979                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22567981                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22567979                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22567981                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.673171                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.673171                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.673171                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.673171                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99344.984871                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99344.982159                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        78750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99344.984871                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99344.982159                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3877469                       # number of writebacks
system.l3.writebacks::total                   3877469                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     15192101                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          15192103                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     15192101                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         15192103                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1326953827010                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1326953960510                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1326953827010                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1326953960510                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.673171                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.673171                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.673171                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.673171                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87344.984542                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87344.981831                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87344.984542                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87344.981831                       # average overall mshr miss latency
system.l3.replacements                       15845220                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093014                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093014                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093014                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093014                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      1174611                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1174611                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3778093                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3778093                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         7853                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               7853                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785946                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785946                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002074                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002074                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         7853                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          7853                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    147720500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    147720500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002074                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002074                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18810.709283                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18810.709283                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        81375                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 81375                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       225878                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              225878                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  19051457000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19051457000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307253                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307253                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.735153                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.735153                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84344.013140                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84344.013140                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       225878                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         225878                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16340921000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  16340921000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.735153                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.735153                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72344.013140                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72344.013140                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      7294503                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            7294503                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     14966223                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         14966225                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       157500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1490207587000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1490207744500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22260726                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22260728                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.672315                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.672315                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        78750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 99571.387317                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 99571.384534                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     14966223                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     14966225                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1310612906010                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1310613039510                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.672315                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.672315                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87571.386983                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 87571.384201                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    48075124                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  15877988                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.027784                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     243.545508                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         2.876056                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    75.206740                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000335                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32446.371361                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.007432                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.002295                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.990185                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1450                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13720                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        17443                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 798597508                       # Number of tag accesses
system.l3.tags.data_accesses                798597508                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22260728                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      7970483                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        30442828                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785946                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785946                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307253                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307253                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22260728                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75275945                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706303680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15845220                       # Total snoops (count)
system.tol3bus.snoopTraffic                 248158016                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         42199147                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.043301                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.203535                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               40371864     95.67%     95.67% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1827283      4.33%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           42199147                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554023000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35744944500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    972294464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          972294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    248158016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       248158016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     15192101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15192103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3877469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3877469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1050716395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1050716533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      268173589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            268173589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      268173589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1050716395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1318890122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3877469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  15189191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000320534250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       240426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       240426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31937684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3645670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15192103                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3877469                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15192103                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3877469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            953033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            947737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            944490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            957014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            958664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            963365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            949462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            946927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            948332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            961042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           949813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           949153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           942195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           940133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           943929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           933904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            246711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            241630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            246185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            248657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            239850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            239916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            239847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            238703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            238865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           241308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           245511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           239320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 412471121750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75945965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            697268490500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27155.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45905.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5695412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  323768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 8.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15192103                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3877469                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6790118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5504573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2483334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  411168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 174501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 229890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 240695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 243550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 245403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 245136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 246959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 249260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 255847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 251394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 246657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13047454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.525091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.983157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.724964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10699631     82.01%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1921848     14.73%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       137976      1.06%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49943      0.38%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39829      0.31%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33840      0.26%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29301      0.22%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24493      0.19%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       110593      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13047454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       240426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.176137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.197893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          19767      8.22%      8.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        159425     66.31%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         31437     13.08%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        10510      4.37%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         5986      2.49%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         4437      1.85%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         3251      1.35%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2239      0.93%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1367      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          820      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          476      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          280      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          154      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          102      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           62      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           44      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        240426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       240426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.127416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.532558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           225815     93.92%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2518      1.05%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8837      3.68%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2670      1.11%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              510      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        240426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              972108352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               248156800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               972294592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            248158016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1050.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1050.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    268.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  925379056500                       # Total gap between requests
system.mem_ctrls.avgGap                      48526.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    972108224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    248156800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 138.324040209199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1050515133.314602613449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 268172274.854579538107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     15192101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3877469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 697268439250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22802251806250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45896.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5880705.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    31.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46597025160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24766887255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         54039097140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10105664220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73046890800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     391547715120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25615142400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       625718422095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.186720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62600449500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30899700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 831863220500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46561860660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24748200675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54411740880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10134624780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73046890800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     392709551250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24636754080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       626249623125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.760766                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60110084750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30899700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 834353585250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103110996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1463771196                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103110996                       # number of overall hits
system.cpu.icache.overall_hits::total      1463771196                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       298000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       298000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       298000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       298000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103111000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1463772285                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103111000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1463772285                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        74500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   273.645546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        74500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   273.645546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          578                       # number of writebacks
system.cpu.icache.writebacks::total               578                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       192500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.replacements                    578                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103110996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1463771196                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103111000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1463772285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        74500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   273.645546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       192500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       192500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        96250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.566515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1463772283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1346616.635695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.820439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.746076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5855090227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5855090227                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108737842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442205643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108737842                       # number of overall hits
system.cpu.dcache.overall_hits::total       442205643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     70854197                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142287745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     70854197                       # number of overall misses
system.cpu.dcache.overall_misses::total     142287745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 407360573000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 4960657415416                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5368017988416                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 407360573000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 4960657415416                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5368017988416                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    179592039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584493388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    179592039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584493388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.394529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.394529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66365.625763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70012.188769                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37726.495619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66365.625763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70012.188769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37726.495619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    448549855                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1251121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11810304                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10868                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.979535                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.119709                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925389                       # number of writebacks
system.cpu.dcache.writebacks::total          19925389                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39643174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39643174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39643174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39643174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31211023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37349149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31211023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37349149                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 401222447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2156749373917                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2557971820917                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 401222447000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2156749373917                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2557971820917                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65365.625763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69102.168613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68488.088468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65365.625763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69102.168613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68488.088468                       # average overall mshr miss latency
system.cpu.dcache.replacements               85901106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97658209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343042315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64621004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122362168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 376361331000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4804087117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5180448448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    162279213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465404483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.398209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76840.237347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74342.501975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42337.010966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39638907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39638907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24982097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29880069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 371463359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2006444976000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2377908335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.153945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75840.237347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80315.314443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79581.755149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99163328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19925577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30999242000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 156570297916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187569539916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24996.284332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25118.795121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9413.506064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6228926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29759088000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 150304397917                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180063485917                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359787                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23996.284332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24130.066390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24107.853433                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546787815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85901618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.365280                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   220.905267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   100.097970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   190.993779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.431456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.195504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.373035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2423875170                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2423875170                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2480609215500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1410361370000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
