alloc_ordered_workqueue	,	F_140
"%s: unable to enable gdsc\n"	,	L_3
fail_disable_reg	,	V_312
max_voltage	,	V_52
DSI_CLKOUT_TIMING_CTRL_T_CLK_POST	,	F_62
dsi_cfgs	,	V_36
"%s: can't set parent to byte_clk_src. ret=%d\n"	,	L_90
"intr=%x enable=%d"	,	L_45
DSI_CLK_CTRL_ENABLE_CLKS	,	V_141
dev	,	V_32
DSI_VID_CFG0_HFP_POWER_STOP	,	V_109
DSI_VID_CFG0_HBP_POWER_STOP	,	V_111
MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT	,	V_297
"%s: failed to get iova, %d\n"	,	L_48
DSI_TOTAL_V_TOTAL	,	F_71
check_defer	,	V_273
drm_panel	,	V_313
MSM_DSI_VER_MAJOR_6G	,	V_12
buf_offset	,	V_219
DSI_ERR_STATE_INTERLEAVE_OP_CONTENTION	,	V_243
REG_DSI_CLK_STATUS	,	V_244
ARRAY_SIZE	,	F_17
MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE	,	V_292
REG_DSI_RESET	,	V_180
DSI_TRIG_CTRL_STREAM	,	F_61
NON_BURST_SYNCH_PULSE	,	V_91
"cannot get disp-te-gpios %ld"	,	L_65
misc_ahb_clk_err	,	V_66
dsi_dln0_phy_err	,	F_116
diff	,	V_287
DSI_CMD_CFG1_WR_MEM_START	,	F_57
DSI_ERR_STATE_FIFO	,	V_239
packet	,	V_200
"dsi host already off"	,	L_98
size	,	V_189
REG_DSI_DMA_BASE	,	V_304
"%s: unable to calc clk rate, %d\n"	,	L_93
pr_err	,	F_11
of_node	,	V_263
REG_DSI_EOT_PACKET_CTRL	,	V_137
""	,	L_7
mipi_dsi_host	,	V_37
ssize_t	,	T_5
hdisplay	,	V_168
pixel_clk	,	V_58
usleep_range	,	F_89
wmb	,	F_42
"%s: Failed to set rate pixel clk, %d\n"	,	L_36
of_property_read_u32	,	F_134
gpiod_set_value	,	F_170
MSM_DSI_VER_MAJOR_V2	,	V_10
DSI_CTRL_CMD_MODE_EN	,	V_184
rlen	,	V_289
TRIGGER_SW	,	V_130
panel	,	V_315
hs_end	,	V_160
tx_gem_obj	,	V_193
mipi_dsi_host_register	,	F_150
dsi_link_clk_enable	,	F_34
INIT_WORK	,	F_141
MIPI_DSI_MODE_VIDEO_BURST	,	V_88
cfg	,	V_23
pr_info	,	F_163
"%s: Failed to set rate byte clk, %d\n"	,	L_35
data1	,	V_225
i	,	V_29
ntohl	,	F_109
data0	,	V_224
irq	,	V_248
j	,	V_215
"%s: regulator init failed\n"	,	L_74
dsi_error	,	F_120
s	,	V_40
DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL	,	F_64
vsync_end	,	V_164
power_on	,	V_188
"%s: unable to map Dsi ctrl base\n"	,	L_72
"%s: get config failed\n"	,	L_73
of_get_child_by_name	,	F_151
"%s: failed to allocate gem, %d\n"	,	L_47
dsi_sw_reset_restore	,	F_111
platform_device	,	V_266
"%s: Failed to enable dsi byte clk\n"	,	L_38
DSI_ERR_STATE_PLL_UNLOCKED	,	V_246
VID_DST_FORMAT_RGB888	,	V_95
drm_helper_hpd_irq_event	,	F_128
REG_DSI_ACK_ERR_STATUS	,	V_232
MIPI_DSI_MODE_VIDEO	,	V_105
mipi_dsi_msg	,	V_197
pkt_size	,	V_212
dsi_cmds2buf_tx	,	F_110
"%s: Unable to get mdss ahb clk. ret=%d\n"	,	L_15
DSI_VID_CFG1_RGB_SWAP	,	F_54
isr	,	V_250
mipi_dsi_host_unregister	,	F_154
fmt	,	V_14
dsi_get_config	,	F_8
reinit_completion	,	F_85
pixel_clk_provider	,	V_311
REG_DSI_LANE_CTRL	,	V_151
msm_dsi_host_init	,	F_132
"%s: failed to enable clocks. ret=%d\n"	,	L_97
reg	,	V_21
drm_gem_object	,	V_195
payload	,	V_205
dsi_clk_ctrl	,	F_37
msm_dsi_manager_cmd_xfer	,	F_131
ctrl_base	,	V_22
DSI_TRIG_CTRL_DMA_TRIGGER	,	F_60
ret	,	V_30
"%s: unable to initialize dsi clks\n"	,	L_69
"%s: can't find pixel_clk_src. ret=%d\n"	,	L_29
MIPI_DSI_MODE_VIDEO_HSE	,	V_106
"%s: buf NOT 8 bytes aligned\n"	,	L_49
dsi_cmd_dma_add	,	F_96
"%s: Unable to get mdp core clk. ret=%d\n"	,	L_13
clk_post	,	V_103
DSI_IRQ_ERROR	,	V_252
DSI_VID_CFG0_PULSE_MODE_HSA_HE	,	V_107
"qcom,dsi-host-index"	,	L_67
"mdp_core_clk"	,	L_12
core_clk_err	,	V_63
DSI_IRQ_MASK_VIDEO_DONE	,	V_186
msm_dsi_host_cmd_xfer_commit	,	F_160
MIPI_DSI_MODE_VIDEO_HSA	,	V_112
dsi_link_clk_disable	,	F_36
spin_unlock_irqrestore	,	F_46
max_pkt_size_msg	,	V_291
MIPI_DSI_RX_DCS_LONG_READ_RESPONSE	,	V_303
dsi_timeout_status	,	F_115
msm_gem_new	,	F_91
work_struct	,	V_226
msm_dsi_host	,	V_19
DSI_ERR_STATE_TIMEOUT	,	V_235
DSI_CTRL_LANE3	,	V_148
REG_DSI_CMD_MDP_STREAM_TOTAL	,	V_179
DSI_CTRL_LANE0	,	V_147
DSI_CTRL_LANE1	,	V_143
DSI_CTRL_LANE2	,	V_144
msm_dsi_host_set_src_pll	,	F_161
MIPI_DSI_MSG_USE_LPM	,	V_280
msm_gem_vaddr	,	F_98
end	,	V_285
"disp-enable"	,	L_62
"%s: Unable to get mmss misc ahb clk. ret=%d\n"	,	L_19
"%s: cmd dma tx failed, type=0x%x, data0=0x%x, len=%d\n"	,	L_59
DSI_LANE_CTRL_CLKLN_HS_FORCE_REQUEST	,	V_152
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE	,	V_300
MSM_BO_UNCACHED	,	V_194
drm_mode_duplicate	,	F_175
v_total	,	V_158
msm_dsi_host_modeset_init	,	F_146
BIT	,	F_99
MIPI_DSI_MODE_EOT_PACKET	,	V_135
enable_load	,	V_48
DSI_CMD_CFG1_WR_MEM_CONTINUE	,	F_58
dsi_ack_err_status	,	F_114
MIPI_DSI_FMT_RGB666_PACKED	,	V_16
"%s: unable to enable ahb_clk\n"	,	L_4
MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE	,	V_302
"%s: Invalid version\n"	,	L_5
devm_gpiod_get_optional	,	F_125
"cannot get disp-enable-gpios %ld"	,	L_63
DSI_CTRL_VID_MODE_EN	,	V_183
REG_DSI_ACTIVE_VSYNC_VPOS	,	V_176
ENOMEM	,	V_268
msm_dsi_pll	,	V_307
triggered	,	V_208
"%s: can't find dsi_esc_clk. ret=%d\n"	,	L_25
REG_DSI_ACTIVE_VSYNC_HPOS	,	V_175
channel	,	V_116
dsi_regulator_init	,	F_26
"%s: Read cmd Tx failed, %d\n"	,	L_85
"isr=0x%x, id=%d"	,	L_61
VID_DST_FORMAT_RGB565	,	V_98
dsi_status	,	F_118
"%s:Invalid response cmd\n"	,	L_88
DSI_ACTIVE_H_END	,	F_67
supplies	,	V_41
DSI_CMD_DMA_CTRL_FROM_FRAME_BUFFER	,	V_126
dma_comp	,	V_209
id	,	V_62
"%s: Can not enable bus clk, %d\n"	,	L_40
DSI_TOTAL_H_TOTAL	,	F_70
REG_DSI_STATUS0	,	V_241
clk	,	V_309
regulator_disable	,	F_15
"DSI CTRL"	,	L_71
msm_dsi_host_enable	,	F_165
"gdsc"	,	L_1
"buf=%p dlen=%d diff=%d"	,	L_86
DSI_IRQ_MASK_CMD_MDP_DONE	,	V_185
msm_dsi_pll_get_clk_provider	,	F_162
"%s: failed to get iova: %d\n"	,	L_54
IRQ_HANDLED	,	V_251
to_msm_dsi_host	,	F_18
dsi_write	,	F_6
"%s: can't get provider from pll, don't set parent\n"	,	L_89
mutex_destroy	,	F_145
"-"	,	L_99
"%s: Unable to get axi bus clk. ret=%d\n"	,	L_17
DSI_ACTIVE_HSYNC_START	,	F_72
cmd	,	V_288
"%s: get vaddr failed, %d\n"	,	L_52
"%s: can't set parent to pixel_clk_src. ret=%d\n"	,	L_91
regulator_bulk_data	,	V_39
status	,	V_229
DSI_6G_REG_SHIFT	,	V_11
VID_DST_FORMAT_RGB666	,	V_97
dsi_host_ops	,	V_278
"byte_clk"	,	L_20
"%s: FAILED: cannot alloc dsi host\n"	,	L_66
CMD_DST_FORMAT_RGB565	,	V_101
DSI_CMD_MDP_STREAM_CTRL_VIRTUAL_CHANNEL	,	F_77
min_voltage	,	V_51
REG_DSI_CMD_CFG0	,	V_120
dsi_get_cmd_fmt	,	F_49
MIPI_DSI_MODE_VIDEO_SYNC_PULSE	,	V_90
workqueue	,	V_247
REG_DSI_CMD_CFG1	,	V_124
msm_dsi_manager_phy_enable	,	F_168
pclk_rate	,	V_78
clk_pre	,	V_102
tx_len	,	V_293
REG_DSI_INTR_CTRL	,	V_85
regulator_set_load	,	F_22
MIPI_DSI_FMT_RGB565	,	V_15
DSI_TRIG_CTRL_BLOCK_DMA_WITHIN_FRAME	,	V_132
dsi_host_detach	,	F_129
cnt	,	V_216
msm_dsi_host_power_off	,	F_171
video_mode	,	V_181
"%s:Failed to enable vregs.ret=%d\n"	,	L_94
dsi_get_version	,	F_1
DSI_EOT_PACKET_CTRL_TX_EOT_APPEND	,	V_136
dsi_host_regulator_enable	,	F_24
mmss_misc_ahb_clk	,	V_56
msm_dsi	,	V_265
DSI_ERR_STATE_DLN0_PHY	,	V_237
DSI_CTRL_ENABLE	,	V_153
complete	,	F_123
REG_DSI_VERSION	,	V_8
axi_clk_err	,	V_65
minor	,	V_3
hsync_end	,	V_161
lp	,	V_213
vsync_start	,	V_165
"%s: can't find dsi_byte_clk. ret=%d\n"	,	L_21
dsi_get_bpp	,	F_4
REG_DSI_6G_HW_VERSION	,	V_7
dsi_clk_status	,	F_119
mode	,	V_67
pdev	,	V_31
u32	,	T_2
pr_err_ratelimited	,	F_113
host	,	V_38
DSI_CMD_DMA_CTRL_LOW_POWER	,	V_127
DSI_CMD_MDP_STREAM_TOTAL_H_TOTAL	,	F_79
"%s: rx ACK_ERR_PACLAGE\n"	,	L_87
cmd_mutex	,	V_264
dsi_fifo_status	,	F_117
MIPI_DSI_FMT_RGB666	,	V_17
msm_gem_get_iova	,	F_105
rx_buf	,	V_203
DSI_VID_CFG0_VIRT_CHANNEL	,	F_53
regulator_put	,	F_13
spin_lock_irqsave	,	F_45
struct_mutex	,	V_192
ahb_clk	,	V_35
header	,	V_202
irq_of_parse_and_map	,	F_147
dsi	,	V_261
vs_start	,	V_155
REG_DSI_TRIG_CTRL	,	V_133
devm_kzalloc	,	F_133
"%s: status=%x\n"	,	L_60
NON_BURST_SYNCH_EVENT	,	V_92
DSI_VID_CFG0_BLLP_POWER_STOP	,	V_115
msm_dsi_host_xfer_prepare	,	F_155
dsi_wait4video_done	,	F_84
DSI_VID_CFG0_DST_FORMAT	,	F_52
msm_dsi_manager_phy_disable	,	F_172
dsi_vid_dst_format	,	V_93
rx_len	,	V_204
REG_DSI_FIFO_STATUS	,	V_238
dev_mutex	,	V_270
DSI_STATUS0_INTERLEAVE_OP_CONTENTION	,	V_242
byte_clk	,	V_57
mipi_dsi_packet	,	V_199
repeated_bytes	,	V_218
"iface_clk"	,	L_14
dsi_long_read_resp	,	F_103
consumer	,	V_47
DSI_TRIG_CTRL_MDP_TRIGGER	,	F_59
MIPI_DSI_FMT_RGB888	,	V_18
bpp	,	V_76
mdp_core_clk	,	V_54
DSI_ERR_STATE_ACK	,	V_233
"Dsi Host %d initialized"	,	L_77
DSI_ACTIVE_V_START	,	F_68
unlock_ret	,	V_73
dsi_host_init_panel_gpios	,	F_124
REG_DSI_TIMEOUT_STATUS	,	V_234
container_of	,	F_19
dsi_sw_reset	,	F_81
IS_ERR	,	F_10
devm_request_irq	,	F_148
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE	,	V_299
panel_node	,	V_262
spin_lock_init	,	F_139
registered	,	V_276
regulator_bulk_enable	,	F_25
REG_DSI_TOTAL	,	V_173
supply	,	V_49
len	,	V_201
"rlen=%d pkt_size=%d rx_byte=%d"	,	L_83
msm_dsi_host_power_on	,	F_167
MIPI_DSI_CLOCK_NON_CONTINUOUS	,	V_150
pr_warn	,	F_159
lanes	,	V_75
dsi_config	,	V_26
dsi_traffic_mode	,	V_86
DSI_TRIG_CTRL_TE	,	V_128
DSI_ACTIVE_HSYNC_END	,	F_73
clk_mutex	,	V_72
"%s: failed to enable phy, %d\n"	,	L_96
gdsc_reg	,	V_28
dsi_ctrl	,	V_182
"%s: Can not enable link clk, %d\n"	,	L_41
MIPI_DSI_MODE_VIDEO_HFP	,	V_108
msm_gem_get_iova_locked	,	F_92
ver_6g	,	V_5
wait_for_completion_timeout	,	F_86
DSI_CLK_STATUS_PLL_UNLOCKED	,	V_245
dsi_clk_init	,	F_29
clk_set_parent	,	F_164
node	,	V_275
data_byte	,	V_283
destroy_workqueue	,	F_144
dsi_bus_clk_disable	,	F_33
GFP_KERNEL	,	V_267
device	,	V_53
pixel_clk_err	,	V_70
"core_mmss_clk"	,	L_18
mutex_init	,	F_138
"%s: create packet failed, %d\n"	,	L_50
device_node	,	V_274
mipi_dsi_pixel_format	,	V_13
mutex_unlock	,	F_39
"pixel_clk"	,	L_22
intr	,	V_82
bllp_len	,	V_221
REG_DSI_RDBK_DATA	,	F_108
msm_dsi_host_disable	,	F_166
dsi_tx_buf_free	,	F_93
dsi_cmd_dst_format	,	V_99
REG_DSI_DMA_LEN	,	V_305
iova	,	V_191
drm_mode_destroy	,	F_174
MSM_DSI_6G_VER_MINOR_V1_1	,	V_294
u8	,	T_3
MSM_DSI_6G_VER_MINOR_V1_2	,	V_131
dsi_timing_setup	,	F_65
"%s: can't find dsi_pixel_clk. ret=%d\n"	,	L_23
regs	,	V_43
DSI_IRQ_MASK_ERROR	,	V_139
"data = 0x%x and ntohl(data) = 0x%x"	,	L_56
ha_end	,	V_167
devm_gpiod_get	,	F_126
dsi_ctrl_config	,	F_50
buf	,	V_207
DSI_ERR_STATE_MDP_FIFO_UNDERFLOW	,	V_231
msm_ioremap	,	F_136
"regulator enable failed, %d\n"	,	L_9
mutex_lock	,	F_38
IRQF_ONESHOT	,	V_272
regulator_get	,	F_9
"%s: failed to enable mdp_core_clock, %d\n"	,	L_31
DSI_CTRL_CLK_EN	,	V_142
"panel"	,	L_82
src_pll	,	V_308
tx_buf	,	V_222
"%s: alloc tx gem obj failed, %d\n"	,	L_81
tx	,	V_290
__iomem	,	T_1
dsi_phy_sw_reset	,	F_41
MIPI_DCS_WRITE_MEMORY_START	,	V_121
"%s: failed to add cmd type = 0x%x\n"	,	L_57
regulator_bulk_disable	,	F_23
reg_cfg	,	V_44
dsi_cmd_dma_tx	,	F_104
"%s: cannot get gdsc\n"	,	L_2
dsi_short_read1_resp	,	F_101
h_total	,	V_156
hsync_start	,	V_162
io_offset	,	V_24
IRQF_TRIGGER_HIGH	,	V_271
msm_dsi_manager_cmd_xfer_trigger	,	F_106
REG_DSI_RDBK_DATA_CTRL	,	V_295
"%s: failed to init regulator, ret=%d\n"	,	L_10
DSI_IRQ_MASK_CMD_DMA_DONE	,	V_282
"%s: mode not set\n"	,	L_42
intr_lock	,	V_84
BURST_MODE	,	V_89
DSI_CMD_CFG0_RGB_SWAP	,	F_55
panel_flags	,	V_314
drm_display_mode	,	V_74
REG_DSI_PHY_RESET	,	V_79
dsi_intr_ctrl	,	F_44
"failed to request IRQ%u: %d\n"	,	L_80
"%s: failed to enable ahb clock, %d\n"	,	L_32
"dsi_ctrl"	,	L_70
byte_clk_provider	,	V_310
"%s: alloc rx temp buf failed\n"	,	L_75
disp_en_gpio	,	V_256
MIPI_DSI_MODE_VIDEO_HBP	,	V_110
REG_DSI_VID_CFG1	,	V_119
"disp-te"	,	L_64
clk_get_rate	,	F_169
REG_DSI_VID_CFG0	,	V_117
ETIMEDOUT	,	V_210
ops	,	V_277
regulator_set_voltage	,	F_28
name	,	V_50
regulator	,	V_27
LANE_SWAP_0123	,	V_149
dsi_short_read2_resp	,	F_102
short_response	,	V_286
pixel_clk_src	,	V_61
ha_start	,	V_166
CMD_DST_FORMAT_RGB888	,	V_100
"ret=%d"	,	L_55
byte_clk_err	,	V_69
"%s: Version %x:%x not support\n"	,	L_6
te_gpio	,	V_258
dsi_wait4video_eng_busy	,	F_88
wc	,	V_170
dsi_cmd_dma_rx	,	F_107
dev_err	,	F_135
REG_DSI_TRIG_DMA	,	V_306
DSI_ACTIVE_VSYNC_VPOS_END	,	F_75
msm_host	,	V_20
REG_DSI_ACTIVE_HSYNC	,	V_174
REG_DSI_LANE_SWAP_CTRL	,	V_145
"core_clk"	,	L_24
mask	,	V_81
DSI_CMD_CFG1_INSERT_DCS_COMMAND	,	V_123
msm_dsi_host_set_display_mode	,	F_173
devm_clk_get	,	F_30
vdisplay	,	V_169
disable_load	,	V_46
"dsi host already on"	,	L_92
msm_gem_free_object	,	F_95
clk_disable_unprepare	,	F_16
dsi_bus_clk_enable	,	F_32
dsi_host_transfer	,	F_130
ptr	,	V_249
"pixel_clk_src"	,	L_28
flush_workqueue	,	F_143
msm_dsi_host_destroy	,	F_142
LANE_SWAP_1230	,	V_146
"%s: cmd cannot fit into BLLP period, len=%d\n"	,	L_58
regulator_enable	,	F_12
MIPI_DSI_DCS_LONG_WRITE	,	V_178
dsi_get_vid_fmt	,	F_48
base	,	V_1
ahb_clk_err	,	V_64
dsi_set_tx_power_mode	,	F_83
dsi_read	,	F_5
"regulator %d set voltage failed, %d\n"	,	L_11
"%s: forcing mdss_dsi lanes to 1\n"	,	L_43
dma_cmd_ctrl_restore	,	V_281
"pclk=%d, bclk=%d"	,	L_44
"dsi_drm_work"	,	L_76
DSI_ACTIVE_VSYNC_VPOS_START	,	F_74
read_cnt	,	V_217
DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE	,	F_63
drm_device	,	V_190
enable	,	V_71
dsi_host_regulator_disable	,	F_20
dsi_reg_entry	,	V_42
msm_gem_put_iova	,	F_94
dlen	,	V_284
dsi_get_traffic_mode	,	F_47
FIELD	,	F_3
work	,	V_227
mipi_dsi_packet_format_is_long	,	F_100
bytes_shifted	,	V_220
DSI_VID_CFG0_EOF_BLLP_POWER_STOP	,	V_114
of_drm_find_panel	,	F_152
"dsi_isr"	,	L_79
fail	,	V_34
REG_DSI_CLK_CTRL	,	V_140
__func__	,	V_33
err_work_state	,	V_230
DSI_CMD_MDP_STREAM_CTRL_DATA_TYPE	,	F_78
panel_device	,	V_255
TRIGGER_NONE	,	V_129
ECOMM	,	V_223
msm_readl	,	F_2
GPIOD_IN	,	V_259
dsi_tx_buf_alloc	,	F_90
DSI_VID_CFG0_TRAFFIC_MODE	,	F_51
DSI_CMD_CFG0_DST_FORMAT	,	F_56
mode_flags	,	V_87
byte_clk_src	,	V_60
REG_DSI_CMD_MDP_STREAM_CTRL	,	V_177
flags	,	V_83
dsi_op_mode_config	,	F_82
mipi_dsi_create_packet	,	F_97
init_completion	,	F_137
DSI_ACTIVE_V_END	,	F_69
DSI_PHY_RESET_RESET	,	V_80
REG_DSI_CLKOUT_TIMING_CTRL	,	V_134
"id=%d"	,	L_30
clk_prepare_enable	,	F_14
DSI_VID_CFG0_HSA_POWER_STOP	,	V_113
"%s: failed to enable bus clocks, %d\n"	,	L_95
VID_DST_FORMAT_RGB666_LOOSE	,	V_96
REG_DSI_CMD_DMA_CTRL	,	V_125
"lane number=%d"	,	L_46
msm_dsi_host_unregister	,	F_153
"failed to get irq: %d\n"	,	L_78
EPROBE_DEFER	,	V_279
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE	,	V_298
dsi_calc_clk_rate	,	F_40
byte_clk_rate	,	V_68
EINVAL	,	V_6
mipi_dsi_device	,	V_260
"%s: read data does not match with rx_buf len %zu\n"	,	L_53
"%s: failed to enable mmss misc ahb clk, %d\n"	,	L_33
"%s: Failed to enable dsi pixel clk\n"	,	L_39
udelay	,	F_43
vtotal	,	V_159
msg	,	V_198
mipi_fmt	,	V_94
axi_clk	,	V_55
data	,	V_25
vs_end	,	V_163
num	,	V_45
DBG	,	F_21
major	,	V_2
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE	,	V_301
msm_dsi_host_xfer_restore	,	F_156
hs_start	,	V_154
DSI_ACTIVE_H_START	,	F_66
DSI_CMD_MDP_STREAM_TOTAL_V_TOTAL	,	F_80
dsi_host_attach	,	F_127
ver	,	V_4
REG_DSI_ACTIVE_H	,	V_171
"%s: can't find byte_clk_src. ret=%d\n"	,	L_27
DSI_IRQ_CMD_DMA_DONE	,	V_254
DSI_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW	,	V_240
"%s: Failed to enable dsi esc clk\n"	,	L_37
format	,	V_77
PTR_ERR	,	F_31
tx_gem	,	V_196
DSI_VERSION_MAJOR	,	V_9
"%s: Set max pkt size failed, %d\n"	,	L_84
devm_regulator_bulk_get	,	F_27
msm_dsi_host_cmd_rx	,	F_158
clk_set_rate	,	F_35
SWAP_RGB	,	V_118
"%s: host index not specified, ret=%d\n"	,	L_68
MIPI_DCS_WRITE_MEMORY_CONTINUE	,	V_122
REG_DSI_ERR_INT_MASK0	,	V_138
REG_DSI_ACTIVE_V	,	V_172
msecs_to_jiffies	,	F_87
htotal	,	V_157
rx_byte	,	V_211
SZ_4K	,	V_269
video_comp	,	V_187
DSI_IRQ_VIDEO_DONE	,	V_253
"regulator %d set op mode failed, %d\n"	,	L_8
"byte_clk_src"	,	L_26
"%s: cannot duplicate mode\n"	,	L_100
temp	,	V_214
DSI_RDBK_DATA_CTRL_CLR	,	V_296
GPIOD_OUT_LOW	,	V_257
irqreturn_t	,	T_4
"bus_clk"	,	L_16
DSI_CMD_MDP_STREAM_CTRL_WORD_COUNT	,	F_76
esc_clk	,	V_59
REG_DSI_CTRL	,	V_104
msm_dsi_host_register	,	F_149
payload_length	,	V_206
queue_work	,	F_121
err_work	,	V_228
msm_dsi_host_get_panel	,	F_176
"%s: packet size is too big\n"	,	L_51
dsi_host_irq	,	F_122
dsi_err_worker	,	F_112
"Set clk rates: pclk=%d, byteclk=%d"	,	L_34
REG_DSI_DLN0_PHY_ERR	,	V_236
msm_dsi_host_cmd_tx	,	F_157
msm_writel	,	F_7
