#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 14:55:31 2024
# Process ID: 74248
# Current directory: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1
# Command line: vivado.exe -log TopMi400EamPoc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopMi400EamPoc.tcl -notrace
# Log file: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc.vdi
# Journal file: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1\vivado.jou
# Running On        :BDCGEHARRIS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics  
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33585 MB
# Swap memory       :29100 MB
# Total Virtual     :62685 MB
# Available Virtual :15699 MB
#-----------------------------------------------------------
source TopMi400EamPoc.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 554.910 ; gain = 197.496
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/projects/mi400-eam-poc/source/Axi4FabricBridge.ipgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top TopMi400EamPoc -part xcau25p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau25p-ffvb676-2-e
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_axis_dwidth_converter_0_0/PcieBridge_axis_dwidth_converter_0_0.dcp' for cell 'PcieBridge_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.dcp' for cell 'PcieBridge_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0.dcp' for cell 'PcieBridge_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0.dcp' for cell 'PcieBridge_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_Axi4FabricBridge_0_0/MicroBlazeCore_Axi4FabricBridge_0_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/Axi4FabricBridge_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_0_0/MicroBlazeCore_axi_timer_0_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_1_0/MicroBlazeCore_axi_timer_1_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_uartlite_0_0/MicroBlazeCore_axi_uartlite_0_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_0/MicroBlazeCore_microblaze_0_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_axi_intc_0/MicroBlazeCore_microblaze_0_axi_intc_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_rst_clk_wiz_1_100M_0/MicroBlazeCore_rst_clk_wiz_1_100M_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_xbar_0/MicroBlazeCore_xbar_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_dlmb_bram_if_cntlr_0/MicroBlazeCore_dlmb_bram_if_cntlr_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_dlmb_v10_0/MicroBlazeCore_dlmb_v10_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_ilmb_bram_if_cntlr_0/MicroBlazeCore_ilmb_bram_if_cntlr_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_ilmb_v10_0/MicroBlazeCore_ilmb_v10_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_lmb_bram_0/MicroBlazeCore_lmb_bram_0.dcp' for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1824.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: PcieBridge_i/util_ds_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_gt.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_gt.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:225]
set_switching_activity: Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 4056.895 ; gain = 2005.242
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1839' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:232]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1840' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:234]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1857' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:236]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:247]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:248]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:252]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:253]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:255]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:256]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:257]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0_board.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0_board.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'PcieBridge_i/xdma_0/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1840' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:120]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1857' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:122]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1858' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:124]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0_board.xdc] for cell 'PcieBridge_i/util_ds_buf/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0_board.xdc] for cell 'PcieBridge_i/util_ds_buf/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_0/MicroBlazeCore_microblaze_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_0/MicroBlazeCore_microblaze_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_0_0/MicroBlazeCore_axi_timer_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_0_0/MicroBlazeCore_axi_timer_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_0/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_1_0/MicroBlazeCore_axi_timer_1_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_timer_1_0/MicroBlazeCore_axi_timer_1_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_timer_1/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_uartlite_0_0/MicroBlazeCore_axi_uartlite_0_0_board.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_uartlite_0_0/MicroBlazeCore_axi_uartlite_0_0_board.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_uartlite_0_0/MicroBlazeCore_axi_uartlite_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_axi_uartlite_0_0/MicroBlazeCore_axi_uartlite_0_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/axi_uartlite_0/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_axi_intc_0/MicroBlazeCore_microblaze_0_axi_intc_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_axi_intc_0/MicroBlazeCore_microblaze_0_axi_intc_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_rst_clk_wiz_1_100M_0/MicroBlazeCore_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_rst_clk_wiz_1_100M_0/MicroBlazeCore_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_rst_clk_wiz_1_100M_0/MicroBlazeCore_rst_clk_wiz_1_100M_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_rst_clk_wiz_1_100M_0/MicroBlazeCore_rst_clk_wiz_1_100M_0.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [S:/projects/mi400-eam-poc/source/io_constraints.xdc]
Finished Parsing XDC File [S:/projects/mi400-eam-poc/source/io_constraints.xdc]
Parsing XDC File [S:/projects/mi400-eam-poc/source/clock_constraints.xdc]
Finished Parsing XDC File [S:/projects/mi400-eam-poc/source/clock_constraints.xdc]
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/PcieBridge_xdma_0_0_pcie4_ip_board.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/PcieBridge_xdma_0_0_pcie4_ip_board.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:62]
INFO: [Timing 38-2] Deriving generated clocks [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:73]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-54' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:73]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc] for cell 'PcieBridge_i/mdm_0/U0'
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc:5]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc] for cell 'PcieBridge_i/mdm_0/U0'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc:57]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_auto_cc_0/MicroBlazeCore_auto_cc_0_clocks.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_axi_intc_0/MicroBlazeCore_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_axi_intc_0/MicroBlazeCore_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_intc/U0'
INFO: [Project 1-1714] 27 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[127].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Generating merged BMM file for the design top 'TopMi400EamPoc'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: s:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.gen/sources_1/bd/MicroBlazeCore/ip/MicroBlazeCore_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 79 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4056.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 347 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 67 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 130 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

135 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 4056.895 ; gain = 3432.527
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4056.895 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 152c58190

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4056.895 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 152c58190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4056.895 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 152c58190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4056.895 ; gain = 0.000
Phase 1 Initialization | Checksum: 152c58190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4056.895 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 152c58190

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 4056.895 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 152c58190

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 4056.895 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 152c58190

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4056.895 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 115 pins
INFO: [Opt 31-138] Pushed 46 inverter(s) to 3880 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2056590f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4056.895 ; gain = 0.000
Retarget | Checksum: 2056590f3
INFO: [Opt 31-389] Phase Retarget created 210 cells and removed 1380 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 18 load pin(s).
Phase 4 Constant propagation | Checksum: 20ca35aa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4056.895 ; gain = 0.000
Constant propagation | Checksum: 20ca35aa0
INFO: [Opt 31-389] Phase Constant propagation created 325 cells and removed 648 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 172dea72d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4056.895 ; gain = 0.000
Sweep | Checksum: 172dea72d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3032 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 42 load(s) on clock net PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 216676270

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4056.895 ; gain = 0.000
BUFG optimization | Checksum: 216676270
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 216676270

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4056.895 ; gain = 0.000
Shift Register Optimization | Checksum: 216676270
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26abad5c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4056.895 ; gain = 0.000
Post Processing Netlist | Checksum: 26abad5c0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 180126fc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4056.895 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4056.895 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 180126fc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4056.895 ; gain = 0.000
Phase 9 Finalization | Checksum: 180126fc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4056.895 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             210  |            1380  |                                              4  |
|  Constant propagation         |             325  |             648  |                                              3  |
|  Sweep                        |               0  |            3032  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 180126fc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4056.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 289 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 32 Total Ports: 578
Ending PowerOpt Patch Enables Task | Checksum: 2079ac4ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4327.031 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2079ac4ce

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 4327.031 ; gain = 270.137

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 2686cab8d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 4327.031 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2686cab8d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4327.031 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4327.031 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2686cab8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4327.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:56 . Memory (MB): peak = 4327.031 ; gain = 270.137
INFO: [Vivado 12-24828] Executing command : report_drc -file TopMi400EamPoc_drc_opted.rpt -pb TopMi400EamPoc_drc_opted.pb -rpx TopMi400EamPoc_drc_opted.rpx
Command: report_drc -file TopMi400EamPoc_drc_opted.rpt -pb TopMi400EamPoc_drc_opted.pb -rpx TopMi400EamPoc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4327.031 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.031 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4327.031 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 4327.031 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4327.031 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4327.031 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 4327.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4327.031 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4327.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d26d63a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4327.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 175feee62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18085adc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18085adc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4327.031 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18085adc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 239e8f439

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 23d77edd0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 289bd02d9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 289bd02d9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2017585f6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1ec56f4e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1ec56f4e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4327.031 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1ec56f4e6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4327.031 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1913163ef

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1913163ef

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1913163ef

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 4327.031 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19422fe19

Time (s): cpu = 00:01:45 ; elapsed = 00:01:42 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 733 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 255 nets or LUTs. Breaked 0 LUT, combined 255 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 26 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 116 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 116 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 4352.230 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4352.230 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            255  |                   255  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    25  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            255  |                   280  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 117912de6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:50 . Memory (MB): peak = 4352.230 ; gain = 25.199
Phase 2.4 Global Placement Core | Checksum: 18d374b4f

Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 4352.230 ; gain = 25.199
Phase 2 Global Placement | Checksum: 18d374b4f

Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10289d79c

Time (s): cpu = 00:02:09 ; elapsed = 00:02:07 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a662e35b

Time (s): cpu = 00:02:12 ; elapsed = 00:02:10 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 16985b083

Time (s): cpu = 00:02:29 ; elapsed = 00:02:24 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 19cf85208

Time (s): cpu = 00:02:39 ; elapsed = 00:02:38 . Memory (MB): peak = 4352.230 ; gain = 25.199
Phase 3.3.2 Slice Area Swap | Checksum: 19cf85208

Time (s): cpu = 00:02:39 ; elapsed = 00:02:38 . Memory (MB): peak = 4352.230 ; gain = 25.199
Phase 3.3 Small Shape DP | Checksum: 201957ef3

Time (s): cpu = 00:02:59 ; elapsed = 00:02:55 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 20926495a

Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 172117657

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 4352.230 ; gain = 25.199
Phase 3 Detail Placement | Checksum: 172117657

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 4352.230 ; gain = 25.199

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da621fe1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.837 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1922dd9a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4410.254 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2623a4c8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4410.254 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da621fe1

Time (s): cpu = 00:04:22 ; elapsed = 00:04:28 . Memory (MB): peak = 4410.254 ; gain = 83.223

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.837. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2569f3e08

Time (s): cpu = 00:04:22 ; elapsed = 00:04:29 . Memory (MB): peak = 4410.254 ; gain = 83.223

Time (s): cpu = 00:04:22 ; elapsed = 00:04:29 . Memory (MB): peak = 4410.254 ; gain = 83.223
Phase 4.1 Post Commit Optimization | Checksum: 2569f3e08

Time (s): cpu = 00:04:22 ; elapsed = 00:04:29 . Memory (MB): peak = 4410.254 ; gain = 83.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4469.234 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac91c8da

Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 4469.234 ; gain = 142.203

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ac91c8da

Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 4469.234 ; gain = 142.203
Phase 4.3 Placer Reporting | Checksum: 1ac91c8da

Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 4469.234 ; gain = 142.203

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4469.234 ; gain = 0.000

Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 4469.234 ; gain = 142.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166d2e93d

Time (s): cpu = 00:04:33 ; elapsed = 00:04:40 . Memory (MB): peak = 4469.234 ; gain = 142.203
Ending Placer Task | Checksum: 8e0e48a7

Time (s): cpu = 00:04:33 ; elapsed = 00:04:41 . Memory (MB): peak = 4469.234 ; gain = 142.203
206 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:38 ; elapsed = 00:04:46 . Memory (MB): peak = 4469.234 ; gain = 142.203
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file TopMi400EamPoc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TopMi400EamPoc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopMi400EamPoc_utilization_placed.rpt -pb TopMi400EamPoc_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4469.234 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4469.234 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4469.234 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.841 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
217 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4469.234 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4469.234 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4469.234 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4469.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4469.234 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 41c6ab27 ConstDB: 0 ShapeSum: b87c880 RouteDB: 40bfd500
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.906 . Memory (MB): peak = 4469.234 ; gain = 0.000
Post Restoration Checksum: NetGraph: bf5f9646 | NumContArr: 33ab106f | Constraints: 6d0c049a | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 222bfa5ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 4472.922 ; gain = 3.688

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 222bfa5ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 4472.922 ; gain = 3.688

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 222bfa5ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 4472.922 ; gain = 3.688

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 28c985263

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 4551.945 ; gain = 82.711

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a0e800a8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4551.945 ; gain = 82.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.895  | TNS=0.000  | WHS=-0.889 | THS=-189.817|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1833ed053

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 4551.945 ; gain = 82.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.895  | TNS=0.000  | WHS=-2.148 | THS=-302.402|

Phase 2.5 Update Timing for Bus Skew | Checksum: 21f47e80e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 4551.945 ; gain = 82.711

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00187468 %
  Global Horizontal Routing Utilization  = 0.00354747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38720
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34549
  Number of Partially Routed Nets     = 4171
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b084113a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b084113a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 229c947f4

Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4603.297 ; gain = 134.062
Phase 4 Initial Routing | Checksum: 1b98c004c

Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4719
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.693  | TNS=0.000  | WHS=-0.650 | THS=-2.327 |

Phase 5.1 Global Iteration 0 | Checksum: 24bcd8874

Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2336036ae

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 4603.297 ; gain = 134.062
Phase 5 Rip-up And Reroute | Checksum: 2336036ae

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2336036ae

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2336036ae

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 4603.297 ; gain = 134.062
Phase 6 Delay and Skew Optimization | Checksum: 2336036ae

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.693  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 254ab38c5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 4603.297 ; gain = 134.062
Phase 7 Post Hold Fix | Checksum: 254ab38c5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.83987 %
  Global Horizontal Routing Utilization  = 2.75582 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 254ab38c5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 254ab38c5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y7/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X0Y1/COM2_REFCLKOUT1
Phase 10 Depositing Routes | Checksum: 254ab38c5

Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 254ab38c5

Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 254ab38c5

Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 4603.297 ; gain = 134.062

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.693  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 254ab38c5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 4603.297 ; gain = 134.062
Total Elapsed time in route_design: 108.454 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: ba46f85a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 4603.297 ; gain = 134.062
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ba46f85a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 4603.297 ; gain = 134.062

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:54 . Memory (MB): peak = 4603.297 ; gain = 134.062
INFO: [Vivado 12-24828] Executing command : report_drc -file TopMi400EamPoc_drc_routed.rpt -pb TopMi400EamPoc_drc_routed.pb -rpx TopMi400EamPoc_drc_routed.rpx
Command: report_drc -file TopMi400EamPoc_drc_routed.rpt -pb TopMi400EamPoc_drc_routed.pb -rpx TopMi400EamPoc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file TopMi400EamPoc_methodology_drc_routed.rpt -pb TopMi400EamPoc_methodology_drc_routed.pb -rpx TopMi400EamPoc_methodology_drc_routed.rpx
Command: report_methodology -file TopMi400EamPoc_methodology_drc_routed.rpt -pb TopMi400EamPoc_methodology_drc_routed.pb -rpx TopMi400EamPoc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file TopMi400EamPoc_timing_summary_routed.rpt -pb TopMi400EamPoc_timing_summary_routed.pb -rpx TopMi400EamPoc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TopMi400EamPoc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TopMi400EamPoc_route_status.rpt -pb TopMi400EamPoc_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file TopMi400EamPoc_power_routed.rpt -pb TopMi400EamPoc_power_summary_routed.pb -rpx TopMi400EamPoc_power_routed.rpx
Command: report_power -file TopMi400EamPoc_power_routed.rpt -pb TopMi400EamPoc_power_summary_routed.pb -rpx TopMi400EamPoc_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
253 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TopMi400EamPoc_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TopMi400EamPoc_bus_skew_routed.rpt -pb TopMi400EamPoc_bus_skew_routed.pb -rpx TopMi400EamPoc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:46 ; elapsed = 00:01:39 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 4603.297 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4603.297 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4603.297 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 4603.297 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4603.297 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4603.297 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4603.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 15:09:11 2024...
#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 15:15:14 2024
# Process ID: 61920
# Current directory: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1
# Command line: vivado.exe -log TopMi400EamPoc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopMi400EamPoc.tcl -notrace
# Log file: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1/TopMi400EamPoc.vdi
# Journal file: S:/projects/mi400-eam-poc/proj-mcu/mi400-eam-poc-mcu.runs/impl_1\vivado.jou
# Running On        :BDCGEHARRIS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics  
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33585 MB
# Swap memory       :29100 MB
# Total Virtual     :62685 MB
# Available Virtual :15066 MB
#-----------------------------------------------------------
source TopMi400EamPoc.tcl -notrace
Command: open_checkpoint TopMi400EamPoc_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 371.152 ; gain = 6.301
INFO: [Device 21-403] Loading part xcau25p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1718.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1891.145 ; gain = 8.809
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3920.180 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3920.180 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3920.180 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.180 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 3920.180 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.180 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3920.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 343 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 67 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 126 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 3920.180 ; gain = 3562.988
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force TopMi400EamPoc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopMi400EamPoc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3920.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 15:17:10 2024...
