(module AppleIIeAux (layer F.Cu) (tedit 6065D013)
  (fp_text reference REF** (at 36.83 -5.08) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value AppleIIeAux (at 62.23 -5.08) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_poly (pts (xy -2.413 -3.81) (xy -2.413 3.81) (xy 76.073 3.81) (xy 76.073 -3.81)) (layer B.Mask) (width 0))
  (fp_poly (pts (xy -2.413 -3.81) (xy -2.413 3.81) (xy 76.073 3.81) (xy 76.073 -3.81)) (layer F.Mask) (width 0))
  (pad 1 smd rect (at 0 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 2 smd rect (at 2.54 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 3 smd rect (at 5.08 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 4 smd rect (at 7.62 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 5 smd rect (at 10.16 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 6 smd rect (at 12.7 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 7 smd rect (at 15.24 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 8 smd rect (at 17.78 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 9 smd rect (at 20.32 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 10 smd rect (at 22.86 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 11 smd rect (at 25.4 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 12 smd rect (at 27.94 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 13 smd rect (at 30.48 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 14 smd rect (at 33.02 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 15 smd rect (at 35.56 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 16 smd rect (at 38.1 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 17 smd rect (at 40.64 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 18 smd rect (at 43.18 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 19 smd rect (at 45.72 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 20 smd rect (at 48.26 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 21 smd rect (at 50.8 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 22 smd rect (at 53.34 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 23 smd rect (at 55.88 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 24 smd rect (at 58.42 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 25 smd rect (at 60.96 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 60 smd rect (at 0 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 59 smd rect (at 2.54 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 58 smd rect (at 5.08 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 57 smd rect (at 7.62 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 56 smd rect (at 10.16 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 55 smd rect (at 12.7 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 54 smd rect (at 15.24 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 53 smd rect (at 17.78 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 52 smd rect (at 20.32 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 51 smd rect (at 22.86 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 50 smd rect (at 25.4 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 49 smd rect (at 27.94 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 48 smd rect (at 30.48 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 47 smd rect (at 33.02 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 46 smd rect (at 35.56 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 45 smd rect (at 38.1 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 44 smd rect (at 40.64 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 43 smd rect (at 43.18 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 42 smd rect (at 45.72 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 41 smd rect (at 48.26 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 40 smd rect (at 50.8 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 39 smd rect (at 53.34 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 38 smd rect (at 55.88 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 37 smd rect (at 58.42 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 36 smd rect (at 60.96 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 31 smd rect (at 73.66 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 30 smd rect (at 73.66 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 32 smd rect (at 71.12 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 29 smd rect (at 71.12 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 33 smd rect (at 68.58 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 28 smd rect (at 68.58 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 34 smd rect (at 66.04 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 27 smd rect (at 66.04 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 35 smd rect (at 63.5 0) (size 1.524 6.35) (layers B.Cu B.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
  (pad 26 smd rect (at 63.5 0) (size 1.524 6.35) (layers F.Cu F.Mask)
    (solder_mask_margin 0.635) (clearance 0.254))
)
