// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vpcore_tb.h for the primary calling header

#ifndef VERILATED_VPCORE_TB___024ROOT_H_
#define VERILATED_VPCORE_TB___024ROOT_H_  // guard

#include "verilated.h"

class Vpcore_tb__Syms;

class Vpcore_tb___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(reset,0,0);
        CData/*0:0*/ pcore_tb__DOT__irq_ext;
        CData/*0:0*/ pcore_tb__DOT__irq_soft;
        CData/*0:0*/ pcore_tb__DOT__uart_rx;
        CData/*0:0*/ pcore_tb__DOT__uart_tx;
        CData/*0:0*/ pcore_tb__DOT__spi_clk;
        CData/*0:0*/ pcore_tb__DOT__spi_cs;
        CData/*0:0*/ pcore_tb__DOT__spi_mosi;
        CData/*0:0*/ pcore_tb__DOT__spi_miso;
        CData/*7:0*/ pcore_tb__DOT__r_sg;
        CData/*7:0*/ pcore_tb__DOT__r_an;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__bmem_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__lsu_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__store_busy;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__irq_uart;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__irq_spi;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__w_sg;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__w_an;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_in;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_digit;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_init;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__w_segments;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT____Vcellinp__divide_module__fwd2div_flush_i;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__irq_req_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__irq_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_misaligned;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_result;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgExtracted_h0362d37b__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgTmp_h267a80af__0;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_ctrl;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2fwd;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_byte;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rd_exc_code;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wr_exc_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req_sync;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag;
    };
    struct {
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__seip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__stip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ssip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__timer_irq_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq0_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq1_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__spi_irq_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__gpio_irq_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_global_ie;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_lsu_pf_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_ileg_inst_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_i_pf_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_break_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__ld_misalign_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__st_misalign_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ebreak;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ecall;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h6f1eb695__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT____VdfgTmp_h8a01cdb0__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs1_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs2_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_use_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_csr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__if_id_exe_stall;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_stall;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__div_stall_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_div_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__id_exe_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__exe_new_pc_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2if;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2exe;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h41bfb133__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ops_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_sign_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_sign_next;
    };
    struct {
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_sign_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_ack_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__div_valid;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT____VdfgExtracted_hc559d527__1;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__busy_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__done_ff;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__counter;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_done;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__a_slt_b;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__a_uslt_b;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__sc_pass;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_reserve_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_save;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__state_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dmem_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__uart_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__clint_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__plic_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__spi_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioA_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioB_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpioC_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpsw_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__gpled_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__r_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__w_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_lo_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_hi_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_lo_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_hi_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_overflow_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT____Vcellinp__plic_regs_module__claim_idx_i;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_pending;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_active;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_src_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__claim;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__complete;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__regs2gateway;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__claim_req;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_idx;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_wr_req;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_th_reg_wr_flag;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_reg_wr_flag;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__ie_reg_wr_flag;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_next;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h06702582__1;
    };
    struct {
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_hbb644852__1;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__c_state;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__n_state;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__load_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__store_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_read;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_modify;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_write;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioA_io;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioB_io;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpioC_io;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_pin_en;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_data;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_dir;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_ie;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_sel_int_lvl;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_data_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_dir_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ip_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_ie_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_int_lvl_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_int_lvl_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_wr_req;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out0;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out1;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out2;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio_io__out__strong__out3;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_pin_en;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_data;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_dir;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_ie;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_sel_int_lvl;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_data_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_dir_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ip_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_ie_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_int_lvl_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_int_lvl_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_wr_req;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out0;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out1;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out2;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio_io__out__strong__out3;
    };
    struct {
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_pin_en;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_data;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_dir;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_ie;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_sel_int_lvl;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_data_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_dir_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ip_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_ie_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_int_lvl_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_int_lvl_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_wr_req;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out0;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out1;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out2;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio_io__out__strong__out3;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__gpled_sel_data;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_wr_req;
        CData/*0:0*/ __VdfgTmp_hb736675d__0;
        CData/*0:0*/ __VdfgTmp_h240225d2__0;
        CData/*0:0*/ __Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__is_jal;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __Vtrigrprev__TOP__clk;
        CData/*0:0*/ __Vtrigrprev__TOP__reset;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        SData/*15:0*/ pcore_tb__DOT__gp_switch_i;
        SData/*15:0*/ pcore_tb__DOT__gp_led_o;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_next;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_hword;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2ptop;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_sw_data_ff;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_led_data_ff;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_led_data_next;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__firmware;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__max_cycles;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__main_time;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__signature_file;
        IData/*31:0*/ pcore_tb__DOT__write_sig;
        IData/*23:0*/ pcore_tb__DOT__dut__DOT__gpio_io__en0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_val;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_cnt;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__i;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr2wrb_data_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__div2wrb_next;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT____VdfgExtracted_h307746f8__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs1_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs2_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_adder_output;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_1;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_2;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_result;
    };
    struct {
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_operand_2;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_b_result;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_1_rev;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_2_rev;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_operand_1;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_operand_2;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmul_result;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__clmulr_result;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_word;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__writeback_module__DOT__wrb_rd_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr1_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_opr2_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__alu_d_result_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__div;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__rem;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__opr2_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__quo_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hadd1da02__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_data_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_addr_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_operand_a;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_operand_a_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_result;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__write_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__reg_r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__reg_r_data;
    };
    struct {
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__reg_r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__reg_r_data;
        IData/*31:0*/ __VdfgTmp_h409023d6__0;
        IData/*31:0*/ __Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next;
        IData/*31:0*/ __Vtrigrprev__TOP__pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__uart2dbus;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__spi2dbus;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__gpio2dbus;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_next;
        VlWide<3>/*71:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_ctrl_next;
        VlWide<7>/*196:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__id2exe_data_next;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_next;
        VlWide<4>/*112:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_next;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu2wrb_data_next;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff;
        VlWide<4>/*112:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__fetch_module__DOT__if2id_data;
        VlWide<3>/*71:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl;
        VlWide<7>/*196:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_output;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__cnt_en;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__execute_module__DOT__mul_output;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data;
        VlWide<3>/*67:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__dbus2lsu;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_data;
        QData/*38:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe2csr;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__acc_next;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT__rem_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__divide_module__DOT__divider_module__DOT____Vconcswap_1_hd8e18672__0;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus2peri;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_next;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_ff;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_next;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__clint2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic2dbus_ff;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusA2gpio;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusB2gpio;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusC2gpio;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__dbusSP2gpio;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_A__DOT__gpio2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_B__DOT__gpio2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gpio_C__DOT__gpio2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__gpio_top_module__DOT__gp_sw_led__DOT__gpio2dbus_ff;
        VlUnpacked<CData/*7:0*/, 16> pcore_tb__DOT__dut__DOT__m_7segcon1__DOT__r_load_mem;
        VlUnpacked<IData/*31:0*/, 32> pcore_tb__DOT__dut__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file;
        VlUnpacked<IData/*31:0*/, 4194304> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dualport_memory;
        VlUnpacked<CData/*0:0*/, 13> __Vm_traceActivity;
    };
    VlTriggerVec<3> __VstlTriggered;
    VlTriggerVec<5> __VactTriggered;
    VlTriggerVec<5> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vpcore_tb__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vpcore_tb___024root(Vpcore_tb__Syms* symsp, const char* v__name);
    ~Vpcore_tb___024root();
    VL_UNCOPYABLE(Vpcore_tb___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
