ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_Base_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB131:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM4 init function */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM4_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  44:Core/Src/tim.c ****   htim4.Instance = TIM4;
  45:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
  46:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim4.Init.Period = 20999;
  48:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  80:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c **** }
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  85:Core/Src/tim.c **** {
  30              		.loc 1 85 1 view -0
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 3


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
  35              		.loc 1 87 3 view .LVU1
  36              		.loc 1 87 20 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 87 5 view .LVU3
  39 0002 094B     		ldr	r3, .L8
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L7
  42 0008 7047     		bx	lr
  43              	.L7:
  85:Core/Src/tim.c **** 
  44              		.loc 1 85 1 view .LVU4
  45 000a 82B0     		sub	sp, sp, #8
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
  92:Core/Src/tim.c ****     /* TIM4 clock enable */
  93:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
  48              		.loc 1 93 5 is_stmt 1 view .LVU5
  49              	.LBB2:
  50              		.loc 1 93 5 view .LVU6
  51 000c 0023     		movs	r3, #0
  52 000e 0193     		str	r3, [sp, #4]
  53              		.loc 1 93 5 view .LVU7
  54 0010 064B     		ldr	r3, .L8+4
  55 0012 1A6C     		ldr	r2, [r3, #64]
  56 0014 42F00402 		orr	r2, r2, #4
  57 0018 1A64     		str	r2, [r3, #64]
  58              		.loc 1 93 5 view .LVU8
  59 001a 1B6C     		ldr	r3, [r3, #64]
  60 001c 03F00403 		and	r3, r3, #4
  61 0020 0193     		str	r3, [sp, #4]
  62              		.loc 1 93 5 view .LVU9
  63 0022 019B     		ldr	r3, [sp, #4]
  64              	.LBE2:
  65              		.loc 1 93 5 view .LVU10
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c **** }
  66              		.loc 1 98 1 is_stmt 0 view .LVU11
  67 0024 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0026 7047     		bx	lr
  72              	.L9:
  73              		.align	2
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 4


  74              	.L8:
  75 0028 00080040 		.word	1073743872
  76 002c 00380240 		.word	1073887232
  77              		.cfi_endproc
  78              	.LFE131:
  80              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_MspPostInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	HAL_TIM_MspPostInit:
  88              	.LVL1:
  89              	.LFB132:
  99:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 100:Core/Src/tim.c **** {
  90              		.loc 1 100 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 100 1 is_stmt 0 view .LVU13
  95 0000 00B5     		push	{lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 87B0     		sub	sp, sp, #28
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 32
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 102 3 is_stmt 1 view .LVU14
 103              		.loc 1 102 20 is_stmt 0 view .LVU15
 104 0004 0023     		movs	r3, #0
 105 0006 0193     		str	r3, [sp, #4]
 106 0008 0293     		str	r3, [sp, #8]
 107 000a 0393     		str	r3, [sp, #12]
 108 000c 0493     		str	r3, [sp, #16]
 109 000e 0593     		str	r3, [sp, #20]
 103:Core/Src/tim.c ****   if(timHandle->Instance==TIM4)
 110              		.loc 1 103 3 is_stmt 1 view .LVU16
 111              		.loc 1 103 15 is_stmt 0 view .LVU17
 112 0010 0268     		ldr	r2, [r0]
 113              		.loc 1 103 5 view .LVU18
 114 0012 0E4B     		ldr	r3, .L14
 115 0014 9A42     		cmp	r2, r3
 116 0016 02D0     		beq	.L13
 117              	.LVL2:
 118              	.L10:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 110:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 111:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 112:Core/Src/tim.c ****     */
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 5


 113:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 114:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 118:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c **** }
 119              		.loc 1 125 1 view .LVU19
 120 0018 07B0     		add	sp, sp, #28
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 001a 5DF804FB 		ldr	pc, [sp], #4
 126              	.LVL3:
 127              	.L13:
 128              	.LCFI5:
 129              		.cfi_restore_state
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 130              		.loc 1 109 5 is_stmt 1 view .LVU20
 131              	.LBB3:
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 132              		.loc 1 109 5 view .LVU21
 133 001e 0023     		movs	r3, #0
 134 0020 0093     		str	r3, [sp]
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 135              		.loc 1 109 5 view .LVU22
 136 0022 0B4B     		ldr	r3, .L14+4
 137 0024 1A6B     		ldr	r2, [r3, #48]
 138 0026 42F00802 		orr	r2, r2, #8
 139 002a 1A63     		str	r2, [r3, #48]
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 140              		.loc 1 109 5 view .LVU23
 141 002c 1B6B     		ldr	r3, [r3, #48]
 142 002e 03F00803 		and	r3, r3, #8
 143 0032 0093     		str	r3, [sp]
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 144              		.loc 1 109 5 view .LVU24
 145 0034 009B     		ldr	r3, [sp]
 146              	.LBE3:
 109:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 147              		.loc 1 109 5 view .LVU25
 113:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 148              		.loc 1 113 5 view .LVU26
 113:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149              		.loc 1 113 25 is_stmt 0 view .LVU27
 150 0036 4FF48043 		mov	r3, #16384
 151 003a 0193     		str	r3, [sp, #4]
 114:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 114 5 is_stmt 1 view .LVU28
 114:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 6


 153              		.loc 1 114 26 is_stmt 0 view .LVU29
 154 003c 0223     		movs	r3, #2
 155 003e 0293     		str	r3, [sp, #8]
 115:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 115 5 is_stmt 1 view .LVU30
 116:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 157              		.loc 1 116 5 view .LVU31
 117:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 158              		.loc 1 117 5 view .LVU32
 117:Core/Src/tim.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 159              		.loc 1 117 31 is_stmt 0 view .LVU33
 160 0040 0593     		str	r3, [sp, #20]
 118:Core/Src/tim.c **** 
 161              		.loc 1 118 5 is_stmt 1 view .LVU34
 162 0042 01A9     		add	r1, sp, #4
 163 0044 0348     		ldr	r0, .L14+8
 164              	.LVL4:
 118:Core/Src/tim.c **** 
 165              		.loc 1 118 5 is_stmt 0 view .LVU35
 166 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
 168              		.loc 1 125 1 view .LVU36
 169 004a E5E7     		b	.L10
 170              	.L15:
 171              		.align	2
 172              	.L14:
 173 004c 00080040 		.word	1073743872
 174 0050 00380240 		.word	1073887232
 175 0054 000C0240 		.word	1073875968
 176              		.cfi_endproc
 177              	.LFE132:
 179              		.section	.text.MX_TIM4_Init,"ax",%progbits
 180              		.align	1
 181              		.global	MX_TIM4_Init
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	MX_TIM4_Init:
 187              	.LFB130:
  31:Core/Src/tim.c **** 
 188              		.loc 1 31 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 56
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 00B5     		push	{lr}
 193              	.LCFI6:
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 14, -4
 196 0002 8FB0     		sub	sp, sp, #60
 197              	.LCFI7:
 198              		.cfi_def_cfa_offset 64
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 199              		.loc 1 37 3 view .LVU38
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 200              		.loc 1 37 26 is_stmt 0 view .LVU39
 201 0004 0023     		movs	r3, #0
 202 0006 0A93     		str	r3, [sp, #40]
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 7


 203 0008 0B93     		str	r3, [sp, #44]
 204 000a 0C93     		str	r3, [sp, #48]
 205 000c 0D93     		str	r3, [sp, #52]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 206              		.loc 1 38 3 is_stmt 1 view .LVU40
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 207              		.loc 1 38 27 is_stmt 0 view .LVU41
 208 000e 0893     		str	r3, [sp, #32]
 209 0010 0993     		str	r3, [sp, #36]
  39:Core/Src/tim.c **** 
 210              		.loc 1 39 3 is_stmt 1 view .LVU42
  39:Core/Src/tim.c **** 
 211              		.loc 1 39 22 is_stmt 0 view .LVU43
 212 0012 0193     		str	r3, [sp, #4]
 213 0014 0293     		str	r3, [sp, #8]
 214 0016 0393     		str	r3, [sp, #12]
 215 0018 0493     		str	r3, [sp, #16]
 216 001a 0593     		str	r3, [sp, #20]
 217 001c 0693     		str	r3, [sp, #24]
 218 001e 0793     		str	r3, [sp, #28]
  44:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 219              		.loc 1 44 3 is_stmt 1 view .LVU44
  44:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 220              		.loc 1 44 18 is_stmt 0 view .LVU45
 221 0020 2048     		ldr	r0, .L28
 222 0022 214A     		ldr	r2, .L28+4
 223 0024 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 224              		.loc 1 45 3 is_stmt 1 view .LVU46
  45:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 225              		.loc 1 45 24 is_stmt 0 view .LVU47
 226 0026 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim4.Init.Period = 20999;
 227              		.loc 1 46 3 is_stmt 1 view .LVU48
  46:Core/Src/tim.c ****   htim4.Init.Period = 20999;
 228              		.loc 1 46 26 is_stmt 0 view .LVU49
 229 0028 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 230              		.loc 1 47 3 is_stmt 1 view .LVU50
  47:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 231              		.loc 1 47 21 is_stmt 0 view .LVU51
 232 002a 45F20722 		movw	r2, #20999
 233 002e C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 234              		.loc 1 48 3 is_stmt 1 view .LVU52
  48:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 235              		.loc 1 48 28 is_stmt 0 view .LVU53
 236 0030 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 237              		.loc 1 49 3 is_stmt 1 view .LVU54
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 238              		.loc 1 49 32 is_stmt 0 view .LVU55
 239 0032 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 240              		.loc 1 50 3 is_stmt 1 view .LVU56
  50:Core/Src/tim.c ****   {
 241              		.loc 1 50 7 is_stmt 0 view .LVU57
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 8


 242 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 243              	.LVL6:
  50:Core/Src/tim.c ****   {
 244              		.loc 1 50 6 view .LVU58
 245 0038 28BB     		cbnz	r0, .L23
 246              	.L17:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 247              		.loc 1 54 3 is_stmt 1 view .LVU59
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 248              		.loc 1 54 34 is_stmt 0 view .LVU60
 249 003a 4FF48053 		mov	r3, #4096
 250 003e 0A93     		str	r3, [sp, #40]
  55:Core/Src/tim.c ****   {
 251              		.loc 1 55 3 is_stmt 1 view .LVU61
  55:Core/Src/tim.c ****   {
 252              		.loc 1 55 7 is_stmt 0 view .LVU62
 253 0040 0AA9     		add	r1, sp, #40
 254 0042 1848     		ldr	r0, .L28
 255 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 256              	.LVL7:
  55:Core/Src/tim.c ****   {
 257              		.loc 1 55 6 view .LVU63
 258 0048 00BB     		cbnz	r0, .L24
 259              	.L18:
  59:Core/Src/tim.c ****   {
 260              		.loc 1 59 3 is_stmt 1 view .LVU64
  59:Core/Src/tim.c ****   {
 261              		.loc 1 59 7 is_stmt 0 view .LVU65
 262 004a 1648     		ldr	r0, .L28
 263 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 264              	.LVL8:
  59:Core/Src/tim.c ****   {
 265              		.loc 1 59 6 view .LVU66
 266 0050 F8B9     		cbnz	r0, .L25
 267              	.L19:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 268              		.loc 1 63 3 is_stmt 1 view .LVU67
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 269              		.loc 1 63 37 is_stmt 0 view .LVU68
 270 0052 0023     		movs	r3, #0
 271 0054 0893     		str	r3, [sp, #32]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 272              		.loc 1 64 3 is_stmt 1 view .LVU69
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 273              		.loc 1 64 33 is_stmt 0 view .LVU70
 274 0056 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   {
 275              		.loc 1 65 3 is_stmt 1 view .LVU71
  65:Core/Src/tim.c ****   {
 276              		.loc 1 65 7 is_stmt 0 view .LVU72
 277 0058 08A9     		add	r1, sp, #32
 278 005a 1248     		ldr	r0, .L28
 279 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 280              	.LVL9:
  65:Core/Src/tim.c ****   {
 281              		.loc 1 65 6 view .LVU73
 282 0060 D0B9     		cbnz	r0, .L26
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 9


 283              	.L20:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 284              		.loc 1 69 3 is_stmt 1 view .LVU74
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 285              		.loc 1 69 20 is_stmt 0 view .LVU75
 286 0062 6023     		movs	r3, #96
 287 0064 0193     		str	r3, [sp, #4]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 288              		.loc 1 70 3 is_stmt 1 view .LVU76
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 289              		.loc 1 70 19 is_stmt 0 view .LVU77
 290 0066 0023     		movs	r3, #0
 291 0068 0293     		str	r3, [sp, #8]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 292              		.loc 1 71 3 is_stmt 1 view .LVU78
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 293              		.loc 1 71 24 is_stmt 0 view .LVU79
 294 006a 0393     		str	r3, [sp, #12]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 295              		.loc 1 72 3 is_stmt 1 view .LVU80
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 296              		.loc 1 72 24 is_stmt 0 view .LVU81
 297 006c 0593     		str	r3, [sp, #20]
  73:Core/Src/tim.c ****   {
 298              		.loc 1 73 3 is_stmt 1 view .LVU82
  73:Core/Src/tim.c ****   {
 299              		.loc 1 73 7 is_stmt 0 view .LVU83
 300 006e 0822     		movs	r2, #8
 301 0070 01A9     		add	r1, sp, #4
 302 0072 0C48     		ldr	r0, .L28
 303 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 304              	.LVL10:
  73:Core/Src/tim.c ****   {
 305              		.loc 1 73 6 view .LVU84
 306 0078 88B9     		cbnz	r0, .L27
 307              	.L21:
  80:Core/Src/tim.c **** 
 308              		.loc 1 80 3 is_stmt 1 view .LVU85
 309 007a 0A48     		ldr	r0, .L28
 310 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 311              	.LVL11:
  82:Core/Src/tim.c **** 
 312              		.loc 1 82 1 is_stmt 0 view .LVU86
 313 0080 0FB0     		add	sp, sp, #60
 314              	.LCFI8:
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 4
 317              		@ sp needed
 318 0082 5DF804FB 		ldr	pc, [sp], #4
 319              	.L23:
 320              	.LCFI9:
 321              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 322              		.loc 1 52 5 is_stmt 1 view .LVU87
 323 0086 FFF7FEFF 		bl	Error_Handler
 324              	.LVL12:
 325 008a D6E7     		b	.L17
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 10


 326              	.L24:
  57:Core/Src/tim.c ****   }
 327              		.loc 1 57 5 view .LVU88
 328 008c FFF7FEFF 		bl	Error_Handler
 329              	.LVL13:
 330 0090 DBE7     		b	.L18
 331              	.L25:
  61:Core/Src/tim.c ****   }
 332              		.loc 1 61 5 view .LVU89
 333 0092 FFF7FEFF 		bl	Error_Handler
 334              	.LVL14:
 335 0096 DCE7     		b	.L19
 336              	.L26:
  67:Core/Src/tim.c ****   }
 337              		.loc 1 67 5 view .LVU90
 338 0098 FFF7FEFF 		bl	Error_Handler
 339              	.LVL15:
 340 009c E1E7     		b	.L20
 341              	.L27:
  75:Core/Src/tim.c ****   }
 342              		.loc 1 75 5 view .LVU91
 343 009e FFF7FEFF 		bl	Error_Handler
 344              	.LVL16:
 345 00a2 EAE7     		b	.L21
 346              	.L29:
 347              		.align	2
 348              	.L28:
 349 00a4 00000000 		.word	.LANCHOR0
 350 00a8 00080040 		.word	1073743872
 351              		.cfi_endproc
 352              	.LFE130:
 354              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_TIM_Base_MspDeInit
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	HAL_TIM_Base_MspDeInit:
 362              	.LVL17:
 363              	.LFB133:
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 128:Core/Src/tim.c **** {
 364              		.loc 1 128 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 369              		.loc 1 130 3 view .LVU93
 370              		.loc 1 130 20 is_stmt 0 view .LVU94
 371 0000 0268     		ldr	r2, [r0]
 372              		.loc 1 130 5 view .LVU95
 373 0002 054B     		ldr	r3, .L33
 374 0004 9A42     		cmp	r2, r3
 375 0006 00D0     		beq	.L32
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 11


 376              	.L30:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 135:Core/Src/tim.c ****     /* Peripheral clock disable */
 136:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c **** }
 377              		.loc 1 141 1 view .LVU96
 378 0008 7047     		bx	lr
 379              	.L32:
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 380              		.loc 1 136 5 is_stmt 1 view .LVU97
 381 000a 044A     		ldr	r2, .L33+4
 382 000c 136C     		ldr	r3, [r2, #64]
 383 000e 23F00403 		bic	r3, r3, #4
 384 0012 1364     		str	r3, [r2, #64]
 385              		.loc 1 141 1 is_stmt 0 view .LVU98
 386 0014 F8E7     		b	.L30
 387              	.L34:
 388 0016 00BF     		.align	2
 389              	.L33:
 390 0018 00080040 		.word	1073743872
 391 001c 00380240 		.word	1073887232
 392              		.cfi_endproc
 393              	.LFE133:
 395              		.global	htim4
 396              		.section	.bss.htim4,"aw",%nobits
 397              		.align	2
 398              		.set	.LANCHOR0,. + 0
 401              	htim4:
 402 0000 00000000 		.space	72
 402      00000000 
 402      00000000 
 402      00000000 
 402      00000000 
 403              		.text
 404              	.Letext0:
 405              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 406              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 407              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 408              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 409              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 410              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 411              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 412              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 413              		.file 10 "Core/Inc/main.h"
 414              		.file 11 "Core/Inc/tim.h"
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:20     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:75     .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:81     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:87     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:173    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:180    .text.MX_TIM4_Init:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:186    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:349    .text.MX_TIM4_Init:000000a4 $d
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:355    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:361    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:390    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:401    .bss.htim4:00000000 htim4
C:\Users\xixi\AppData\Local\Temp\ccZTeTST.s:397    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
