# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 20
attribute \src "dut.sv:9.1-37.10"
attribute \top 1
module \top
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  attribute \src "dut.sv:11.18-11.28"
  attribute \enum_type "$enum0"
  attribute \wiretype "\\wide_state_t"
  attribute \enum_value_00000000000000000000000000000000 "\\WA"
  attribute \enum_value_00000000000000000000000000000001 "\\WB"
  attribute \enum_value_00000000000000000000000000000010 "\\WC"
  attribute \enum_value_00000000000000000000000000000011 "\\WD"
  attribute \init 0
  wire width 32 \wide_state
  attribute \src "dut.sv:24.13-24.18"
  attribute \enum_type "$enum1"
  attribute \wiretype "\\state_t"
  attribute \some_attribute 16'0000000000101010
  attribute \another_attribute 32'11111111111111111111111111111111
  attribute \enum_value_11 "\\A"
  attribute \enum_value_00 "\\B"
  attribute \enum_value_01 "\\C"
  attribute \enum_value_10 "\\D"
  attribute \init 2'11
  wire width 2 \state
  attribute \src "dut.sv:13.5-20.8"
  wire width 32 $0\wide_state[31:0]
  attribute \src "dut.sv:26.5-33.8"
  wire width 2 $0\state[1:0]
  attribute \src "dut.sv:35.17-35.33"
  wire $eq$dut.sv:35$3_Y
  attribute \src "dut.sv:35.38-35.48"
  wire $eq$dut.sv:35$4_Y
  wire $procmux$17_CMP
  wire $procmux$15_CMP
  wire $procmux$12_CMP
  wire $procmux$10_CMP
  attribute \src "dut.sv:26.5-33.8"
  cell $dff $procdff$18
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \D $0\state[1:0]
    connect \Q \state
    connect \CLK \clk
  end
  attribute \src "dut.sv:13.5-20.8"
  cell $dff $procdff$19
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \D $0\wide_state[31:0]
    connect \Q \wide_state
    connect \CLK \clk
  end
  attribute \src "dut.sv:35.16-35.49"
  cell $xor $xor$dut.sv:35$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:35$3_Y
    connect \B $eq$dut.sv:35$4_Y
    connect \Y \z
  end
  attribute \src "dut.sv:29.27-29.27|dut.sv:27.9-32.16"
  attribute \full_case 1
  cell $eq $procmux$10_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $procmux$10_CMP
  end
  attribute \src "dut.sv:29.27-29.27|dut.sv:27.9-32.16"
  attribute \full_case 1
  cell $pmux $procmux$9
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \A 2'11
    connect \B 6'000110
    connect \S { $procmux$12_CMP $eq$dut.sv:35$4_Y $procmux$10_CMP }
    connect \Y $0\state[1:0]
  end
  attribute \src "dut.sv:28.27-28.27|dut.sv:27.9-32.16"
  attribute \full_case 1
  cell $logic_not $procmux$11_CMP0
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    connect \A \state
    connect \Y $eq$dut.sv:35$4_Y
  end
  attribute \src "dut.sv:27.21-27.21|dut.sv:27.9-32.16"
  attribute \full_case 1
  cell $eq $procmux$12_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $procmux$12_CMP
  end
  attribute \src "dut.sv:16.34-16.34|dut.sv:14.9-19.16"
  attribute \full_case 1
  cell $eq $procmux$15_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 2
    connect \Y $procmux$15_CMP
  end
  attribute \src "dut.sv:16.34-16.34|dut.sv:14.9-19.16"
  attribute \full_case 1
  cell $pmux $procmux$14
    parameter \WIDTH 32
    parameter \S_WIDTH 3
    connect \A 0
    connect \B 96'000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000011
    connect \S { $procmux$17_CMP $eq$dut.sv:35$3_Y $procmux$15_CMP }
    connect \Y $0\wide_state[31:0]
  end
  attribute \src "dut.sv:15.34-15.34|dut.sv:14.9-19.16"
  attribute \full_case 1
  cell $eq $procmux$16_CMP0
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $eq$dut.sv:35$3_Y
  end
  attribute \src "dut.sv:14.26-14.26|dut.sv:14.9-19.16"
  attribute \full_case 1
  cell $logic_not $procmux$17_CMP0
    parameter \A_SIGNED 0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    connect \A \wide_state
    connect \Y $procmux$17_CMP
  end
end
