|Final_project
CLOCK_50 => CLK_50M.IN23
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= sound_averaging:sound_intensity_module.LED
LEDR[3] <= sound_averaging:sound_intensity_module.LED
LEDR[4] <= sound_averaging:sound_intensity_module.LED
LEDR[5] <= sound_averaging:sound_intensity_module.LED
LEDR[6] <= sound_averaging:sound_intensity_module.LED
LEDR[7] <= sound_averaging:sound_intensity_module.LED
LEDR[8] <= sound_averaging:sound_intensity_module.LED
LEDR[9] <= sound_averaging:sound_intensity_module.LED
KEY[0] => _.IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[3] => reset.IN5
SW[0] => ~NO_FANOUT~
SW[1] => ScopeChannelBSignal.DATAIN
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => scope_enable_source.IN1
SW[9] => choose_LCD_or_SCOPE.IN1
HEX0[0] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[1] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[2] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[3] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[4] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[5] <= SevenSegmentDisplayDecoder:U12.port0
HEX0[6] <= SevenSegmentDisplayDecoder:U12.port0
HEX1[0] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[1] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[2] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[3] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[4] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[5] <= SevenSegmentDisplayDecoder:U13.port0
HEX1[6] <= SevenSegmentDisplayDecoder:U13.port0
HEX2[0] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[1] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[2] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[3] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[4] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[5] <= SevenSegmentDisplayDecoder:U14.port0
HEX2[6] <= SevenSegmentDisplayDecoder:U14.port0
HEX3[0] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[1] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[2] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[3] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[4] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[5] <= SevenSegmentDisplayDecoder:U15.port0
HEX3[6] <= SevenSegmentDisplayDecoder:U15.port0
HEX4[0] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[1] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[2] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[3] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[4] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[5] <= SevenSegmentDisplayDecoder:U16.port0
HEX4[6] <= SevenSegmentDisplayDecoder:U16.port0
HEX5[0] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[1] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[2] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[3] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[4] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[5] <= SevenSegmentDisplayDecoder:U17.port0
HEX5[6] <= SevenSegmentDisplayDecoder:U17.port0
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> audio_controller:audio_control.AUD_ADCLRCK
AUD_BCLK <> audio_controller:audio_control.AUD_BCLK
AUD_DACDAT <= audio_controller:audio_control.oAUD_DACDAT
AUD_DACLRCK <> audio_controller:audio_control.AUD_DACLRCK
AUD_XCK <= audio_controller:audio_control.oAUD_XCK
FPGA_I2C_SCLK <= audio_controller:audio_control.oI2C_SCLK
FPGA_I2C_SDAT <> audio_controller:audio_control.I2C_SDAT
PS2_CLK <> doublesync:ps2c_doublsync.indata
PS2_DAT <> doublesync:ps2d_doublsync.indata
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>
GPIO_0[0] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[1] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[2] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[3] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[4] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[5] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[6] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[7] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_d
GPIO_0[8] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_rs
GPIO_0[9] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_rw
GPIO_0[10] <> LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope.lcd_e
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|Final_project|SevenSegmentDisplayDecoder:U12
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|SevenSegmentDisplayDecoder:U13
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|SevenSegmentDisplayDecoder:U14
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|SevenSegmentDisplayDecoder:U15
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|SevenSegmentDisplayDecoder:U16
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|SevenSegmentDisplayDecoder:U17
ssOut[0] <= <GND>
ssOut[1] <= <GND>
ssOut[2] <= <GND>
ssOut[3] <= <GND>
ssOut[4] <= <GND>
ssOut[5] <= <GND>
ssOut[6] <= <GND>
nIn[0] => ~NO_FANOUT~
nIn[1] => ~NO_FANOUT~
nIn[2] => ~NO_FANOUT~
nIn[3] => ~NO_FANOUT~


|Final_project|speedupspeeddown:U5
clk => divider[0]~reg0.CLK
clk => divider[1]~reg0.CLK
clk => divider[2]~reg0.CLK
clk => divider[3]~reg0.CLK
clk => divider[4]~reg0.CLK
clk => divider[5]~reg0.CLK
clk => divider[6]~reg0.CLK
clk => divider[7]~reg0.CLK
clk => divider[8]~reg0.CLK
clk => divider[9]~reg0.CLK
clk => divider[10]~reg0.CLK
clk => divider[11]~reg0.CLK
clk => divider[12]~reg0.CLK
clk => divider[13]~reg0.CLK
clk => divider[14]~reg0.CLK
clk => divider[15]~reg0.CLK
clk => divider[16]~reg0.CLK
clk => divider[17]~reg0.CLK
clk => divider[18]~reg0.CLK
clk => divider[19]~reg0.CLK
clk => divider[20]~reg0.CLK
clk => divider[21]~reg0.CLK
clk => divider[22]~reg0.CLK
clk => divider[23]~reg0.CLK
clk => divider[24]~reg0.CLK
clk => divider[25]~reg0.CLK
clk => divider[26]~reg0.CLK
clk => divider[27]~reg0.CLK
clk => divider[28]~reg0.CLK
clk => divider[29]~reg0.CLK
clk => divider[30]~reg0.CLK
clk => divider[31]~reg0.CLK
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_up => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
speed_down => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
reset => divider.OUTPUTSELECT
divider[0] <= divider[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[1] <= divider[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[2] <= divider[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[3] <= divider[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[4] <= divider[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[5] <= divider[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[6] <= divider[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[7] <= divider[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[8] <= divider[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[9] <= divider[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[10] <= divider[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[11] <= divider[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[12] <= divider[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[13] <= divider[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[14] <= divider[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[15] <= divider[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[16] <= divider[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[17] <= divider[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[18] <= divider[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[19] <= divider[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[20] <= divider[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[21] <= divider[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[22] <= divider[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[23] <= divider[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[24] <= divider[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[25] <= divider[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[26] <= divider[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[27] <= divider[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[28] <= divider[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[29] <= divider[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[30] <= divider[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divider[31] <= divider[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|Clock_divider:U1
clock_in => clock_out~reg0.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_in => counter[22].CLK
clock_in => counter[23].CLK
clock_in => counter[24].CLK
clock_in => counter[25].CLK
clock_in => counter[26].CLK
clock_in => counter[27].CLK
clock_in => counter[28].CLK
clock_in => counter[29].CLK
clock_in => counter[30].CLK
clock_in => counter[31].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
DIVISOR[0] => Add1.IN64
DIVISOR[1] => Add1.IN63
DIVISOR[1] => LessThan1.IN32
DIVISOR[2] => Add1.IN62
DIVISOR[2] => LessThan1.IN31
DIVISOR[3] => Add1.IN61
DIVISOR[3] => LessThan1.IN30
DIVISOR[4] => Add1.IN60
DIVISOR[4] => LessThan1.IN29
DIVISOR[5] => Add1.IN59
DIVISOR[5] => LessThan1.IN28
DIVISOR[6] => Add1.IN58
DIVISOR[6] => LessThan1.IN27
DIVISOR[7] => Add1.IN57
DIVISOR[7] => LessThan1.IN26
DIVISOR[8] => Add1.IN56
DIVISOR[8] => LessThan1.IN25
DIVISOR[9] => Add1.IN55
DIVISOR[9] => LessThan1.IN24
DIVISOR[10] => Add1.IN54
DIVISOR[10] => LessThan1.IN23
DIVISOR[11] => Add1.IN53
DIVISOR[11] => LessThan1.IN22
DIVISOR[12] => Add1.IN52
DIVISOR[12] => LessThan1.IN21
DIVISOR[13] => Add1.IN51
DIVISOR[13] => LessThan1.IN20
DIVISOR[14] => Add1.IN50
DIVISOR[14] => LessThan1.IN19
DIVISOR[15] => Add1.IN49
DIVISOR[15] => LessThan1.IN18
DIVISOR[16] => Add1.IN48
DIVISOR[16] => LessThan1.IN17
DIVISOR[17] => Add1.IN47
DIVISOR[17] => LessThan1.IN16
DIVISOR[18] => Add1.IN46
DIVISOR[18] => LessThan1.IN15
DIVISOR[19] => Add1.IN45
DIVISOR[19] => LessThan1.IN14
DIVISOR[20] => Add1.IN44
DIVISOR[20] => LessThan1.IN13
DIVISOR[21] => Add1.IN43
DIVISOR[21] => LessThan1.IN12
DIVISOR[22] => Add1.IN42
DIVISOR[22] => LessThan1.IN11
DIVISOR[23] => Add1.IN41
DIVISOR[23] => LessThan1.IN10
DIVISOR[24] => Add1.IN40
DIVISOR[24] => LessThan1.IN9
DIVISOR[25] => Add1.IN39
DIVISOR[25] => LessThan1.IN8
DIVISOR[26] => Add1.IN38
DIVISOR[26] => LessThan1.IN7
DIVISOR[27] => Add1.IN37
DIVISOR[27] => LessThan1.IN6
DIVISOR[28] => Add1.IN36
DIVISOR[28] => LessThan1.IN5
DIVISOR[29] => Add1.IN35
DIVISOR[29] => LessThan1.IN4
DIVISOR[30] => Add1.IN34
DIVISOR[30] => LessThan1.IN3
DIVISOR[31] => Add1.IN33
DIVISOR[31] => LessThan1.IN2
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|encoder_8b10b:encoder_inst
reset => tNJO.ACLR
reset => tNHO.ACLR
reset => tNGO.ACLR
reset => tNFO.ACLR
reset => alt7.ACLR
reset => tNIOz.ACLR
reset => tNIOy.ACLR
reset => tNIOx.ACLR
reset => tNIOw.ACLR
reset => tNEOy.ACLR
reset => tNEOx.ACLR
reset => tNDO.ACLR
reset => tNCOy.ACLR
reset => tNCOx.ACLR
reset => tNBOy.ACLR
reset => tNBOx.ACLR
reset => tNAO.ACLR
reset => COMPLS6.ACLR
reset => COMPLS4.ACLR
reset => j.ACLR
reset => h.ACLR
reset => g.ACLR
reset => f.ACLR
reset => i.ACLR
reset => e.ACLR
reset => d.ACLR
reset => c.ACLR
reset => b.ACLR
reset => a.ACLR
reset => disparity~reg0.ACLR
SBYTECLK => tNJO.CLK
SBYTECLK => tNHO.CLK
SBYTECLK => tNGO.CLK
SBYTECLK => tNFO.CLK
SBYTECLK => alt7.CLK
SBYTECLK => tNIOz.CLK
SBYTECLK => tNIOy.CLK
SBYTECLK => tNIOx.CLK
SBYTECLK => tNIOw.CLK
SBYTECLK => tNEOy.CLK
SBYTECLK => tNEOx.CLK
SBYTECLK => tNDO.CLK
SBYTECLK => tNCOy.CLK
SBYTECLK => tNCOx.CLK
SBYTECLK => tNBOy.CLK
SBYTECLK => tNBOx.CLK
SBYTECLK => tNAO.CLK
SBYTECLK => COMPLS6.CLK
SBYTECLK => COMPLS4.CLK
SBYTECLK => j.CLK
SBYTECLK => h.CLK
SBYTECLK => g.CLK
SBYTECLK => f.CLK
SBYTECLK => i.CLK
SBYTECLK => e.CLK
SBYTECLK => d.CLK
SBYTECLK => c.CLK
SBYTECLK => b.CLK
SBYTECLK => a.CLK
SBYTECLK => disparity~reg0.CLK
K => PDOS6.IN1
K => PD_1S4.IN1
K => tNIOy.IN0
K => alt7.IN1
ebi[0] => AeqB.IN0
ebi[0] => L31.IN1
ebi[0] => ND_1S6.IN1
ebi[0] => tNAO.DATAIN
ebi[0] => L13.IN1
ebi[0] => AeqB.IN0
ebi[0] => L22.IN1
ebi[0] => PD_1S6.IN1
ebi[0] => tNIOy.IN1
ebi[0] => tNIOz.IN1
ebi[1] => AeqB.IN1
ebi[1] => L31.IN1
ebi[1] => ND_1S6.IN1
ebi[1] => tNBOx.IN1
ebi[1] => L13.IN1
ebi[1] => AeqB.IN1
ebi[1] => L22.IN1
ebi[1] => PD_1S6.IN1
ebi[1] => tNIOy.IN1
ebi[1] => tNIOz.IN1
ebi[2] => CeqD.IN0
ebi[2] => L40.IN1
ebi[2] => L31.IN1
ebi[2] => ND_1S6.IN1
ebi[2] => tNCOx.IN1
ebi[2] => tNIOy.IN1
ebi[2] => tNIOz.IN1
ebi[2] => CeqD.IN0
ebi[2] => L13.IN1
ebi[2] => L22.IN1
ebi[2] => PD_1S6.IN1
ebi[2] => L04.IN1
ebi[2] => tNIOx.IN1
ebi[3] => CeqD.IN1
ebi[3] => L40.IN1
ebi[3] => L31.IN1
ebi[3] => PD_1S6.IN0
ebi[3] => tNDO.IN1
ebi[3] => tNIOy.IN1
ebi[3] => alt7.IN0
ebi[3] => CeqD.IN1
ebi[3] => L13.IN1
ebi[3] => L22.IN1
ebi[3] => ND_1S6.IN0
ebi[3] => L04.IN1
ebi[3] => tNIOx.IN0
ebi[4] => PD_1S6.IN1
ebi[4] => PDOS6.IN1
ebi[4] => tNEOx.IN1
ebi[4] => tNIOw.IN1
ebi[4] => tNIOx.IN1
ebi[4] => tNIOy.IN1
ebi[4] => PD_1S6.IN1
ebi[4] => ND_1S6.IN1
ebi[4] => tNIOw.IN1
ebi[4] => alt7.IN1
ebi[5] => PD_1S4.IN0
ebi[5] => ND_1S4.IN0
ebi[5] => tNJO.IN0
ebi[5] => tNFO.DATAIN
ebi[5] => NDOS4.IN0
ebi[5] => PD_1S4.IN0
ebi[6] => PD_1S4.IN1
ebi[6] => ND_1S4.IN1
ebi[6] => tNGO.IN1
ebi[6] => tNJO.IN1
ebi[6] => NDOS4.IN1
ebi[6] => PD_1S4.IN1
ebi[7] => PDOS4.IN1
ebi[7] => alt7.IN1
ebi[7] => tNHO.DATAIN
ebi[7] => tNJO.IN1
ebi[7] => tNGO.IN1
tbi[0] <= j.DB_MAX_OUTPUT_PORT_TYPE
tbi[1] <= h.DB_MAX_OUTPUT_PORT_TYPE
tbi[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
tbi[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
tbi[4] <= i.DB_MAX_OUTPUT_PORT_TYPE
tbi[5] <= e.DB_MAX_OUTPUT_PORT_TYPE
tbi[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
tbi[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
tbi[8] <= b.DB_MAX_OUTPUT_PORT_TYPE
tbi[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
disparity <= disparity~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|decoder_8b10b:decoder_inst
reset => coding_err~reg0.PRESET
reset => xerr.ACLR
reset => zerr.ACLR
reset => cerr.ACLR
reset => derr78.PRESET
reset => derr56.PRESET
reset => derr34.PRESET
reset => derr12.PRESET
reset => disparity~reg0.ACLR
reset => ebi[0]~reg0.ACLR
reset => ebi[1]~reg0.ACLR
reset => ebi[2]~reg0.ACLR
reset => ebi[3]~reg0.ACLR
reset => ebi[4]~reg0.ACLR
reset => ebi[5]~reg0.ACLR
reset => ebi[6]~reg0.ACLR
reset => ebi[7]~reg0.ACLR
reset => K_out~reg0.ACLR
RBYTECLK => coding_err~reg0.CLK
RBYTECLK => xerr.CLK
RBYTECLK => zerr.CLK
RBYTECLK => cerr.CLK
RBYTECLK => derr78.CLK
RBYTECLK => derr56.CLK
RBYTECLK => derr34.CLK
RBYTECLK => derr12.CLK
RBYTECLK => disparity~reg0.CLK
RBYTECLK => ebi[0]~reg0.CLK
RBYTECLK => ebi[1]~reg0.CLK
RBYTECLK => ebi[2]~reg0.CLK
RBYTECLK => ebi[3]~reg0.CLK
RBYTECLK => ebi[4]~reg0.CLK
RBYTECLK => ebi[5]~reg0.CLK
RBYTECLK => ebi[6]~reg0.CLK
RBYTECLK => ebi[7]~reg0.CLK
RBYTECLK => K_out~reg0.CLK
tbi[0] => KB.IN1
tbi[0] => G.IN0
tbi[0] => H.IN0
tbi[0] => H.IN1
tbi[0] => H.IN1
tbi[0] => H.IN1
tbi[0] => heqj.IN0
tbi[0] => fghjP31.IN1
tbi[0] => fghj22.IN1
tbi[0] => cerr4.IN1
tbi[0] => cerr6.IN1
tbi[0] => cerr7.IN1
tbi[0] => cerr9.IN1
tbi[0] => KC.IN1
tbi[0] => H.IN1
tbi[0] => H.IN1
tbi[0] => H.IN1
tbi[0] => G.IN0
tbi[0] => heqj.IN0
tbi[0] => fghj22.IN1
tbi[0] => fghjP13.IN1
tbi[0] => cerr8.IN1
tbi[0] => cerr7.IN1
tbi[0] => cerr6.IN1
tbi[0] => cerr4.IN1
tbi[1] => KB.IN1
tbi[1] => F.IN1
tbi[1] => G.IN0
tbi[1] => G.IN1
tbi[1] => H.IN1
tbi[1] => H.IN1
tbi[1] => H.IN1
tbi[1] => heqj.IN1
tbi[1] => fghjP31.IN1
tbi[1] => fghj22.IN1
tbi[1] => cerr4.IN1
tbi[1] => cerr5.IN1
tbi[1] => cerr6.IN1
tbi[1] => cerr7.IN1
tbi[1] => cerr9.IN1
tbi[1] => xerr4.IN1
tbi[1] => KC.IN1
tbi[1] => H.IN1
tbi[1] => H.IN1
tbi[1] => G.IN1
tbi[1] => G.IN0
tbi[1] => F.IN1
tbi[1] => heqj.IN1
tbi[1] => fghj22.IN1
tbi[1] => fghjP13.IN1
tbi[1] => cerr8.IN1
tbi[1] => cerr7.IN1
tbi[1] => cerr6.IN1
tbi[1] => cerr5.IN1
tbi[1] => cerr4.IN1
tbi[1] => xerr3.IN1
tbi[2] => KB.IN1
tbi[2] => F.IN1
tbi[2] => G.IN1
tbi[2] => G.IN1
tbi[2] => H.IN0
tbi[2] => feqg.IN0
tbi[2] => fghjP31.IN1
tbi[2] => derr2.IN1
tbi[2] => cerr5.IN1
tbi[2] => cerr6.IN1
tbi[2] => cerr7.IN1
tbi[2] => cerr9.IN1
tbi[2] => xerr4.IN1
tbi[2] => KC.IN1
tbi[2] => H.IN0
tbi[2] => G.IN1
tbi[2] => G.IN1
tbi[2] => F.IN1
tbi[2] => feqg.IN0
tbi[2] => derr5.IN1
tbi[2] => fghjP13.IN1
tbi[2] => cerr8.IN1
tbi[2] => cerr7.IN1
tbi[2] => cerr6.IN1
tbi[2] => cerr5.IN1
tbi[2] => xerr3.IN1
tbi[3] => G.IN1
tbi[3] => H.IN1
tbi[3] => feqg.IN1
tbi[3] => fghjP31.IN1
tbi[3] => derr2.IN1
tbi[3] => cerr5.IN1
tbi[3] => xerr4.IN1
tbi[3] => H.IN1
tbi[3] => G.IN1
tbi[3] => feqg.IN1
tbi[3] => derr5.IN1
tbi[3] => fghjP13.IN1
tbi[3] => cerr5.IN1
tbi[3] => xerr3.IN1
tbi[4] => eeqi.IN0
tbi[4] => c_d_e_i.IN1
tbi[4] => KB.IN0
tbi[4] => a_b_e_i.IN1
tbi[4] => P13_d_e_i.IN1
tbi[4] => P31_i.IN1
tbi[4] => K28p.IN1
tbi[4] => DISPARITY6p.IN1
tbi[4] => DISPARITY6b.IN0
tbi[4] => DISPARITY6b.IN0
tbi[4] => cerr3.IN1
tbi[4] => cerr9.IN1
tbi[4] => xerr2.IN1
tbi[4] => KC.IN0
tbi[4] => cn_dn_en_in.IN1
tbi[4] => P13_in.IN1
tbi[4] => an_bn_en_in.IN1
tbi[4] => DISPARITY6n.IN1
tbi[4] => cerr8.IN1
tbi[4] => cerr7.IN0
tbi[4] => cerr2.IN1
tbi[4] => xerr1.IN1
tbi[5] => eeqi.IN1
tbi[5] => c_d_e_i.IN1
tbi[5] => KC.IN1
tbi[5] => a_b_e_i.IN1
tbi[5] => P13_d_e_i.IN1
tbi[5] => E.IN1
tbi[5] => K28p.IN1
tbi[5] => DISPARITY6p.IN1
tbi[5] => DISPARITY6b.IN1
tbi[5] => DISPARITY6b.IN1
tbi[5] => cerr3.IN1
tbi[5] => cerr8.IN1
tbi[5] => xerr2.IN1
tbi[5] => KB.IN1
tbi[5] => cn_dn_en_in.IN1
tbi[5] => an_bn_en_in.IN1
tbi[5] => P13_en.IN1
tbi[5] => DISPARITY6n.IN1
tbi[5] => cerr9.IN1
tbi[5] => cerr7.IN1
tbi[5] => xerr1.IN1
tbi[6] => CEQD.IN0
tbi[6] => P31.IN1
tbi[6] => P13_d_e_i.IN1
tbi[6] => D.IN1
tbi[6] => K28p.IN0
tbi[6] => cerr1.IN1
tbi[6] => CEQD.IN0
tbi[6] => P13.IN1
tbi[6] => P22.IN1
tbi[6] => cerr1.IN1
tbi[7] => CEQD.IN1
tbi[7] => P31.IN1
tbi[7] => P22_a_c_eeqi.IN1
tbi[7] => P22_b_c_eeqi.IN1
tbi[7] => C.IN1
tbi[7] => K28p.IN1
tbi[7] => derr3.IN1
tbi[7] => cerr1.IN1
tbi[7] => CEQD.IN1
tbi[7] => P13.IN1
tbi[7] => P22_bn_cn_eeqi.IN1
tbi[7] => P22.IN1
tbi[7] => P22_an_cn_eeqi.IN1
tbi[7] => derr6.IN1
tbi[7] => cerr1.IN1
tbi[8] => AEQB.IN0
tbi[8] => P31.IN1
tbi[8] => P22_b_c_eeqi.IN1
tbi[8] => B.IN1
tbi[8] => derr3.IN1
tbi[8] => AEQB.IN0
tbi[8] => P13.IN1
tbi[8] => P22_bn_cn_eeqi.IN1
tbi[8] => P22.IN1
tbi[8] => derr6.IN1
tbi[9] => AEQB.IN1
tbi[9] => P31.IN1
tbi[9] => P22_a_c_eeqi.IN1
tbi[9] => A.IN1
tbi[9] => derr3.IN1
tbi[9] => AEQB.IN1
tbi[9] => P13.IN1
tbi[9] => P22.IN1
tbi[9] => P22_an_cn_eeqi.IN1
tbi[9] => derr6.IN1
K_out <= K_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[0] <= ebi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[1] <= ebi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[2] <= ebi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[3] <= ebi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[4] <= ebi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[5] <= ebi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[6] <= ebi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ebi[7] <= ebi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coding_err <= coding_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
disparity <= disparity~reg0.DB_MAX_OUTPUT_PORT_TYPE
disparity_err <= disparity_err.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|sound_averaging:sound_intensity_module
clk => accumulator:U1.CLK
clk => data_in_2scompliment[0].CLK
clk => data_in_2scompliment[1].CLK
clk => data_in_2scompliment[2].CLK
clk => data_in_2scompliment[3].CLK
clk => data_in_2scompliment[4].CLK
clk => data_in_2scompliment[5].CLK
clk => data_in_2scompliment[6].CLK
clk => data_in_2scompliment[7].CLK
clk => output_led.CLK
clk => accumulate_flag.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => CLR_ACC.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
reset => LED[2]~reg0.ACLR
reset => LED[3]~reg0.ACLR
reset => LED[4]~reg0.ACLR
reset => LED[5]~reg0.ACLR
reset => LED[6]~reg0.ACLR
reset => LED[7]~reg0.ACLR
reset => LED[8]~reg0.ACLR
reset => LED[9]~reg0.ACLR
reset => data_in_2scompliment[0].OUTPUTSELECT
reset => data_in_2scompliment[1].OUTPUTSELECT
reset => data_in_2scompliment[2].OUTPUTSELECT
reset => data_in_2scompliment[3].OUTPUTSELECT
reset => data_in_2scompliment[4].OUTPUTSELECT
reset => data_in_2scompliment[5].OUTPUTSELECT
reset => data_in_2scompliment[6].OUTPUTSELECT
reset => data_in_2scompliment[7].OUTPUTSELECT
reset => output_led.ACLR
reset => accumulate_flag.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => CLR_ACC.PRESET
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
data_in[0] => data_in_accumulator[0].DATAA
data_in[0] => Add0.IN10
data_in[1] => data_in_accumulator[1].DATAA
data_in[1] => Add0.IN11
data_in[2] => data_in_accumulator[2].DATAA
data_in[2] => Add0.IN12
data_in[3] => data_in_accumulator[3].DATAA
data_in[3] => Add0.IN13
data_in[4] => data_in_accumulator[4].DATAA
data_in[4] => Add0.IN14
data_in[5] => data_in_accumulator[5].DATAA
data_in[5] => Add0.IN15
data_in[6] => data_in_accumulator[6].DATAA
data_in[6] => Add0.IN16
data_in[7] => data_in_accumulator[7].OUTPUTSELECT
data_in[7] => data_in_accumulator[6].OUTPUTSELECT
data_in[7] => data_in_accumulator[5].OUTPUTSELECT
data_in[7] => data_in_accumulator[4].OUTPUTSELECT
data_in[7] => data_in_accumulator[3].OUTPUTSELECT
data_in[7] => data_in_accumulator[2].OUTPUTSELECT
data_in[7] => data_in_accumulator[1].OUTPUTSELECT
data_in[7] => data_in_accumulator[0].OUTPUTSELECT
data_in[7] => Mux1.IN14
data_in[7] => Mux0.IN14
data_in[7] => Add0.IN9
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= LED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= LED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_valid_flag => Mux1.IN15
read_data_valid_flag => Mux2.IN15


|Final_project|sound_averaging:sound_intensity_module|accumulator:U1
CLK => tmp[0].CLK
CLK => tmp[1].CLK
CLK => tmp[2].CLK
CLK => tmp[3].CLK
CLK => tmp[4].CLK
CLK => tmp[5].CLK
CLK => tmp[6].CLK
CLK => tmp[7].CLK
CLK => tmp[8].CLK
CLK => tmp[9].CLK
CLK => tmp[10].CLK
CLK => tmp[11].CLK
CLK => tmp[12].CLK
CLK => tmp[13].CLK
CLK => tmp[14].CLK
CLK => tmp[15].CLK
CLR => tmp[0].ACLR
CLR => tmp[1].ACLR
CLR => tmp[2].ACLR
CLR => tmp[3].ACLR
CLR => tmp[4].ACLR
CLR => tmp[5].ACLR
CLR => tmp[6].ACLR
CLR => tmp[7].ACLR
CLR => tmp[8].ACLR
CLR => tmp[9].ACLR
CLR => tmp[10].ACLR
CLR => tmp[11].ACLR
CLR => tmp[12].ACLR
CLR => tmp[13].ACLR
CLR => tmp[14].ACLR
CLR => tmp[15].ACLR
D[0] => Add0.IN16
D[1] => Add0.IN15
D[2] => Add0.IN14
D[3] => Add0.IN13
D[4] => Add0.IN12
D[5] => Add0.IN11
D[6] => Add0.IN10
D[7] => Add0.IN9
Q[0] <= tmp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= tmp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= tmp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= tmp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= tmp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= tmp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= tmp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= tmp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= tmp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= tmp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= tmp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= tmp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= tmp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= tmp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= tmp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= tmp[15].DB_MAX_OUTPUT_PORT_TYPE
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT
accumulate_flag => tmp.OUTPUTSELECT


|Final_project|edge_detect_gate:U7
clk50 => delay_reg.CLK
reset => delay_reg.ACLR
clkother => edge_clk.IN1
clkother => delay_reg.DATAIN
edge_clk <= edge_clk.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|flashfsm:U8
CLK50MHZ => CLK50MHZ.IN1
CLK7200HZ => Selector0.IN6
CLK7200HZ => Selector1.IN8
CLK7200HZ => Selector1.IN9
CLK7200HZ => Selector1.IN10
CLK7200HZ => Selector1.IN11
CLK7200HZ => Selector2.IN3
flash_mem_readdatavalid => Selector5.IN3
flash_mem_waitrequest => Selector1.IN12
flash_mem_waitrequest => Selector3.IN8
flash_mem_waitrequest => Selector4.IN8
flash_mem_waitrequest => Selector1.IN13
flash_mem_waitrequest => Selector3.IN9
flash_mem_waitrequest => Selector4.IN9
flash_mem_waitrequest => Selector5.IN1
flash_mem_waitrequest => Selector5.IN2
flash_mem_readdata[0] => splitdata[0].DATAIN
flash_mem_readdata[1] => splitdata[1].DATAIN
flash_mem_readdata[2] => splitdata[2].DATAIN
flash_mem_readdata[3] => splitdata[3].DATAIN
flash_mem_readdata[4] => splitdata[4].DATAIN
flash_mem_readdata[5] => splitdata[5].DATAIN
flash_mem_readdata[6] => splitdata[6].DATAIN
flash_mem_readdata[7] => splitdata[7].DATAIN
flash_mem_readdata[8] => splitdata[8].DATAIN
flash_mem_readdata[9] => splitdata[9].DATAIN
flash_mem_readdata[10] => splitdata[10].DATAIN
flash_mem_readdata[11] => splitdata[11].DATAIN
flash_mem_readdata[12] => splitdata[12].DATAIN
flash_mem_readdata[13] => splitdata[13].DATAIN
flash_mem_readdata[14] => splitdata[14].DATAIN
flash_mem_readdata[15] => splitdata[15].DATAIN
flash_mem_readdata[16] => splitdata[16].DATAIN
flash_mem_readdata[17] => splitdata[17].DATAIN
flash_mem_readdata[18] => splitdata[18].DATAIN
flash_mem_readdata[19] => splitdata[19].DATAIN
flash_mem_readdata[20] => splitdata[20].DATAIN
flash_mem_readdata[21] => splitdata[21].DATAIN
flash_mem_readdata[22] => splitdata[22].DATAIN
flash_mem_readdata[23] => splitdata[23].DATAIN
flash_mem_readdata[24] => splitdata[24].DATAIN
flash_mem_readdata[25] => splitdata[25].DATAIN
flash_mem_readdata[26] => splitdata[26].DATAIN
flash_mem_readdata[27] => splitdata[27].DATAIN
flash_mem_readdata[28] => splitdata[28].DATAIN
flash_mem_readdata[29] => splitdata[29].DATAIN
flash_mem_readdata[30] => splitdata[30].DATAIN
flash_mem_readdata[31] => splitdata[31].DATAIN
interrupt <= addressfsm:U6.interrupt
reset => reset.IN1
new_phoneme_select => new_phoneme_select.IN1
phoneme_sel[0] => phoneme_sel[0].IN1
phoneme_sel[1] => phoneme_sel[1].IN1
phoneme_sel[2] => phoneme_sel[2].IN1
phoneme_sel[3] => phoneme_sel[3].IN1
phoneme_sel[4] => phoneme_sel[4].IN1
phoneme_sel[5] => phoneme_sel[5].IN1
phoneme_sel[6] => phoneme_sel[6].IN1
phoneme_sel[7] => phoneme_sel[7].IN1
finish_phoneme <= addressfsm:U6.finish_phoneme
flash_mem_read <= state[1].DB_MAX_OUTPUT_PORT_TYPE
flash_mem_byteenable[0] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
flash_mem_byteenable[1] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
flash_mem_byteenable[2] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
flash_mem_byteenable[3] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_mem_address[0] <= addressfsm:U6.address_out
flash_mem_address[1] <= addressfsm:U6.address_out
flash_mem_address[2] <= addressfsm:U6.address_out
flash_mem_address[3] <= addressfsm:U6.address_out
flash_mem_address[4] <= addressfsm:U6.address_out
flash_mem_address[5] <= addressfsm:U6.address_out
flash_mem_address[6] <= addressfsm:U6.address_out
flash_mem_address[7] <= addressfsm:U6.address_out
flash_mem_address[8] <= addressfsm:U6.address_out
flash_mem_address[9] <= addressfsm:U6.address_out
flash_mem_address[10] <= addressfsm:U6.address_out
flash_mem_address[11] <= addressfsm:U6.address_out
flash_mem_address[12] <= addressfsm:U6.address_out
flash_mem_address[13] <= addressfsm:U6.address_out
flash_mem_address[14] <= addressfsm:U6.address_out
flash_mem_address[15] <= addressfsm:U6.address_out
flash_mem_address[16] <= addressfsm:U6.address_out
flash_mem_address[17] <= addressfsm:U6.address_out
flash_mem_address[18] <= addressfsm:U6.address_out
flash_mem_address[19] <= addressfsm:U6.address_out
flash_mem_address[20] <= addressfsm:U6.address_out
flash_mem_address[21] <= addressfsm:U6.address_out
flash_mem_address[22] <= addressfsm:U6.address_out
averaging_tick <= state[9].DB_MAX_OUTPUT_PORT_TYPE


|Final_project|flashfsm:U8|addressfsm:U6
clock => clock.IN1
reset => nextaddress[0].ALOAD
reset => nextaddress[1].ALOAD
reset => nextaddress[2].ALOAD
reset => nextaddress[3].ALOAD
reset => nextaddress[4].ALOAD
reset => nextaddress[5].ALOAD
reset => nextaddress[6].ALOAD
reset => nextaddress[7].ALOAD
reset => nextaddress[8].ALOAD
reset => nextaddress[9].ALOAD
reset => nextaddress[10].ALOAD
reset => nextaddress[11].ALOAD
reset => nextaddress[12].ALOAD
reset => nextaddress[13].ALOAD
reset => nextaddress[14].ALOAD
reset => nextaddress[15].ALOAD
reset => nextaddress[16].ALOAD
reset => nextaddress[17].ALOAD
reset => nextaddress[18].ALOAD
reset => nextaddress[19].ALOAD
reset => nextaddress[20].ALOAD
reset => nextaddress[21].ALOAD
reset => nextaddress[22].ACLR
reset => nextaddress[23].ACLR
reset => address_out[0]~reg0.ALOAD
reset => address_out[1]~reg0.ALOAD
reset => address_out[2]~reg0.ALOAD
reset => address_out[3]~reg0.ALOAD
reset => address_out[4]~reg0.ALOAD
reset => address_out[5]~reg0.ALOAD
reset => address_out[6]~reg0.ALOAD
reset => address_out[7]~reg0.ALOAD
reset => address_out[8]~reg0.ALOAD
reset => address_out[9]~reg0.ALOAD
reset => address_out[10]~reg0.ALOAD
reset => address_out[11]~reg0.ALOAD
reset => address_out[12]~reg0.ALOAD
reset => address_out[13]~reg0.ALOAD
reset => address_out[14]~reg0.ALOAD
reset => address_out[15]~reg0.ALOAD
reset => address_out[16]~reg0.ALOAD
reset => address_out[17]~reg0.ALOAD
reset => address_out[18]~reg0.ALOAD
reset => address_out[19]~reg0.ALOAD
reset => address_out[20]~reg0.ALOAD
reset => address_out[21]~reg0.ALOAD
reset => address_out[22]~reg0.ACLR
reset => address_out[23]~reg0.ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
fetchaddressenable => state.DATAB
fetchaddressenable => Selector0.IN2
address_out[0] <= address_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= address_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= address_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= address_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressready <= state[0].DB_MAX_OUTPUT_PORT_TYPE
phoneme_sel[0] => phoneme_sel[0].IN1
phoneme_sel[1] => phoneme_sel[1].IN1
phoneme_sel[2] => phoneme_sel[2].IN1
phoneme_sel[3] => phoneme_sel[3].IN1
phoneme_sel[4] => phoneme_sel[4].IN1
phoneme_sel[5] => phoneme_sel[5].IN1
phoneme_sel[6] => phoneme_sel[6].IN1
phoneme_sel[7] => phoneme_sel[7].IN1
finish_phoneme <= finish_phoneme~reg0.DB_MAX_OUTPUT_PORT_TYPE
silent <= narrator_ctrl:U1.silent
new_phoneme_select => newphoneme.OUTPUTSELECT
new_phoneme_select => finish_phoneme~reg0.ACLR
interrupt <= <GND>
end_address_modulo[0] <= narrator_ctrl:U1.end_address
end_address_modulo[1] <= narrator_ctrl:U1.end_address


|Final_project|flashfsm:U8|addressfsm:U6|narrator_ctrl:U1
clk => end_val[0].CLK
clk => end_val[1].CLK
clk => end_val[2].CLK
clk => end_val[3].CLK
clk => end_val[4].CLK
clk => end_val[5].CLK
clk => end_val[6].CLK
clk => end_val[7].CLK
clk => end_val[8].CLK
clk => end_val[9].CLK
clk => end_val[10].CLK
clk => end_val[11].CLK
clk => end_val[12].CLK
clk => end_val[13].CLK
clk => end_val[14].CLK
clk => end_val[15].CLK
clk => end_val[16].CLK
clk => end_val[17].CLK
clk => end_val[18].CLK
clk => end_val[19].CLK
clk => end_val[20].CLK
clk => end_val[21].CLK
clk => end_val[22].CLK
clk => end_val[23].CLK
clk => pointer[0].CLK
clk => pointer[1].CLK
clk => pointer[2].CLK
clk => pointer[3].CLK
clk => pointer[4].CLK
clk => pointer[5].CLK
clk => pointer[6].CLK
clk => pointer[7].CLK
clk => pointer[8].CLK
clk => pointer[9].CLK
clk => pointer[10].CLK
clk => pointer[11].CLK
clk => pointer[12].CLK
clk => pointer[13].CLK
clk => pointer[14].CLK
clk => pointer[15].CLK
clk => pointer[16].CLK
clk => pointer[17].CLK
clk => pointer[18].CLK
clk => pointer[19].CLK
clk => pointer[20].CLK
clk => pointer[21].CLK
clk => pointer[22].CLK
clk => pointer[23].CLK
clk => silent~reg0.CLK
phoneme_sel[0] => Decoder0.IN7
phoneme_sel[1] => Decoder0.IN6
phoneme_sel[2] => Decoder0.IN5
phoneme_sel[3] => Decoder0.IN4
phoneme_sel[4] => Decoder0.IN3
phoneme_sel[5] => Decoder0.IN2
phoneme_sel[6] => Decoder0.IN1
phoneme_sel[7] => Decoder0.IN0
start_address[0] <= pointer[0].DB_MAX_OUTPUT_PORT_TYPE
start_address[1] <= pointer[1].DB_MAX_OUTPUT_PORT_TYPE
start_address[2] <= pointer[2].DB_MAX_OUTPUT_PORT_TYPE
start_address[3] <= pointer[3].DB_MAX_OUTPUT_PORT_TYPE
start_address[4] <= pointer[4].DB_MAX_OUTPUT_PORT_TYPE
start_address[5] <= pointer[5].DB_MAX_OUTPUT_PORT_TYPE
start_address[6] <= pointer[6].DB_MAX_OUTPUT_PORT_TYPE
start_address[7] <= pointer[7].DB_MAX_OUTPUT_PORT_TYPE
start_address[8] <= pointer[8].DB_MAX_OUTPUT_PORT_TYPE
start_address[9] <= pointer[9].DB_MAX_OUTPUT_PORT_TYPE
start_address[10] <= pointer[10].DB_MAX_OUTPUT_PORT_TYPE
start_address[11] <= pointer[11].DB_MAX_OUTPUT_PORT_TYPE
start_address[12] <= pointer[12].DB_MAX_OUTPUT_PORT_TYPE
start_address[13] <= pointer[13].DB_MAX_OUTPUT_PORT_TYPE
start_address[14] <= pointer[14].DB_MAX_OUTPUT_PORT_TYPE
start_address[15] <= pointer[15].DB_MAX_OUTPUT_PORT_TYPE
start_address[16] <= pointer[16].DB_MAX_OUTPUT_PORT_TYPE
start_address[17] <= pointer[17].DB_MAX_OUTPUT_PORT_TYPE
start_address[18] <= pointer[18].DB_MAX_OUTPUT_PORT_TYPE
start_address[19] <= pointer[19].DB_MAX_OUTPUT_PORT_TYPE
start_address[20] <= pointer[20].DB_MAX_OUTPUT_PORT_TYPE
start_address[21] <= pointer[21].DB_MAX_OUTPUT_PORT_TYPE
start_address[22] <= pointer[22].DB_MAX_OUTPUT_PORT_TYPE
start_address[23] <= pointer[23].DB_MAX_OUTPUT_PORT_TYPE
end_address[0] <= end_val[0].DB_MAX_OUTPUT_PORT_TYPE
end_address[1] <= end_val[1].DB_MAX_OUTPUT_PORT_TYPE
end_address[2] <= end_val[2].DB_MAX_OUTPUT_PORT_TYPE
end_address[3] <= end_val[3].DB_MAX_OUTPUT_PORT_TYPE
end_address[4] <= end_val[4].DB_MAX_OUTPUT_PORT_TYPE
end_address[5] <= end_val[5].DB_MAX_OUTPUT_PORT_TYPE
end_address[6] <= end_val[6].DB_MAX_OUTPUT_PORT_TYPE
end_address[7] <= end_val[7].DB_MAX_OUTPUT_PORT_TYPE
end_address[8] <= end_val[8].DB_MAX_OUTPUT_PORT_TYPE
end_address[9] <= end_val[9].DB_MAX_OUTPUT_PORT_TYPE
end_address[10] <= end_val[10].DB_MAX_OUTPUT_PORT_TYPE
end_address[11] <= end_val[11].DB_MAX_OUTPUT_PORT_TYPE
end_address[12] <= end_val[12].DB_MAX_OUTPUT_PORT_TYPE
end_address[13] <= end_val[13].DB_MAX_OUTPUT_PORT_TYPE
end_address[14] <= end_val[14].DB_MAX_OUTPUT_PORT_TYPE
end_address[15] <= end_val[15].DB_MAX_OUTPUT_PORT_TYPE
end_address[16] <= end_val[16].DB_MAX_OUTPUT_PORT_TYPE
end_address[17] <= end_val[17].DB_MAX_OUTPUT_PORT_TYPE
end_address[18] <= end_val[18].DB_MAX_OUTPUT_PORT_TYPE
end_address[19] <= end_val[19].DB_MAX_OUTPUT_PORT_TYPE
end_address[20] <= end_val[20].DB_MAX_OUTPUT_PORT_TYPE
end_address[21] <= end_val[21].DB_MAX_OUTPUT_PORT_TYPE
end_address[22] <= end_val[22].DB_MAX_OUTPUT_PORT_TYPE
end_address[23] <= end_val[23].DB_MAX_OUTPUT_PORT_TYPE
silent <= silent~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|flash:flash_inst
clk_clk => ~NO_FANOUT~
flash_csr_read => ~NO_FANOUT~
flash_csr_waitrequest <= <GND>
flash_csr_write => ~NO_FANOUT~
flash_csr_address[0] => ~NO_FANOUT~
flash_csr_address[1] => ~NO_FANOUT~
flash_csr_address[2] => ~NO_FANOUT~
flash_csr_writedata[0] => ~NO_FANOUT~
flash_csr_writedata[1] => ~NO_FANOUT~
flash_csr_writedata[2] => ~NO_FANOUT~
flash_csr_writedata[3] => ~NO_FANOUT~
flash_csr_writedata[4] => ~NO_FANOUT~
flash_csr_writedata[5] => ~NO_FANOUT~
flash_csr_writedata[6] => ~NO_FANOUT~
flash_csr_writedata[7] => ~NO_FANOUT~
flash_csr_writedata[8] => ~NO_FANOUT~
flash_csr_writedata[9] => ~NO_FANOUT~
flash_csr_writedata[10] => ~NO_FANOUT~
flash_csr_writedata[11] => ~NO_FANOUT~
flash_csr_writedata[12] => ~NO_FANOUT~
flash_csr_writedata[13] => ~NO_FANOUT~
flash_csr_writedata[14] => ~NO_FANOUT~
flash_csr_writedata[15] => ~NO_FANOUT~
flash_csr_writedata[16] => ~NO_FANOUT~
flash_csr_writedata[17] => ~NO_FANOUT~
flash_csr_writedata[18] => ~NO_FANOUT~
flash_csr_writedata[19] => ~NO_FANOUT~
flash_csr_writedata[20] => ~NO_FANOUT~
flash_csr_writedata[21] => ~NO_FANOUT~
flash_csr_writedata[22] => ~NO_FANOUT~
flash_csr_writedata[23] => ~NO_FANOUT~
flash_csr_writedata[24] => ~NO_FANOUT~
flash_csr_writedata[25] => ~NO_FANOUT~
flash_csr_writedata[26] => ~NO_FANOUT~
flash_csr_writedata[27] => ~NO_FANOUT~
flash_csr_writedata[28] => ~NO_FANOUT~
flash_csr_writedata[29] => ~NO_FANOUT~
flash_csr_writedata[30] => ~NO_FANOUT~
flash_csr_writedata[31] => ~NO_FANOUT~
flash_csr_readdata[0] <= <GND>
flash_csr_readdata[1] <= <GND>
flash_csr_readdata[2] <= <GND>
flash_csr_readdata[3] <= <GND>
flash_csr_readdata[4] <= <GND>
flash_csr_readdata[5] <= <GND>
flash_csr_readdata[6] <= <GND>
flash_csr_readdata[7] <= <GND>
flash_csr_readdata[8] <= <GND>
flash_csr_readdata[9] <= <GND>
flash_csr_readdata[10] <= <GND>
flash_csr_readdata[11] <= <GND>
flash_csr_readdata[12] <= <GND>
flash_csr_readdata[13] <= <GND>
flash_csr_readdata[14] <= <GND>
flash_csr_readdata[15] <= <GND>
flash_csr_readdata[16] <= <GND>
flash_csr_readdata[17] <= <GND>
flash_csr_readdata[18] <= <GND>
flash_csr_readdata[19] <= <GND>
flash_csr_readdata[20] <= <GND>
flash_csr_readdata[21] <= <GND>
flash_csr_readdata[22] <= <GND>
flash_csr_readdata[23] <= <GND>
flash_csr_readdata[24] <= <GND>
flash_csr_readdata[25] <= <GND>
flash_csr_readdata[26] <= <GND>
flash_csr_readdata[27] <= <GND>
flash_csr_readdata[28] <= <GND>
flash_csr_readdata[29] <= <GND>
flash_csr_readdata[30] <= <GND>
flash_csr_readdata[31] <= <GND>
flash_csr_readdatavalid <= <GND>
flash_mem_write => ~NO_FANOUT~
flash_mem_burstcount[0] => ~NO_FANOUT~
flash_mem_burstcount[1] => ~NO_FANOUT~
flash_mem_burstcount[2] => ~NO_FANOUT~
flash_mem_burstcount[3] => ~NO_FANOUT~
flash_mem_burstcount[4] => ~NO_FANOUT~
flash_mem_burstcount[5] => ~NO_FANOUT~
flash_mem_burstcount[6] => ~NO_FANOUT~
flash_mem_waitrequest <= <GND>
flash_mem_read => ~NO_FANOUT~
flash_mem_address[0] => ~NO_FANOUT~
flash_mem_address[1] => ~NO_FANOUT~
flash_mem_address[2] => ~NO_FANOUT~
flash_mem_address[3] => ~NO_FANOUT~
flash_mem_address[4] => ~NO_FANOUT~
flash_mem_address[5] => ~NO_FANOUT~
flash_mem_address[6] => ~NO_FANOUT~
flash_mem_address[7] => ~NO_FANOUT~
flash_mem_address[8] => ~NO_FANOUT~
flash_mem_address[9] => ~NO_FANOUT~
flash_mem_address[10] => ~NO_FANOUT~
flash_mem_address[11] => ~NO_FANOUT~
flash_mem_address[12] => ~NO_FANOUT~
flash_mem_address[13] => ~NO_FANOUT~
flash_mem_address[14] => ~NO_FANOUT~
flash_mem_address[15] => ~NO_FANOUT~
flash_mem_address[16] => ~NO_FANOUT~
flash_mem_address[17] => ~NO_FANOUT~
flash_mem_address[18] => ~NO_FANOUT~
flash_mem_address[19] => ~NO_FANOUT~
flash_mem_address[20] => ~NO_FANOUT~
flash_mem_address[21] => ~NO_FANOUT~
flash_mem_writedata[0] => ~NO_FANOUT~
flash_mem_writedata[1] => ~NO_FANOUT~
flash_mem_writedata[2] => ~NO_FANOUT~
flash_mem_writedata[3] => ~NO_FANOUT~
flash_mem_writedata[4] => ~NO_FANOUT~
flash_mem_writedata[5] => ~NO_FANOUT~
flash_mem_writedata[6] => ~NO_FANOUT~
flash_mem_writedata[7] => ~NO_FANOUT~
flash_mem_writedata[8] => ~NO_FANOUT~
flash_mem_writedata[9] => ~NO_FANOUT~
flash_mem_writedata[10] => ~NO_FANOUT~
flash_mem_writedata[11] => ~NO_FANOUT~
flash_mem_writedata[12] => ~NO_FANOUT~
flash_mem_writedata[13] => ~NO_FANOUT~
flash_mem_writedata[14] => ~NO_FANOUT~
flash_mem_writedata[15] => ~NO_FANOUT~
flash_mem_writedata[16] => ~NO_FANOUT~
flash_mem_writedata[17] => ~NO_FANOUT~
flash_mem_writedata[18] => ~NO_FANOUT~
flash_mem_writedata[19] => ~NO_FANOUT~
flash_mem_writedata[20] => ~NO_FANOUT~
flash_mem_writedata[21] => ~NO_FANOUT~
flash_mem_writedata[22] => ~NO_FANOUT~
flash_mem_writedata[23] => ~NO_FANOUT~
flash_mem_writedata[24] => ~NO_FANOUT~
flash_mem_writedata[25] => ~NO_FANOUT~
flash_mem_writedata[26] => ~NO_FANOUT~
flash_mem_writedata[27] => ~NO_FANOUT~
flash_mem_writedata[28] => ~NO_FANOUT~
flash_mem_writedata[29] => ~NO_FANOUT~
flash_mem_writedata[30] => ~NO_FANOUT~
flash_mem_writedata[31] => ~NO_FANOUT~
flash_mem_readdata[0] <= <GND>
flash_mem_readdata[1] <= <GND>
flash_mem_readdata[2] <= <GND>
flash_mem_readdata[3] <= <GND>
flash_mem_readdata[4] <= <GND>
flash_mem_readdata[5] <= <GND>
flash_mem_readdata[6] <= <GND>
flash_mem_readdata[7] <= <GND>
flash_mem_readdata[8] <= <GND>
flash_mem_readdata[9] <= <GND>
flash_mem_readdata[10] <= <GND>
flash_mem_readdata[11] <= <GND>
flash_mem_readdata[12] <= <GND>
flash_mem_readdata[13] <= <GND>
flash_mem_readdata[14] <= <GND>
flash_mem_readdata[15] <= <GND>
flash_mem_readdata[16] <= <GND>
flash_mem_readdata[17] <= <GND>
flash_mem_readdata[18] <= <GND>
flash_mem_readdata[19] <= <GND>
flash_mem_readdata[20] <= <GND>
flash_mem_readdata[21] <= <GND>
flash_mem_readdata[22] <= <GND>
flash_mem_readdata[23] <= <GND>
flash_mem_readdata[24] <= <GND>
flash_mem_readdata[25] <= <GND>
flash_mem_readdata[26] <= <GND>
flash_mem_readdata[27] <= <GND>
flash_mem_readdata[28] <= <GND>
flash_mem_readdata[29] <= <GND>
flash_mem_readdata[30] <= <GND>
flash_mem_readdata[31] <= <GND>
flash_mem_readdatavalid <= <GND>
flash_mem_byteenable[0] => ~NO_FANOUT~
flash_mem_byteenable[1] => ~NO_FANOUT~
flash_mem_byteenable[2] => ~NO_FANOUT~
flash_mem_byteenable[3] => ~NO_FANOUT~
reset_reset_n => ~NO_FANOUT~


|Final_project|picoblaze_template:picoblaze_inst
phoneme_select[0] <= phoneme_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[1] <= phoneme_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[2] <= phoneme_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[3] <= phoneme_select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[4] <= phoneme_select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[5] <= phoneme_select[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[6] <= phoneme_select[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phoneme_select[7] <= phoneme_select[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
input_data[0] => Selector7.IN0
input_data[1] => Selector6.IN1
input_data[2] => Selector5.IN1
input_data[3] => Selector4.IN1
input_data[4] => Selector3.IN1
input_data[5] => Selector2.IN1
input_data[6] => Selector1.IN1
input_data[7] => Selector0.IN1
finish_phoneme => Selector7.IN3
new_phoneme_select <= new_phoneme_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
interrupt => interrupt.IN1


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm
address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => instruction[16].IN1
instruction[17] => instruction[17].IN1
port_id[0] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[1] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[2] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[3] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[4] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[5] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[6] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
port_id[7] <= port_id.DB_MAX_OUTPUT_PORT_TYPE
write_strobe <= write_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port[0] <= register_x_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= register_x_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= register_x_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= register_x_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= register_x_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= register_x_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= register_x_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= register_x_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
read_strobe <= read_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_port[0] => register_x_data_in.DATAB
in_port[1] => register_x_data_in.DATAB
in_port[2] => register_x_data_in.DATAB
in_port[3] => register_x_data_in.DATAB
in_port[4] => register_x_data_in.DATAB
in_port[5] => register_x_data_in.DATAB
in_port[6] => register_x_data_in.DATAB
in_port[7] => register_x_data_in.DATAB
interrupt => interrupt_assert.IN1
interrupt_ack <= interrupt_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN3
clk => clk.IN3


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu
instruction[0] => port_address[0].DATAIN
instruction[0] => code_address[0].DATAIN
instruction[0] => interrupt_enable.DATAIN
instruction[0] => scratch_address[0].DATAIN
instruction[0] => shift_constant.DATAIN
instruction[0] => implied_value[0].DATAIN
instruction[1] => port_address[1].DATAIN
instruction[1] => code_address[1].DATAIN
instruction[1] => scratch_address[1].DATAIN
instruction[1] => shift_operation[0].DATAIN
instruction[1] => implied_value[1].DATAIN
instruction[2] => port_address[2].DATAIN
instruction[2] => code_address[2].DATAIN
instruction[2] => scratch_address[2].DATAIN
instruction[2] => shift_operation[1].DATAIN
instruction[2] => implied_value[2].DATAIN
instruction[3] => port_address[3].DATAIN
instruction[3] => code_address[3].DATAIN
instruction[3] => scratch_address[3].DATAIN
instruction[3] => shift_direction.DATAIN
instruction[3] => implied_value[3].DATAIN
instruction[4] => port_address[4].DATAIN
instruction[4] => y_address[0].DATAIN
instruction[4] => code_address[4].DATAIN
instruction[4] => scratch_address[4].DATAIN
instruction[4] => implied_value[4].DATAIN
instruction[5] => port_address[5].DATAIN
instruction[5] => y_address[1].DATAIN
instruction[5] => code_address[5].DATAIN
instruction[5] => scratch_address[5].DATAIN
instruction[5] => implied_value[5].DATAIN
instruction[6] => port_address[6].DATAIN
instruction[6] => y_address[2].DATAIN
instruction[6] => code_address[6].DATAIN
instruction[6] => implied_value[6].DATAIN
instruction[7] => port_address[7].DATAIN
instruction[7] => y_address[3].DATAIN
instruction[7] => code_address[7].DATAIN
instruction[7] => implied_value[7].DATAIN
instruction[8] => code_address[8].DATAIN
instruction[8] => x_address[0].DATAIN
instruction[9] => code_address[9].DATAIN
instruction[9] => x_address[1].DATAIN
instruction[10] => condition_flags[0].DATAIN
instruction[10] => x_address[2].DATAIN
instruction[11] => condition_flags[1].DATAIN
instruction[11] => x_address[3].DATAIN
instruction[12] => conditional.DATAIN
instruction[12] => operand_selection.DATAIN
instruction[13] => operation[0].DATAIN
instruction[14] => operation[1].DATAIN
instruction[15] => operation[2].DATAIN
instruction[16] => operation[3].DATAIN
instruction[17] => operation[4].DATAIN
operation[0] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
operation[1] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
operation[2] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
operation[3] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
operation[4] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
shift_operation[0] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
shift_operation[1] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
shift_operation[2] <= <GND>
shift_direction <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
shift_constant <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
operand_selection <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
x_address[0] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
x_address[1] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
x_address[2] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
x_address[3] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
y_address[0] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
y_address[1] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
y_address[2] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
y_address[3] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
implied_value[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
implied_value[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
implied_value[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
implied_value[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
implied_value[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
implied_value[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
implied_value[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
implied_value[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
port_address[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
port_address[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
port_address[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
port_address[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
port_address[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
port_address[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
port_address[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
port_address[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
scratch_address[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
code_address[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
code_address[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
code_address[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
code_address[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
code_address[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
code_address[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
code_address[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
code_address[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
code_address[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
code_address[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
conditional <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
condition_flags[0] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
condition_flags[1] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
interrupt_enable <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu
operation[0] => Decoder0.IN4
operation[0] => Equal0.IN4
operation[0] => Equal1.IN3
operation[0] => Equal2.IN4
operation[0] => Equal3.IN2
operation[1] => Decoder0.IN3
operation[1] => Equal0.IN2
operation[1] => Equal1.IN2
operation[1] => Equal2.IN1
operation[1] => Equal3.IN4
operation[2] => Decoder0.IN2
operation[2] => Equal0.IN1
operation[2] => Equal1.IN1
operation[2] => Equal2.IN3
operation[2] => Equal3.IN1
operation[3] => Decoder0.IN1
operation[3] => Equal0.IN0
operation[3] => Equal1.IN0
operation[3] => Equal2.IN0
operation[3] => Equal3.IN0
operation[4] => Decoder0.IN0
operation[4] => Equal0.IN3
operation[4] => Equal1.IN4
operation[4] => Equal2.IN2
operation[4] => Equal3.IN3
shift_operation[0] => Equal4.IN2
shift_operation[0] => Equal5.IN0
shift_operation[0] => Equal6.IN2
shift_operation[1] => Equal4.IN0
shift_operation[1] => Equal5.IN2
shift_operation[1] => Equal6.IN1
shift_operation[2] => Equal4.IN1
shift_operation[2] => Equal5.IN1
shift_operation[2] => Equal6.IN0
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => result.OUTPUTSELECT
shift_direction => carry_out.OUTPUTSELECT
shift_constant => comb.DATAA
result[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
operand_a[0] => shift_bit.DATAB
operand_a[0] => result.IN0
operand_a[0] => result.IN0
operand_a[0] => result.IN0
operand_a[0] => result.DATAA
operand_a[0] => carry_out.DATAB
operand_a[0] => _.DATAD
operand_a[1] => result.IN0
operand_a[1] => result.IN0
operand_a[1] => result.IN0
operand_a[1] => result.DATAA
operand_a[1] => result.DATAB
operand_a[1] => _.DATAD
operand_a[2] => result.IN0
operand_a[2] => result.IN0
operand_a[2] => result.IN0
operand_a[2] => result.DATAA
operand_a[2] => result.DATAB
operand_a[2] => _.DATAD
operand_a[3] => result.IN0
operand_a[3] => result.IN0
operand_a[3] => result.IN0
operand_a[3] => result.DATAA
operand_a[3] => result.DATAB
operand_a[3] => _.DATAD
operand_a[4] => result.IN0
operand_a[4] => result.IN0
operand_a[4] => result.IN0
operand_a[4] => result.DATAA
operand_a[4] => result.DATAB
operand_a[4] => _.DATAD
operand_a[5] => result.IN0
operand_a[5] => result.IN0
operand_a[5] => result.IN0
operand_a[5] => result.DATAA
operand_a[5] => result.DATAB
operand_a[5] => _.DATAD
operand_a[6] => result.IN0
operand_a[6] => result.IN0
operand_a[6] => result.IN0
operand_a[6] => result.DATAA
operand_a[6] => result.DATAB
operand_a[6] => _.DATAD
operand_a[7] => comb.DATAB
operand_a[7] => result.IN0
operand_a[7] => result.IN0
operand_a[7] => result.IN0
operand_a[7] => result.DATAB
operand_a[7] => carry_out.DATAA
operand_a[7] => _.DATAD
operand_b[0] => addsub_b[0].DATAA
operand_b[0] => result.IN1
operand_b[0] => result.IN1
operand_b[0] => result.IN1
operand_b[0] => Selector7.IN12
operand_b[0] => addsub_b[0].DATAB
operand_b[1] => addsub_b[1].DATAA
operand_b[1] => result.IN1
operand_b[1] => result.IN1
operand_b[1] => result.IN1
operand_b[1] => Selector6.IN12
operand_b[1] => addsub_b[1].DATAB
operand_b[2] => addsub_b[2].DATAA
operand_b[2] => result.IN1
operand_b[2] => result.IN1
operand_b[2] => result.IN1
operand_b[2] => Selector5.IN12
operand_b[2] => addsub_b[2].DATAB
operand_b[3] => addsub_b[3].DATAA
operand_b[3] => result.IN1
operand_b[3] => result.IN1
operand_b[3] => result.IN1
operand_b[3] => Selector4.IN12
operand_b[3] => addsub_b[3].DATAB
operand_b[4] => addsub_b[4].DATAA
operand_b[4] => result.IN1
operand_b[4] => result.IN1
operand_b[4] => result.IN1
operand_b[4] => Selector3.IN12
operand_b[4] => addsub_b[4].DATAB
operand_b[5] => addsub_b[5].DATAA
operand_b[5] => result.IN1
operand_b[5] => result.IN1
operand_b[5] => result.IN1
operand_b[5] => Selector2.IN12
operand_b[5] => addsub_b[5].DATAB
operand_b[6] => addsub_b[6].DATAA
operand_b[6] => result.IN1
operand_b[6] => result.IN1
operand_b[6] => result.IN1
operand_b[6] => Selector1.IN12
operand_b[6] => addsub_b[6].DATAB
operand_b[7] => addsub_b[7].DATAA
operand_b[7] => result.IN1
operand_b[7] => result.IN1
operand_b[7] => result.IN1
operand_b[7] => Selector0.IN12
operand_b[7] => addsub_b[7].DATAB
carry_in => addsub_carry.DATAB
carry_in => comb.DATAB
carry_in => comb.DATAB
zero_out <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= Selector8.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register
x_address[0] => Mux0.IN3
x_address[0] => Mux1.IN3
x_address[0] => Mux2.IN3
x_address[0] => Mux3.IN3
x_address[0] => Mux4.IN3
x_address[0] => Mux5.IN3
x_address[0] => Mux6.IN3
x_address[0] => Mux7.IN3
x_address[0] => Decoder0.IN3
x_address[1] => Mux0.IN2
x_address[1] => Mux1.IN2
x_address[1] => Mux2.IN2
x_address[1] => Mux3.IN2
x_address[1] => Mux4.IN2
x_address[1] => Mux5.IN2
x_address[1] => Mux6.IN2
x_address[1] => Mux7.IN2
x_address[1] => Decoder0.IN2
x_address[2] => Mux0.IN1
x_address[2] => Mux1.IN1
x_address[2] => Mux2.IN1
x_address[2] => Mux3.IN1
x_address[2] => Mux4.IN1
x_address[2] => Mux5.IN1
x_address[2] => Mux6.IN1
x_address[2] => Mux7.IN1
x_address[2] => Decoder0.IN1
x_address[3] => Mux0.IN0
x_address[3] => Mux1.IN0
x_address[3] => Mux2.IN0
x_address[3] => Mux3.IN0
x_address[3] => Mux4.IN0
x_address[3] => Mux5.IN0
x_address[3] => Mux6.IN0
x_address[3] => Mux7.IN0
x_address[3] => Decoder0.IN0
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_write_enable => dpr.OUTPUTSELECT
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[0] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[1] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[2] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[3] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[4] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[5] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[6] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_in[7] => dpr.DATAB
x_data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
x_data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
y_address[0] => Mux8.IN3
y_address[0] => Mux9.IN3
y_address[0] => Mux10.IN3
y_address[0] => Mux11.IN3
y_address[0] => Mux12.IN3
y_address[0] => Mux13.IN3
y_address[0] => Mux14.IN3
y_address[0] => Mux15.IN3
y_address[1] => Mux8.IN2
y_address[1] => Mux9.IN2
y_address[1] => Mux10.IN2
y_address[1] => Mux11.IN2
y_address[1] => Mux12.IN2
y_address[1] => Mux13.IN2
y_address[1] => Mux14.IN2
y_address[1] => Mux15.IN2
y_address[2] => Mux8.IN1
y_address[2] => Mux9.IN1
y_address[2] => Mux10.IN1
y_address[2] => Mux11.IN1
y_address[2] => Mux12.IN1
y_address[2] => Mux13.IN1
y_address[2] => Mux14.IN1
y_address[2] => Mux15.IN1
y_address[3] => Mux8.IN0
y_address[3] => Mux9.IN0
y_address[3] => Mux10.IN0
y_address[3] => Mux11.IN0
y_address[3] => Mux12.IN0
y_address[3] => Mux13.IN0
y_address[3] => Mux14.IN0
y_address[3] => Mux15.IN0
y_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => dpr[15][0].CLK
clk => dpr[15][1].CLK
clk => dpr[15][2].CLK
clk => dpr[15][3].CLK
clk => dpr[15][4].CLK
clk => dpr[15][5].CLK
clk => dpr[15][6].CLK
clk => dpr[15][7].CLK
clk => dpr[14][0].CLK
clk => dpr[14][1].CLK
clk => dpr[14][2].CLK
clk => dpr[14][3].CLK
clk => dpr[14][4].CLK
clk => dpr[14][5].CLK
clk => dpr[14][6].CLK
clk => dpr[14][7].CLK
clk => dpr[13][0].CLK
clk => dpr[13][1].CLK
clk => dpr[13][2].CLK
clk => dpr[13][3].CLK
clk => dpr[13][4].CLK
clk => dpr[13][5].CLK
clk => dpr[13][6].CLK
clk => dpr[13][7].CLK
clk => dpr[12][0].CLK
clk => dpr[12][1].CLK
clk => dpr[12][2].CLK
clk => dpr[12][3].CLK
clk => dpr[12][4].CLK
clk => dpr[12][5].CLK
clk => dpr[12][6].CLK
clk => dpr[12][7].CLK
clk => dpr[11][0].CLK
clk => dpr[11][1].CLK
clk => dpr[11][2].CLK
clk => dpr[11][3].CLK
clk => dpr[11][4].CLK
clk => dpr[11][5].CLK
clk => dpr[11][6].CLK
clk => dpr[11][7].CLK
clk => dpr[10][0].CLK
clk => dpr[10][1].CLK
clk => dpr[10][2].CLK
clk => dpr[10][3].CLK
clk => dpr[10][4].CLK
clk => dpr[10][5].CLK
clk => dpr[10][6].CLK
clk => dpr[10][7].CLK
clk => dpr[9][0].CLK
clk => dpr[9][1].CLK
clk => dpr[9][2].CLK
clk => dpr[9][3].CLK
clk => dpr[9][4].CLK
clk => dpr[9][5].CLK
clk => dpr[9][6].CLK
clk => dpr[9][7].CLK
clk => dpr[8][0].CLK
clk => dpr[8][1].CLK
clk => dpr[8][2].CLK
clk => dpr[8][3].CLK
clk => dpr[8][4].CLK
clk => dpr[8][5].CLK
clk => dpr[8][6].CLK
clk => dpr[8][7].CLK
clk => dpr[7][0].CLK
clk => dpr[7][1].CLK
clk => dpr[7][2].CLK
clk => dpr[7][3].CLK
clk => dpr[7][4].CLK
clk => dpr[7][5].CLK
clk => dpr[7][6].CLK
clk => dpr[7][7].CLK
clk => dpr[6][0].CLK
clk => dpr[6][1].CLK
clk => dpr[6][2].CLK
clk => dpr[6][3].CLK
clk => dpr[6][4].CLK
clk => dpr[6][5].CLK
clk => dpr[6][6].CLK
clk => dpr[6][7].CLK
clk => dpr[5][0].CLK
clk => dpr[5][1].CLK
clk => dpr[5][2].CLK
clk => dpr[5][3].CLK
clk => dpr[5][4].CLK
clk => dpr[5][5].CLK
clk => dpr[5][6].CLK
clk => dpr[5][7].CLK
clk => dpr[4][0].CLK
clk => dpr[4][1].CLK
clk => dpr[4][2].CLK
clk => dpr[4][3].CLK
clk => dpr[4][4].CLK
clk => dpr[4][5].CLK
clk => dpr[4][6].CLK
clk => dpr[4][7].CLK
clk => dpr[3][0].CLK
clk => dpr[3][1].CLK
clk => dpr[3][2].CLK
clk => dpr[3][3].CLK
clk => dpr[3][4].CLK
clk => dpr[3][5].CLK
clk => dpr[3][6].CLK
clk => dpr[3][7].CLK
clk => dpr[2][0].CLK
clk => dpr[2][1].CLK
clk => dpr[2][2].CLK
clk => dpr[2][3].CLK
clk => dpr[2][4].CLK
clk => dpr[2][5].CLK
clk => dpr[2][6].CLK
clk => dpr[2][7].CLK
clk => dpr[1][0].CLK
clk => dpr[1][1].CLK
clk => dpr[1][2].CLK
clk => dpr[1][3].CLK
clk => dpr[1][4].CLK
clk => dpr[1][5].CLK
clk => dpr[1][6].CLK
clk => dpr[1][7].CLK
clk => dpr[0][0].CLK
clk => dpr[0][1].CLK
clk => dpr[0][2].CLK
clk => dpr[0][3].CLK
clk => dpr[0][4].CLK
clk => dpr[0][5].CLK
clk => dpr[0][6].CLK
clk => dpr[0][7].CLK


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
update_enable => ptr.OUTPUTSELECT
update_enable => ptr.OUTPUTSELECT
update_enable => ptr.OUTPUTSELECT
update_enable => ptr.OUTPUTSELECT
update_enable => ptr.OUTPUTSELECT
push_pop => ptr_1[4].OUTPUTSELECT
push_pop => ptr_1[3].OUTPUTSELECT
push_pop => ptr_1[2].OUTPUTSELECT
push_pop => ptr_1[1].OUTPUTSELECT
push_pop => ptr_1[0].OUTPUTSELECT
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[8] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_in[9] => spr.DATAB
data_out[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
reset => spr.OUTPUTSELECT
clk => spr[31][0].CLK
clk => spr[31][1].CLK
clk => spr[31][2].CLK
clk => spr[31][3].CLK
clk => spr[31][4].CLK
clk => spr[31][5].CLK
clk => spr[31][6].CLK
clk => spr[31][7].CLK
clk => spr[31][8].CLK
clk => spr[31][9].CLK
clk => spr[30][0].CLK
clk => spr[30][1].CLK
clk => spr[30][2].CLK
clk => spr[30][3].CLK
clk => spr[30][4].CLK
clk => spr[30][5].CLK
clk => spr[30][6].CLK
clk => spr[30][7].CLK
clk => spr[30][8].CLK
clk => spr[30][9].CLK
clk => spr[29][0].CLK
clk => spr[29][1].CLK
clk => spr[29][2].CLK
clk => spr[29][3].CLK
clk => spr[29][4].CLK
clk => spr[29][5].CLK
clk => spr[29][6].CLK
clk => spr[29][7].CLK
clk => spr[29][8].CLK
clk => spr[29][9].CLK
clk => spr[28][0].CLK
clk => spr[28][1].CLK
clk => spr[28][2].CLK
clk => spr[28][3].CLK
clk => spr[28][4].CLK
clk => spr[28][5].CLK
clk => spr[28][6].CLK
clk => spr[28][7].CLK
clk => spr[28][8].CLK
clk => spr[28][9].CLK
clk => spr[27][0].CLK
clk => spr[27][1].CLK
clk => spr[27][2].CLK
clk => spr[27][3].CLK
clk => spr[27][4].CLK
clk => spr[27][5].CLK
clk => spr[27][6].CLK
clk => spr[27][7].CLK
clk => spr[27][8].CLK
clk => spr[27][9].CLK
clk => spr[26][0].CLK
clk => spr[26][1].CLK
clk => spr[26][2].CLK
clk => spr[26][3].CLK
clk => spr[26][4].CLK
clk => spr[26][5].CLK
clk => spr[26][6].CLK
clk => spr[26][7].CLK
clk => spr[26][8].CLK
clk => spr[26][9].CLK
clk => spr[25][0].CLK
clk => spr[25][1].CLK
clk => spr[25][2].CLK
clk => spr[25][3].CLK
clk => spr[25][4].CLK
clk => spr[25][5].CLK
clk => spr[25][6].CLK
clk => spr[25][7].CLK
clk => spr[25][8].CLK
clk => spr[25][9].CLK
clk => spr[24][0].CLK
clk => spr[24][1].CLK
clk => spr[24][2].CLK
clk => spr[24][3].CLK
clk => spr[24][4].CLK
clk => spr[24][5].CLK
clk => spr[24][6].CLK
clk => spr[24][7].CLK
clk => spr[24][8].CLK
clk => spr[24][9].CLK
clk => spr[23][0].CLK
clk => spr[23][1].CLK
clk => spr[23][2].CLK
clk => spr[23][3].CLK
clk => spr[23][4].CLK
clk => spr[23][5].CLK
clk => spr[23][6].CLK
clk => spr[23][7].CLK
clk => spr[23][8].CLK
clk => spr[23][9].CLK
clk => spr[22][0].CLK
clk => spr[22][1].CLK
clk => spr[22][2].CLK
clk => spr[22][3].CLK
clk => spr[22][4].CLK
clk => spr[22][5].CLK
clk => spr[22][6].CLK
clk => spr[22][7].CLK
clk => spr[22][8].CLK
clk => spr[22][9].CLK
clk => spr[21][0].CLK
clk => spr[21][1].CLK
clk => spr[21][2].CLK
clk => spr[21][3].CLK
clk => spr[21][4].CLK
clk => spr[21][5].CLK
clk => spr[21][6].CLK
clk => spr[21][7].CLK
clk => spr[21][8].CLK
clk => spr[21][9].CLK
clk => spr[20][0].CLK
clk => spr[20][1].CLK
clk => spr[20][2].CLK
clk => spr[20][3].CLK
clk => spr[20][4].CLK
clk => spr[20][5].CLK
clk => spr[20][6].CLK
clk => spr[20][7].CLK
clk => spr[20][8].CLK
clk => spr[20][9].CLK
clk => spr[19][0].CLK
clk => spr[19][1].CLK
clk => spr[19][2].CLK
clk => spr[19][3].CLK
clk => spr[19][4].CLK
clk => spr[19][5].CLK
clk => spr[19][6].CLK
clk => spr[19][7].CLK
clk => spr[19][8].CLK
clk => spr[19][9].CLK
clk => spr[18][0].CLK
clk => spr[18][1].CLK
clk => spr[18][2].CLK
clk => spr[18][3].CLK
clk => spr[18][4].CLK
clk => spr[18][5].CLK
clk => spr[18][6].CLK
clk => spr[18][7].CLK
clk => spr[18][8].CLK
clk => spr[18][9].CLK
clk => spr[17][0].CLK
clk => spr[17][1].CLK
clk => spr[17][2].CLK
clk => spr[17][3].CLK
clk => spr[17][4].CLK
clk => spr[17][5].CLK
clk => spr[17][6].CLK
clk => spr[17][7].CLK
clk => spr[17][8].CLK
clk => spr[17][9].CLK
clk => spr[16][0].CLK
clk => spr[16][1].CLK
clk => spr[16][2].CLK
clk => spr[16][3].CLK
clk => spr[16][4].CLK
clk => spr[16][5].CLK
clk => spr[16][6].CLK
clk => spr[16][7].CLK
clk => spr[16][8].CLK
clk => spr[16][9].CLK
clk => spr[15][0].CLK
clk => spr[15][1].CLK
clk => spr[15][2].CLK
clk => spr[15][3].CLK
clk => spr[15][4].CLK
clk => spr[15][5].CLK
clk => spr[15][6].CLK
clk => spr[15][7].CLK
clk => spr[15][8].CLK
clk => spr[15][9].CLK
clk => spr[14][0].CLK
clk => spr[14][1].CLK
clk => spr[14][2].CLK
clk => spr[14][3].CLK
clk => spr[14][4].CLK
clk => spr[14][5].CLK
clk => spr[14][6].CLK
clk => spr[14][7].CLK
clk => spr[14][8].CLK
clk => spr[14][9].CLK
clk => spr[13][0].CLK
clk => spr[13][1].CLK
clk => spr[13][2].CLK
clk => spr[13][3].CLK
clk => spr[13][4].CLK
clk => spr[13][5].CLK
clk => spr[13][6].CLK
clk => spr[13][7].CLK
clk => spr[13][8].CLK
clk => spr[13][9].CLK
clk => spr[12][0].CLK
clk => spr[12][1].CLK
clk => spr[12][2].CLK
clk => spr[12][3].CLK
clk => spr[12][4].CLK
clk => spr[12][5].CLK
clk => spr[12][6].CLK
clk => spr[12][7].CLK
clk => spr[12][8].CLK
clk => spr[12][9].CLK
clk => spr[11][0].CLK
clk => spr[11][1].CLK
clk => spr[11][2].CLK
clk => spr[11][3].CLK
clk => spr[11][4].CLK
clk => spr[11][5].CLK
clk => spr[11][6].CLK
clk => spr[11][7].CLK
clk => spr[11][8].CLK
clk => spr[11][9].CLK
clk => spr[10][0].CLK
clk => spr[10][1].CLK
clk => spr[10][2].CLK
clk => spr[10][3].CLK
clk => spr[10][4].CLK
clk => spr[10][5].CLK
clk => spr[10][6].CLK
clk => spr[10][7].CLK
clk => spr[10][8].CLK
clk => spr[10][9].CLK
clk => spr[9][0].CLK
clk => spr[9][1].CLK
clk => spr[9][2].CLK
clk => spr[9][3].CLK
clk => spr[9][4].CLK
clk => spr[9][5].CLK
clk => spr[9][6].CLK
clk => spr[9][7].CLK
clk => spr[9][8].CLK
clk => spr[9][9].CLK
clk => spr[8][0].CLK
clk => spr[8][1].CLK
clk => spr[8][2].CLK
clk => spr[8][3].CLK
clk => spr[8][4].CLK
clk => spr[8][5].CLK
clk => spr[8][6].CLK
clk => spr[8][7].CLK
clk => spr[8][8].CLK
clk => spr[8][9].CLK
clk => spr[7][0].CLK
clk => spr[7][1].CLK
clk => spr[7][2].CLK
clk => spr[7][3].CLK
clk => spr[7][4].CLK
clk => spr[7][5].CLK
clk => spr[7][6].CLK
clk => spr[7][7].CLK
clk => spr[7][8].CLK
clk => spr[7][9].CLK
clk => spr[6][0].CLK
clk => spr[6][1].CLK
clk => spr[6][2].CLK
clk => spr[6][3].CLK
clk => spr[6][4].CLK
clk => spr[6][5].CLK
clk => spr[6][6].CLK
clk => spr[6][7].CLK
clk => spr[6][8].CLK
clk => spr[6][9].CLK
clk => spr[5][0].CLK
clk => spr[5][1].CLK
clk => spr[5][2].CLK
clk => spr[5][3].CLK
clk => spr[5][4].CLK
clk => spr[5][5].CLK
clk => spr[5][6].CLK
clk => spr[5][7].CLK
clk => spr[5][8].CLK
clk => spr[5][9].CLK
clk => spr[4][0].CLK
clk => spr[4][1].CLK
clk => spr[4][2].CLK
clk => spr[4][3].CLK
clk => spr[4][4].CLK
clk => spr[4][5].CLK
clk => spr[4][6].CLK
clk => spr[4][7].CLK
clk => spr[4][8].CLK
clk => spr[4][9].CLK
clk => spr[3][0].CLK
clk => spr[3][1].CLK
clk => spr[3][2].CLK
clk => spr[3][3].CLK
clk => spr[3][4].CLK
clk => spr[3][5].CLK
clk => spr[3][6].CLK
clk => spr[3][7].CLK
clk => spr[3][8].CLK
clk => spr[3][9].CLK
clk => spr[2][0].CLK
clk => spr[2][1].CLK
clk => spr[2][2].CLK
clk => spr[2][3].CLK
clk => spr[2][4].CLK
clk => spr[2][5].CLK
clk => spr[2][6].CLK
clk => spr[2][7].CLK
clk => spr[2][8].CLK
clk => spr[2][9].CLK
clk => spr[1][0].CLK
clk => spr[1][1].CLK
clk => spr[1][2].CLK
clk => spr[1][3].CLK
clk => spr[1][4].CLK
clk => spr[1][5].CLK
clk => spr[1][6].CLK
clk => spr[1][7].CLK
clk => spr[1][8].CLK
clk => spr[1][9].CLK
clk => spr[0][0].CLK
clk => spr[0][1].CLK
clk => spr[0][2].CLK
clk => spr[0][3].CLK
clk => spr[0][4].CLK
clk => spr[0][5].CLK
clk => spr[0][6].CLK
clk => spr[0][7].CLK
clk => spr[0][8].CLK
clk => spr[0][9].CLK
clk => ptr[0].CLK
clk => ptr[1].CLK
clk => ptr[2].CLK
clk => ptr[3].CLK
clk => ptr[4].CLK


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch
address[0] => Mux0.IN5
address[0] => Mux1.IN5
address[0] => Mux2.IN5
address[0] => Mux3.IN5
address[0] => Mux4.IN5
address[0] => Mux5.IN5
address[0] => Mux6.IN5
address[0] => Mux7.IN5
address[0] => Decoder0.IN5
address[1] => Mux0.IN4
address[1] => Mux1.IN4
address[1] => Mux2.IN4
address[1] => Mux3.IN4
address[1] => Mux4.IN4
address[1] => Mux5.IN4
address[1] => Mux6.IN4
address[1] => Mux7.IN4
address[1] => Decoder0.IN4
address[2] => Mux0.IN3
address[2] => Mux1.IN3
address[2] => Mux2.IN3
address[2] => Mux3.IN3
address[2] => Mux4.IN3
address[2] => Mux5.IN3
address[2] => Mux6.IN3
address[2] => Mux7.IN3
address[2] => Decoder0.IN3
address[3] => Mux0.IN2
address[3] => Mux1.IN2
address[3] => Mux2.IN2
address[3] => Mux3.IN2
address[3] => Mux4.IN2
address[3] => Mux5.IN2
address[3] => Mux6.IN2
address[3] => Mux7.IN2
address[3] => Decoder0.IN2
address[4] => Mux0.IN1
address[4] => Mux1.IN1
address[4] => Mux2.IN1
address[4] => Mux3.IN1
address[4] => Mux4.IN1
address[4] => Mux5.IN1
address[4] => Mux6.IN1
address[4] => Mux7.IN1
address[4] => Decoder0.IN1
address[5] => Mux0.IN0
address[5] => Mux1.IN0
address[5] => Mux2.IN0
address[5] => Mux3.IN0
address[5] => Mux4.IN0
address[5] => Mux5.IN0
address[5] => Mux6.IN0
address[5] => Mux7.IN0
address[5] => Decoder0.IN0
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
write_enable => spr.OUTPUTSELECT
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[0] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[1] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[2] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[3] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[4] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[5] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[6] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_in[7] => spr.DATAB
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~
clk => spr[63][0].CLK
clk => spr[63][1].CLK
clk => spr[63][2].CLK
clk => spr[63][3].CLK
clk => spr[63][4].CLK
clk => spr[63][5].CLK
clk => spr[63][6].CLK
clk => spr[63][7].CLK
clk => spr[62][0].CLK
clk => spr[62][1].CLK
clk => spr[62][2].CLK
clk => spr[62][3].CLK
clk => spr[62][4].CLK
clk => spr[62][5].CLK
clk => spr[62][6].CLK
clk => spr[62][7].CLK
clk => spr[61][0].CLK
clk => spr[61][1].CLK
clk => spr[61][2].CLK
clk => spr[61][3].CLK
clk => spr[61][4].CLK
clk => spr[61][5].CLK
clk => spr[61][6].CLK
clk => spr[61][7].CLK
clk => spr[60][0].CLK
clk => spr[60][1].CLK
clk => spr[60][2].CLK
clk => spr[60][3].CLK
clk => spr[60][4].CLK
clk => spr[60][5].CLK
clk => spr[60][6].CLK
clk => spr[60][7].CLK
clk => spr[59][0].CLK
clk => spr[59][1].CLK
clk => spr[59][2].CLK
clk => spr[59][3].CLK
clk => spr[59][4].CLK
clk => spr[59][5].CLK
clk => spr[59][6].CLK
clk => spr[59][7].CLK
clk => spr[58][0].CLK
clk => spr[58][1].CLK
clk => spr[58][2].CLK
clk => spr[58][3].CLK
clk => spr[58][4].CLK
clk => spr[58][5].CLK
clk => spr[58][6].CLK
clk => spr[58][7].CLK
clk => spr[57][0].CLK
clk => spr[57][1].CLK
clk => spr[57][2].CLK
clk => spr[57][3].CLK
clk => spr[57][4].CLK
clk => spr[57][5].CLK
clk => spr[57][6].CLK
clk => spr[57][7].CLK
clk => spr[56][0].CLK
clk => spr[56][1].CLK
clk => spr[56][2].CLK
clk => spr[56][3].CLK
clk => spr[56][4].CLK
clk => spr[56][5].CLK
clk => spr[56][6].CLK
clk => spr[56][7].CLK
clk => spr[55][0].CLK
clk => spr[55][1].CLK
clk => spr[55][2].CLK
clk => spr[55][3].CLK
clk => spr[55][4].CLK
clk => spr[55][5].CLK
clk => spr[55][6].CLK
clk => spr[55][7].CLK
clk => spr[54][0].CLK
clk => spr[54][1].CLK
clk => spr[54][2].CLK
clk => spr[54][3].CLK
clk => spr[54][4].CLK
clk => spr[54][5].CLK
clk => spr[54][6].CLK
clk => spr[54][7].CLK
clk => spr[53][0].CLK
clk => spr[53][1].CLK
clk => spr[53][2].CLK
clk => spr[53][3].CLK
clk => spr[53][4].CLK
clk => spr[53][5].CLK
clk => spr[53][6].CLK
clk => spr[53][7].CLK
clk => spr[52][0].CLK
clk => spr[52][1].CLK
clk => spr[52][2].CLK
clk => spr[52][3].CLK
clk => spr[52][4].CLK
clk => spr[52][5].CLK
clk => spr[52][6].CLK
clk => spr[52][7].CLK
clk => spr[51][0].CLK
clk => spr[51][1].CLK
clk => spr[51][2].CLK
clk => spr[51][3].CLK
clk => spr[51][4].CLK
clk => spr[51][5].CLK
clk => spr[51][6].CLK
clk => spr[51][7].CLK
clk => spr[50][0].CLK
clk => spr[50][1].CLK
clk => spr[50][2].CLK
clk => spr[50][3].CLK
clk => spr[50][4].CLK
clk => spr[50][5].CLK
clk => spr[50][6].CLK
clk => spr[50][7].CLK
clk => spr[49][0].CLK
clk => spr[49][1].CLK
clk => spr[49][2].CLK
clk => spr[49][3].CLK
clk => spr[49][4].CLK
clk => spr[49][5].CLK
clk => spr[49][6].CLK
clk => spr[49][7].CLK
clk => spr[48][0].CLK
clk => spr[48][1].CLK
clk => spr[48][2].CLK
clk => spr[48][3].CLK
clk => spr[48][4].CLK
clk => spr[48][5].CLK
clk => spr[48][6].CLK
clk => spr[48][7].CLK
clk => spr[47][0].CLK
clk => spr[47][1].CLK
clk => spr[47][2].CLK
clk => spr[47][3].CLK
clk => spr[47][4].CLK
clk => spr[47][5].CLK
clk => spr[47][6].CLK
clk => spr[47][7].CLK
clk => spr[46][0].CLK
clk => spr[46][1].CLK
clk => spr[46][2].CLK
clk => spr[46][3].CLK
clk => spr[46][4].CLK
clk => spr[46][5].CLK
clk => spr[46][6].CLK
clk => spr[46][7].CLK
clk => spr[45][0].CLK
clk => spr[45][1].CLK
clk => spr[45][2].CLK
clk => spr[45][3].CLK
clk => spr[45][4].CLK
clk => spr[45][5].CLK
clk => spr[45][6].CLK
clk => spr[45][7].CLK
clk => spr[44][0].CLK
clk => spr[44][1].CLK
clk => spr[44][2].CLK
clk => spr[44][3].CLK
clk => spr[44][4].CLK
clk => spr[44][5].CLK
clk => spr[44][6].CLK
clk => spr[44][7].CLK
clk => spr[43][0].CLK
clk => spr[43][1].CLK
clk => spr[43][2].CLK
clk => spr[43][3].CLK
clk => spr[43][4].CLK
clk => spr[43][5].CLK
clk => spr[43][6].CLK
clk => spr[43][7].CLK
clk => spr[42][0].CLK
clk => spr[42][1].CLK
clk => spr[42][2].CLK
clk => spr[42][3].CLK
clk => spr[42][4].CLK
clk => spr[42][5].CLK
clk => spr[42][6].CLK
clk => spr[42][7].CLK
clk => spr[41][0].CLK
clk => spr[41][1].CLK
clk => spr[41][2].CLK
clk => spr[41][3].CLK
clk => spr[41][4].CLK
clk => spr[41][5].CLK
clk => spr[41][6].CLK
clk => spr[41][7].CLK
clk => spr[40][0].CLK
clk => spr[40][1].CLK
clk => spr[40][2].CLK
clk => spr[40][3].CLK
clk => spr[40][4].CLK
clk => spr[40][5].CLK
clk => spr[40][6].CLK
clk => spr[40][7].CLK
clk => spr[39][0].CLK
clk => spr[39][1].CLK
clk => spr[39][2].CLK
clk => spr[39][3].CLK
clk => spr[39][4].CLK
clk => spr[39][5].CLK
clk => spr[39][6].CLK
clk => spr[39][7].CLK
clk => spr[38][0].CLK
clk => spr[38][1].CLK
clk => spr[38][2].CLK
clk => spr[38][3].CLK
clk => spr[38][4].CLK
clk => spr[38][5].CLK
clk => spr[38][6].CLK
clk => spr[38][7].CLK
clk => spr[37][0].CLK
clk => spr[37][1].CLK
clk => spr[37][2].CLK
clk => spr[37][3].CLK
clk => spr[37][4].CLK
clk => spr[37][5].CLK
clk => spr[37][6].CLK
clk => spr[37][7].CLK
clk => spr[36][0].CLK
clk => spr[36][1].CLK
clk => spr[36][2].CLK
clk => spr[36][3].CLK
clk => spr[36][4].CLK
clk => spr[36][5].CLK
clk => spr[36][6].CLK
clk => spr[36][7].CLK
clk => spr[35][0].CLK
clk => spr[35][1].CLK
clk => spr[35][2].CLK
clk => spr[35][3].CLK
clk => spr[35][4].CLK
clk => spr[35][5].CLK
clk => spr[35][6].CLK
clk => spr[35][7].CLK
clk => spr[34][0].CLK
clk => spr[34][1].CLK
clk => spr[34][2].CLK
clk => spr[34][3].CLK
clk => spr[34][4].CLK
clk => spr[34][5].CLK
clk => spr[34][6].CLK
clk => spr[34][7].CLK
clk => spr[33][0].CLK
clk => spr[33][1].CLK
clk => spr[33][2].CLK
clk => spr[33][3].CLK
clk => spr[33][4].CLK
clk => spr[33][5].CLK
clk => spr[33][6].CLK
clk => spr[33][7].CLK
clk => spr[32][0].CLK
clk => spr[32][1].CLK
clk => spr[32][2].CLK
clk => spr[32][3].CLK
clk => spr[32][4].CLK
clk => spr[32][5].CLK
clk => spr[32][6].CLK
clk => spr[32][7].CLK
clk => spr[31][0].CLK
clk => spr[31][1].CLK
clk => spr[31][2].CLK
clk => spr[31][3].CLK
clk => spr[31][4].CLK
clk => spr[31][5].CLK
clk => spr[31][6].CLK
clk => spr[31][7].CLK
clk => spr[30][0].CLK
clk => spr[30][1].CLK
clk => spr[30][2].CLK
clk => spr[30][3].CLK
clk => spr[30][4].CLK
clk => spr[30][5].CLK
clk => spr[30][6].CLK
clk => spr[30][7].CLK
clk => spr[29][0].CLK
clk => spr[29][1].CLK
clk => spr[29][2].CLK
clk => spr[29][3].CLK
clk => spr[29][4].CLK
clk => spr[29][5].CLK
clk => spr[29][6].CLK
clk => spr[29][7].CLK
clk => spr[28][0].CLK
clk => spr[28][1].CLK
clk => spr[28][2].CLK
clk => spr[28][3].CLK
clk => spr[28][4].CLK
clk => spr[28][5].CLK
clk => spr[28][6].CLK
clk => spr[28][7].CLK
clk => spr[27][0].CLK
clk => spr[27][1].CLK
clk => spr[27][2].CLK
clk => spr[27][3].CLK
clk => spr[27][4].CLK
clk => spr[27][5].CLK
clk => spr[27][6].CLK
clk => spr[27][7].CLK
clk => spr[26][0].CLK
clk => spr[26][1].CLK
clk => spr[26][2].CLK
clk => spr[26][3].CLK
clk => spr[26][4].CLK
clk => spr[26][5].CLK
clk => spr[26][6].CLK
clk => spr[26][7].CLK
clk => spr[25][0].CLK
clk => spr[25][1].CLK
clk => spr[25][2].CLK
clk => spr[25][3].CLK
clk => spr[25][4].CLK
clk => spr[25][5].CLK
clk => spr[25][6].CLK
clk => spr[25][7].CLK
clk => spr[24][0].CLK
clk => spr[24][1].CLK
clk => spr[24][2].CLK
clk => spr[24][3].CLK
clk => spr[24][4].CLK
clk => spr[24][5].CLK
clk => spr[24][6].CLK
clk => spr[24][7].CLK
clk => spr[23][0].CLK
clk => spr[23][1].CLK
clk => spr[23][2].CLK
clk => spr[23][3].CLK
clk => spr[23][4].CLK
clk => spr[23][5].CLK
clk => spr[23][6].CLK
clk => spr[23][7].CLK
clk => spr[22][0].CLK
clk => spr[22][1].CLK
clk => spr[22][2].CLK
clk => spr[22][3].CLK
clk => spr[22][4].CLK
clk => spr[22][5].CLK
clk => spr[22][6].CLK
clk => spr[22][7].CLK
clk => spr[21][0].CLK
clk => spr[21][1].CLK
clk => spr[21][2].CLK
clk => spr[21][3].CLK
clk => spr[21][4].CLK
clk => spr[21][5].CLK
clk => spr[21][6].CLK
clk => spr[21][7].CLK
clk => spr[20][0].CLK
clk => spr[20][1].CLK
clk => spr[20][2].CLK
clk => spr[20][3].CLK
clk => spr[20][4].CLK
clk => spr[20][5].CLK
clk => spr[20][6].CLK
clk => spr[20][7].CLK
clk => spr[19][0].CLK
clk => spr[19][1].CLK
clk => spr[19][2].CLK
clk => spr[19][3].CLK
clk => spr[19][4].CLK
clk => spr[19][5].CLK
clk => spr[19][6].CLK
clk => spr[19][7].CLK
clk => spr[18][0].CLK
clk => spr[18][1].CLK
clk => spr[18][2].CLK
clk => spr[18][3].CLK
clk => spr[18][4].CLK
clk => spr[18][5].CLK
clk => spr[18][6].CLK
clk => spr[18][7].CLK
clk => spr[17][0].CLK
clk => spr[17][1].CLK
clk => spr[17][2].CLK
clk => spr[17][3].CLK
clk => spr[17][4].CLK
clk => spr[17][5].CLK
clk => spr[17][6].CLK
clk => spr[17][7].CLK
clk => spr[16][0].CLK
clk => spr[16][1].CLK
clk => spr[16][2].CLK
clk => spr[16][3].CLK
clk => spr[16][4].CLK
clk => spr[16][5].CLK
clk => spr[16][6].CLK
clk => spr[16][7].CLK
clk => spr[15][0].CLK
clk => spr[15][1].CLK
clk => spr[15][2].CLK
clk => spr[15][3].CLK
clk => spr[15][4].CLK
clk => spr[15][5].CLK
clk => spr[15][6].CLK
clk => spr[15][7].CLK
clk => spr[14][0].CLK
clk => spr[14][1].CLK
clk => spr[14][2].CLK
clk => spr[14][3].CLK
clk => spr[14][4].CLK
clk => spr[14][5].CLK
clk => spr[14][6].CLK
clk => spr[14][7].CLK
clk => spr[13][0].CLK
clk => spr[13][1].CLK
clk => spr[13][2].CLK
clk => spr[13][3].CLK
clk => spr[13][4].CLK
clk => spr[13][5].CLK
clk => spr[13][6].CLK
clk => spr[13][7].CLK
clk => spr[12][0].CLK
clk => spr[12][1].CLK
clk => spr[12][2].CLK
clk => spr[12][3].CLK
clk => spr[12][4].CLK
clk => spr[12][5].CLK
clk => spr[12][6].CLK
clk => spr[12][7].CLK
clk => spr[11][0].CLK
clk => spr[11][1].CLK
clk => spr[11][2].CLK
clk => spr[11][3].CLK
clk => spr[11][4].CLK
clk => spr[11][5].CLK
clk => spr[11][6].CLK
clk => spr[11][7].CLK
clk => spr[10][0].CLK
clk => spr[10][1].CLK
clk => spr[10][2].CLK
clk => spr[10][3].CLK
clk => spr[10][4].CLK
clk => spr[10][5].CLK
clk => spr[10][6].CLK
clk => spr[10][7].CLK
clk => spr[9][0].CLK
clk => spr[9][1].CLK
clk => spr[9][2].CLK
clk => spr[9][3].CLK
clk => spr[9][4].CLK
clk => spr[9][5].CLK
clk => spr[9][6].CLK
clk => spr[9][7].CLK
clk => spr[8][0].CLK
clk => spr[8][1].CLK
clk => spr[8][2].CLK
clk => spr[8][3].CLK
clk => spr[8][4].CLK
clk => spr[8][5].CLK
clk => spr[8][6].CLK
clk => spr[8][7].CLK
clk => spr[7][0].CLK
clk => spr[7][1].CLK
clk => spr[7][2].CLK
clk => spr[7][3].CLK
clk => spr[7][4].CLK
clk => spr[7][5].CLK
clk => spr[7][6].CLK
clk => spr[7][7].CLK
clk => spr[6][0].CLK
clk => spr[6][1].CLK
clk => spr[6][2].CLK
clk => spr[6][3].CLK
clk => spr[6][4].CLK
clk => spr[6][5].CLK
clk => spr[6][6].CLK
clk => spr[6][7].CLK
clk => spr[5][0].CLK
clk => spr[5][1].CLK
clk => spr[5][2].CLK
clk => spr[5][3].CLK
clk => spr[5][4].CLK
clk => spr[5][5].CLK
clk => spr[5][6].CLK
clk => spr[5][7].CLK
clk => spr[4][0].CLK
clk => spr[4][1].CLK
clk => spr[4][2].CLK
clk => spr[4][3].CLK
clk => spr[4][4].CLK
clk => spr[4][5].CLK
clk => spr[4][6].CLK
clk => spr[4][7].CLK
clk => spr[3][0].CLK
clk => spr[3][1].CLK
clk => spr[3][2].CLK
clk => spr[3][3].CLK
clk => spr[3][4].CLK
clk => spr[3][5].CLK
clk => spr[3][6].CLK
clk => spr[3][7].CLK
clk => spr[2][0].CLK
clk => spr[2][1].CLK
clk => spr[2][2].CLK
clk => spr[2][3].CLK
clk => spr[2][4].CLK
clk => spr[2][5].CLK
clk => spr[2][6].CLK
clk => spr[2][7].CLK
clk => spr[1][0].CLK
clk => spr[1][1].CLK
clk => spr[1][2].CLK
clk => spr[1][3].CLK
clk => spr[1][4].CLK
clk => spr[1][5].CLK
clk => spr[1][6].CLK
clk => spr[1][7].CLK
clk => spr[0][0].CLK
clk => spr[0][1].CLK
clk => spr[0][2].CLK
clk => spr[0][3].CLK
clk => spr[0][4].CLK
clk => spr[0][5].CLK
clk => spr[0][6].CLK
clk => spr[0][7].CLK


|Final_project|picoblaze_template:picoblaze_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst
addr[0] => Mux0.IN1033
addr[0] => Mux1.IN1033
addr[0] => Mux2.IN1033
addr[0] => Mux3.IN1033
addr[0] => Mux4.IN1033
addr[0] => Mux5.IN1033
addr[0] => Mux6.IN1033
addr[0] => Mux7.IN1033
addr[0] => Mux8.IN1033
addr[0] => Mux9.IN1033
addr[0] => Mux10.IN1033
addr[0] => Mux11.IN1033
addr[0] => Mux12.IN1033
addr[0] => Mux13.IN1033
addr[0] => Mux14.IN1033
addr[0] => Mux15.IN1033
addr[0] => Mux16.IN1033
addr[0] => Mux17.IN1033
addr[1] => Mux0.IN1032
addr[1] => Mux1.IN1032
addr[1] => Mux2.IN1032
addr[1] => Mux3.IN1032
addr[1] => Mux4.IN1032
addr[1] => Mux5.IN1032
addr[1] => Mux6.IN1032
addr[1] => Mux7.IN1032
addr[1] => Mux8.IN1032
addr[1] => Mux9.IN1032
addr[1] => Mux10.IN1032
addr[1] => Mux11.IN1032
addr[1] => Mux12.IN1032
addr[1] => Mux13.IN1032
addr[1] => Mux14.IN1032
addr[1] => Mux15.IN1032
addr[1] => Mux16.IN1032
addr[1] => Mux17.IN1032
addr[2] => Mux0.IN1031
addr[2] => Mux1.IN1031
addr[2] => Mux2.IN1031
addr[2] => Mux3.IN1031
addr[2] => Mux4.IN1031
addr[2] => Mux5.IN1031
addr[2] => Mux6.IN1031
addr[2] => Mux7.IN1031
addr[2] => Mux8.IN1031
addr[2] => Mux9.IN1031
addr[2] => Mux10.IN1031
addr[2] => Mux11.IN1031
addr[2] => Mux12.IN1031
addr[2] => Mux13.IN1031
addr[2] => Mux14.IN1031
addr[2] => Mux15.IN1031
addr[2] => Mux16.IN1031
addr[2] => Mux17.IN1031
addr[3] => Mux0.IN1030
addr[3] => Mux1.IN1030
addr[3] => Mux2.IN1030
addr[3] => Mux3.IN1030
addr[3] => Mux4.IN1030
addr[3] => Mux5.IN1030
addr[3] => Mux6.IN1030
addr[3] => Mux7.IN1030
addr[3] => Mux8.IN1030
addr[3] => Mux9.IN1030
addr[3] => Mux10.IN1030
addr[3] => Mux11.IN1030
addr[3] => Mux12.IN1030
addr[3] => Mux13.IN1030
addr[3] => Mux14.IN1030
addr[3] => Mux15.IN1030
addr[3] => Mux16.IN1030
addr[3] => Mux17.IN1030
addr[4] => Mux0.IN1029
addr[4] => Mux1.IN1029
addr[4] => Mux2.IN1029
addr[4] => Mux3.IN1029
addr[4] => Mux4.IN1029
addr[4] => Mux5.IN1029
addr[4] => Mux6.IN1029
addr[4] => Mux7.IN1029
addr[4] => Mux8.IN1029
addr[4] => Mux9.IN1029
addr[4] => Mux10.IN1029
addr[4] => Mux11.IN1029
addr[4] => Mux12.IN1029
addr[4] => Mux13.IN1029
addr[4] => Mux14.IN1029
addr[4] => Mux15.IN1029
addr[4] => Mux16.IN1029
addr[4] => Mux17.IN1029
addr[5] => Mux0.IN1028
addr[5] => Mux1.IN1028
addr[5] => Mux2.IN1028
addr[5] => Mux3.IN1028
addr[5] => Mux4.IN1028
addr[5] => Mux5.IN1028
addr[5] => Mux6.IN1028
addr[5] => Mux7.IN1028
addr[5] => Mux8.IN1028
addr[5] => Mux9.IN1028
addr[5] => Mux10.IN1028
addr[5] => Mux11.IN1028
addr[5] => Mux12.IN1028
addr[5] => Mux13.IN1028
addr[5] => Mux14.IN1028
addr[5] => Mux15.IN1028
addr[5] => Mux16.IN1028
addr[5] => Mux17.IN1028
addr[6] => Mux0.IN1027
addr[6] => Mux1.IN1027
addr[6] => Mux2.IN1027
addr[6] => Mux3.IN1027
addr[6] => Mux4.IN1027
addr[6] => Mux5.IN1027
addr[6] => Mux6.IN1027
addr[6] => Mux7.IN1027
addr[6] => Mux8.IN1027
addr[6] => Mux9.IN1027
addr[6] => Mux10.IN1027
addr[6] => Mux11.IN1027
addr[6] => Mux12.IN1027
addr[6] => Mux13.IN1027
addr[6] => Mux14.IN1027
addr[6] => Mux15.IN1027
addr[6] => Mux16.IN1027
addr[6] => Mux17.IN1027
addr[7] => Mux0.IN1026
addr[7] => Mux1.IN1026
addr[7] => Mux2.IN1026
addr[7] => Mux3.IN1026
addr[7] => Mux4.IN1026
addr[7] => Mux5.IN1026
addr[7] => Mux6.IN1026
addr[7] => Mux7.IN1026
addr[7] => Mux8.IN1026
addr[7] => Mux9.IN1026
addr[7] => Mux10.IN1026
addr[7] => Mux11.IN1026
addr[7] => Mux12.IN1026
addr[7] => Mux13.IN1026
addr[7] => Mux14.IN1026
addr[7] => Mux15.IN1026
addr[7] => Mux16.IN1026
addr[7] => Mux17.IN1026
addr[8] => Mux0.IN1025
addr[8] => Mux1.IN1025
addr[8] => Mux2.IN1025
addr[8] => Mux3.IN1025
addr[8] => Mux4.IN1025
addr[8] => Mux5.IN1025
addr[8] => Mux6.IN1025
addr[8] => Mux7.IN1025
addr[8] => Mux8.IN1025
addr[8] => Mux9.IN1025
addr[8] => Mux10.IN1025
addr[8] => Mux11.IN1025
addr[8] => Mux12.IN1025
addr[8] => Mux13.IN1025
addr[8] => Mux14.IN1025
addr[8] => Mux15.IN1025
addr[8] => Mux16.IN1025
addr[8] => Mux17.IN1025
addr[9] => Mux0.IN1024
addr[9] => Mux1.IN1024
addr[9] => Mux2.IN1024
addr[9] => Mux3.IN1024
addr[9] => Mux4.IN1024
addr[9] => Mux5.IN1024
addr[9] => Mux6.IN1024
addr[9] => Mux7.IN1024
addr[9] => Mux8.IN1024
addr[9] => Mux9.IN1024
addr[9] => Mux10.IN1024
addr[9] => Mux11.IN1024
addr[9] => Mux12.IN1024
addr[9] => Mux13.IN1024
addr[9] => Mux14.IN1024
addr[9] => Mux15.IN1024
addr[9] => Mux16.IN1024
addr[9] => Mux17.IN1024
outdata[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outdata[8] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outdata[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outdata[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outdata[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outdata[12] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outdata[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outdata[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outdata[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outdata[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outdata[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|calc_module:calculator
ascii_code[0] => LessThan0.IN16
ascii_code[0] => LessThan1.IN16
ascii_code[0] => LessThan2.IN16
ascii_code[0] => LessThan3.IN16
ascii_code[0] => ascii_code_second.DATAB
ascii_code[0] => ascii_code_first.DATAB
ascii_code[0] => ascii_code_operator.DATAB
ascii_code[0] => Equal0.IN3
ascii_code[0] => Equal1.IN3
ascii_code[0] => Equal2.IN4
ascii_code[1] => LessThan0.IN15
ascii_code[1] => LessThan1.IN15
ascii_code[1] => LessThan2.IN15
ascii_code[1] => LessThan3.IN15
ascii_code[1] => ascii_code_second.DATAB
ascii_code[1] => ascii_code_first.DATAB
ascii_code[1] => ascii_code_operator.DATAB
ascii_code[1] => Equal0.IN7
ascii_code[1] => Equal1.IN2
ascii_code[1] => Equal2.IN7
ascii_code[2] => LessThan0.IN14
ascii_code[2] => LessThan1.IN14
ascii_code[2] => LessThan2.IN14
ascii_code[2] => LessThan3.IN14
ascii_code[2] => ascii_code_second.DATAB
ascii_code[2] => ascii_code_first.DATAB
ascii_code[2] => ascii_code_operator.DATAB
ascii_code[2] => Equal0.IN2
ascii_code[2] => Equal1.IN7
ascii_code[2] => Equal2.IN3
ascii_code[3] => LessThan0.IN13
ascii_code[3] => LessThan1.IN13
ascii_code[3] => LessThan2.IN13
ascii_code[3] => LessThan3.IN13
ascii_code[3] => ascii_code_second.DATAB
ascii_code[3] => ascii_code_first.DATAB
ascii_code[3] => ascii_code_operator.DATAB
ascii_code[3] => Equal0.IN1
ascii_code[3] => Equal1.IN1
ascii_code[3] => Equal2.IN2
ascii_code[4] => LessThan0.IN12
ascii_code[4] => LessThan1.IN12
ascii_code[4] => LessThan2.IN12
ascii_code[4] => LessThan3.IN12
ascii_code[4] => ascii_code_operator.DATAB
ascii_code[4] => Equal0.IN6
ascii_code[4] => Equal1.IN6
ascii_code[4] => Equal2.IN1
ascii_code[5] => LessThan0.IN11
ascii_code[5] => LessThan1.IN11
ascii_code[5] => LessThan2.IN11
ascii_code[5] => LessThan3.IN11
ascii_code[5] => ascii_code_operator.DATAB
ascii_code[5] => Equal0.IN0
ascii_code[5] => Equal1.IN0
ascii_code[5] => Equal2.IN0
ascii_code[6] => LessThan0.IN10
ascii_code[6] => LessThan1.IN10
ascii_code[6] => LessThan2.IN10
ascii_code[6] => LessThan3.IN10
ascii_code[6] => ascii_code_operator.DATAB
ascii_code[6] => Equal0.IN5
ascii_code[6] => Equal1.IN5
ascii_code[6] => Equal2.IN6
ascii_code[7] => LessThan0.IN9
ascii_code[7] => LessThan1.IN9
ascii_code[7] => LessThan2.IN9
ascii_code[7] => LessThan3.IN9
ascii_code[7] => ascii_code_operator.DATAB
ascii_code[7] => Equal0.IN4
ascii_code[7] => Equal1.IN4
ascii_code[7] => Equal2.IN5
interrupt <= interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[0] <= data_bus[0].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[1] <= data_bus[1].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[2] <= data_bus[2].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[3] <= data_bus[3].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[4] <= data_bus[4].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[5] <= data_bus[5].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[6] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
output_data_bus[7] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => interrupt~reg0.ACLR
reset => data_bus[0].PRESET
reset => data_bus[1].PRESET
reset => data_bus[2].PRESET
reset => data_bus[3].PRESET
reset => data_bus[4].PRESET
reset => data_bus[5].ACLR
reset => ascii_code_second[0].ACLR
reset => ascii_code_second[1].ACLR
reset => ascii_code_second[2].ACLR
reset => ascii_code_second[3].ACLR
reset => ascii_code_first[0].ACLR
reset => ascii_code_first[1].ACLR
reset => ascii_code_first[2].ACLR
reset => ascii_code_first[3].ACLR
reset => ascii_code_operator[0].ACLR
reset => ascii_code_operator[1].ACLR
reset => ascii_code_operator[2].ACLR
reset => ascii_code_operator[3].ACLR
reset => ascii_code_operator[4].ACLR
reset => ascii_code_operator[5].ACLR
reset => ascii_code_operator[6].ACLR
reset => ascii_code_operator[7].ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].PRESET
reset => state[11].ACLR
kbd_data_ready <> edge_trap:kbd_ready_signal.async_in


|Final_project|calc_module:calculator|edge_trap:kbd_ready_signal
async_in => ff1.CLK
clk => ff3.CLK
clk => ff2.CLK
reset => ff1.ACLR
sync_sig <= ff3.DB_MAX_OUTPUT_PORT_TYPE


|Final_project|doublesync:ps2c_doublsync
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|doublesync:ps2d_doublsync
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|Kbd_ctrl:Kbd_Controller
kbd_clk => _.IN1
kbd_clk => kbd_reg[0].CLK
kbd_clk => kbd_reg[1].CLK
kbd_clk => kbd_reg[2].CLK
kbd_clk => kbd_reg[3].CLK
kbd_clk => kbd_reg[4].CLK
kbd_clk => kbd_reg[5].CLK
kbd_clk => kbd_reg[6].CLK
kbd_clk => kbd_reg[7].CLK
kbd_clk => kbd_reg[8].CLK
kbd_clk => kbd_reg[9].CLK
kbd_clk => kbd_reg[10].CLK
kbd_clk => old_kbd_reg[0].CLK
kbd_clk => old_kbd_reg[1].CLK
kbd_clk => old_kbd_reg[2].CLK
kbd_clk => old_kbd_reg[3].CLK
kbd_clk => old_kbd_reg[4].CLK
kbd_clk => old_kbd_reg[5].CLK
kbd_clk => old_kbd_reg[6].CLK
kbd_clk => old_kbd_reg[7].CLK
kbd_clk => old_kbd_reg[8].CLK
kbd_clk => old_kbd_reg[9].CLK
kbd_clk => old_kbd_reg[10].CLK
kbd_clk => bit_count[0].CLK
kbd_clk => bit_count[1].CLK
kbd_clk => bit_count[2].CLK
kbd_clk => bit_count[3].CLK
kbd_clk => bit_count[4].CLK
kbd_clk => bit_count[5].CLK
kbd_data => kbd_reg[0].DATAIN
clk => extended~reg0.CLK
clk => data_ready~reg0.CLK
clk => _.IN1
clk => _.IN1
received_data[0] <= kbd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= kbd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= kbd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= kbd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= kbd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= kbd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= kbd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= kbd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
received_data[8] <= kbd_reg[8].DB_MAX_OUTPUT_PORT_TYPE
received_data[9] <= kbd_reg[9].DB_MAX_OUTPUT_PORT_TYPE
received_data[10] <= kbd_reg[10].DB_MAX_OUTPUT_PORT_TYPE
reset_kbd_reg => _.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
old_kbd_data[0] <= <GND>
old_kbd_data[1] <= <GND>
old_kbd_data[2] <= <GND>
old_kbd_data[3] <= <GND>
old_kbd_data[4] <= <GND>
old_kbd_data[5] <= <GND>
old_kbd_data[6] <= <GND>
old_kbd_data[7] <= <GND>
old_kbd_data[8] <= <GND>
old_kbd_data[9] <= <GND>
old_kbd_data[10] <= <GND>
very_old_kbd_data[0] <= <GND>
very_old_kbd_data[1] <= <GND>
very_old_kbd_data[2] <= <GND>
very_old_kbd_data[3] <= <GND>
very_old_kbd_data[4] <= <GND>
very_old_kbd_data[5] <= <GND>
very_old_kbd_data[6] <= <GND>
very_old_kbd_data[7] <= <GND>
very_old_kbd_data[8] <= <GND>
very_old_kbd_data[9] <= <GND>
very_old_kbd_data[10] <= <GND>
extended <= extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= kbd_reg[9].DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= kbd_reg[8].DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= kbd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= kbd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= kbd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= kbd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= kbd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= kbd_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|Final_project|Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold
async_sig => ~NO_FANOUT~
outclk => ~NO_FANOUT~
out_sync_sig <= <GND>
auto_reset => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Final_project|Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset
async_sig => ~NO_FANOUT~
outclk => ~NO_FANOUT~
out_sync_sig <= <GND>
auto_reset => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Final_project|key2ascii:kbd2ascii
key_code[0] => Decoder0.IN7
key_code[1] => Decoder0.IN6
key_code[2] => Decoder0.IN5
key_code[3] => Decoder0.IN4
key_code[4] => Decoder0.IN3
key_code[5] => Decoder0.IN2
key_code[6] => Decoder0.IN1
key_code[7] => Decoder0.IN0
ascii_code[0] <= ascii_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= ascii_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= ascii_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= ascii_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= ascii_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= ascii_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= ascii_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[7] <= ascii_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => ascii_code[0]~reg0.CLK
clk => ascii_code[1]~reg0.CLK
clk => ascii_code[2]~reg0.CLK
clk => ascii_code[3]~reg0.CLK
clk => ascii_code[4]~reg0.CLK
clk => ascii_code[5]~reg0.CLK
clk => ascii_code[6]~reg0.CLK
clk => ascii_code[7]~reg0.CLK


|Final_project|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[0] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[1] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[2] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[3] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[4] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[5] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[6] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ascii_data[7] => scope_info_reg.DATAB
kbd_ready => kbd_ready.IN1
reset_kbd_data <= state[5].DB_MAX_OUTPUT_PORT_TYPE
sm_clk => sm_clk.IN1
reset => scope_LCD_reg_clk_enable[15].IN1
reset => scope_LCD_reg_clk_enable[14].IN1
reset => scope_LCD_reg_clk_enable[15].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
finish <= state[7].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[0] <= scope_info_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[1] <= scope_info_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[2] <= scope_info_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[3] <= scope_info_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[4] <= scope_info_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[5] <= scope_info_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[6] <= scope_info_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info0[7] <= scope_info_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[0] <= scope_info_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[1] <= scope_info_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[2] <= scope_info_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[3] <= scope_info_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[4] <= scope_info_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[5] <= scope_info_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[6] <= scope_info_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info1[7] <= scope_info_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[0] <= scope_info_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[1] <= scope_info_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[2] <= scope_info_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[3] <= scope_info_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[4] <= scope_info_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[5] <= scope_info_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[6] <= scope_info_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info2[7] <= scope_info_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[0] <= scope_info_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[1] <= scope_info_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[2] <= scope_info_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[3] <= scope_info_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[4] <= scope_info_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[5] <= scope_info_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[6] <= scope_info_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info3[7] <= scope_info_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[0] <= scope_info_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[1] <= scope_info_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[2] <= scope_info_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[3] <= scope_info_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[4] <= scope_info_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[5] <= scope_info_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[6] <= scope_info_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info4[7] <= scope_info_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[0] <= scope_info_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[1] <= scope_info_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[2] <= scope_info_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[3] <= scope_info_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[4] <= scope_info_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[5] <= scope_info_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[6] <= scope_info_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info5[7] <= scope_info_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[0] <= scope_info_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[1] <= scope_info_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[2] <= scope_info_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[3] <= scope_info_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[4] <= scope_info_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[5] <= scope_info_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[6] <= scope_info_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info6[7] <= scope_info_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[0] <= scope_info_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[1] <= scope_info_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[2] <= scope_info_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[3] <= scope_info_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[4] <= scope_info_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[5] <= scope_info_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[6] <= scope_info_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info7[7] <= scope_info_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[0] <= scope_info_reg[8][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[1] <= scope_info_reg[8][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[2] <= scope_info_reg[8][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[3] <= scope_info_reg[8][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[4] <= scope_info_reg[8][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[5] <= scope_info_reg[8][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[6] <= scope_info_reg[8][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info8[7] <= scope_info_reg[8][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[0] <= scope_info_reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[1] <= scope_info_reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[2] <= scope_info_reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[3] <= scope_info_reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[4] <= scope_info_reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[5] <= scope_info_reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[6] <= scope_info_reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info9[7] <= scope_info_reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[0] <= scope_info_reg[10][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[1] <= scope_info_reg[10][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[2] <= scope_info_reg[10][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[3] <= scope_info_reg[10][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[4] <= scope_info_reg[10][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[5] <= scope_info_reg[10][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[6] <= scope_info_reg[10][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info10[7] <= scope_info_reg[10][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[0] <= scope_info_reg[11][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[1] <= scope_info_reg[11][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[2] <= scope_info_reg[11][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[3] <= scope_info_reg[11][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[4] <= scope_info_reg[11][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[5] <= scope_info_reg[11][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[6] <= scope_info_reg[11][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info11[7] <= scope_info_reg[11][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[0] <= scope_info_reg[12][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[1] <= scope_info_reg[12][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[2] <= scope_info_reg[12][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[3] <= scope_info_reg[12][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[4] <= scope_info_reg[12][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[5] <= scope_info_reg[12][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[6] <= scope_info_reg[12][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info12[7] <= scope_info_reg[12][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[0] <= scope_info_reg[13][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[1] <= scope_info_reg[13][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[2] <= scope_info_reg[13][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[3] <= scope_info_reg[13][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[4] <= scope_info_reg[13][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[5] <= scope_info_reg[13][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[6] <= scope_info_reg[13][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info13[7] <= scope_info_reg[13][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[0] <= scope_info_reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[1] <= scope_info_reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[2] <= scope_info_reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[3] <= scope_info_reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[4] <= scope_info_reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[5] <= scope_info_reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[6] <= scope_info_reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info14[7] <= scope_info_reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[0] <= scope_info_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[1] <= scope_info_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[2] <= scope_info_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[3] <= scope_info_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[4] <= scope_info_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[5] <= scope_info_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[6] <= scope_info_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
scope_info15[7] <= scope_info_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
debug[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
debug[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
debug[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
debug[10] <= <GND>
debug[11] <= <GND>
debug[12] <= <GND>
debug[13] <= <GND>
debug[14] <= <GND>
debug[15] <= <GND>
convert_now <= state[9].DB_MAX_OUTPUT_PORT_TYPE


|Final_project|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal
async_sig => ~NO_FANOUT~
outclk => ~NO_FANOUT~
out_sync_sig <= <GND>
auto_reset => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Final_project|doublesync:user_scope_enable_sync1
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk
inclk => inclk.IN1
outclk <= var_clk_div32:Div_Clk.outclk
outclk_Not <= var_clk_div32:Div_Clk.outclk_not
div_clk_count[0] => div_clk_count[0].IN1
div_clk_count[1] => div_clk_count[1].IN1
div_clk_count[2] => div_clk_count[2].IN1
div_clk_count[3] => div_clk_count[3].IN1
div_clk_count[4] => div_clk_count[4].IN1
div_clk_count[5] => div_clk_count[5].IN1
div_clk_count[6] => div_clk_count[6].IN1
div_clk_count[7] => div_clk_count[7].IN1
div_clk_count[8] => div_clk_count[8].IN1
div_clk_count[9] => div_clk_count[9].IN1
div_clk_count[10] => div_clk_count[10].IN1
div_clk_count[11] => div_clk_count[11].IN1
div_clk_count[12] => div_clk_count[12].IN1
div_clk_count[13] => div_clk_count[13].IN1
div_clk_count[14] => div_clk_count[14].IN1
div_clk_count[15] => div_clk_count[15].IN1
div_clk_count[16] => div_clk_count[16].IN1
div_clk_count[17] => div_clk_count[17].IN1
div_clk_count[18] => div_clk_count[18].IN1
div_clk_count[19] => div_clk_count[19].IN1
div_clk_count[20] => div_clk_count[20].IN1
div_clk_count[21] => div_clk_count[21].IN1
div_clk_count[22] => div_clk_count[22].IN1
div_clk_count[23] => div_clk_count[23].IN1
div_clk_count[24] => div_clk_count[24].IN1
div_clk_count[25] => div_clk_count[25].IN1
div_clk_count[26] => div_clk_count[26].IN1
div_clk_count[27] => div_clk_count[27].IN1
div_clk_count[28] => div_clk_count[28].IN1
div_clk_count[29] => div_clk_count[29].IN1
div_clk_count[30] => div_clk_count[30].IN1
div_clk_count[31] => div_clk_count[31].IN1
Reset => Reset.IN1


|Final_project|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk
inclk => ~NO_FANOUT~
outclk <= <GND>
outclk_not <= <GND>
clk_count[0] => ~NO_FANOUT~
clk_count[1] => ~NO_FANOUT~
clk_count[2] => ~NO_FANOUT~
clk_count[3] => ~NO_FANOUT~
clk_count[4] => ~NO_FANOUT~
clk_count[5] => ~NO_FANOUT~
clk_count[6] => ~NO_FANOUT~
clk_count[7] => ~NO_FANOUT~
clk_count[8] => ~NO_FANOUT~
clk_count[9] => ~NO_FANOUT~
clk_count[10] => ~NO_FANOUT~
clk_count[11] => ~NO_FANOUT~
clk_count[12] => ~NO_FANOUT~
clk_count[13] => ~NO_FANOUT~
clk_count[14] => ~NO_FANOUT~
clk_count[15] => ~NO_FANOUT~
clk_count[16] => ~NO_FANOUT~
clk_count[17] => ~NO_FANOUT~
clk_count[18] => ~NO_FANOUT~
clk_count[19] => ~NO_FANOUT~
clk_count[20] => ~NO_FANOUT~
clk_count[21] => ~NO_FANOUT~
clk_count[22] => ~NO_FANOUT~
clk_count[23] => ~NO_FANOUT~
clk_count[24] => ~NO_FANOUT~
clk_count[25] => ~NO_FANOUT~
clk_count[26] => ~NO_FANOUT~
clk_count[27] => ~NO_FANOUT~
clk_count[28] => ~NO_FANOUT~
clk_count[29] => ~NO_FANOUT~
clk_count[30] => ~NO_FANOUT~
clk_count[31] => ~NO_FANOUT~
Reset => ~NO_FANOUT~


|Final_project|scope_capture:LCD_scope_channelA
clk => ~NO_FANOUT~
the_signal => ~NO_FANOUT~
capture_enable => ~NO_FANOUT~
captured_data[0] <= <GND>
captured_data[1] <= <GND>
captured_data[2] <= <GND>
captured_data[3] <= <GND>
captured_data[4] <= <GND>
captured_data[5] <= <GND>
captured_data[6] <= <GND>
captured_data[7] <= <GND>
captured_data[8] <= <GND>
captured_data[9] <= <GND>
captured_data[10] <= <GND>
captured_data[11] <= <GND>
captured_data[12] <= <GND>
captured_data[13] <= <GND>
captured_data[14] <= <GND>
captured_data[15] <= <GND>
reset => ~NO_FANOUT~


|Final_project|scope_capture:LCD_scope_channelB
clk => ~NO_FANOUT~
the_signal => ~NO_FANOUT~
capture_enable => ~NO_FANOUT~
captured_data[0] <= <GND>
captured_data[1] <= <GND>
captured_data[2] <= <GND>
captured_data[3] <= <GND>
captured_data[4] <= <GND>
captured_data[5] <= <GND>
captured_data[6] <= <GND>
captured_data[7] <= <GND>
captured_data[8] <= <GND>
captured_data[9] <= <GND>
captured_data[10] <= <GND>
captured_data[11] <= <GND>
captured_data[12] <= <GND>
captured_data[13] <= <GND>
captured_data[14] <= <GND>
captured_data[15] <= <GND>
reset => ~NO_FANOUT~


|Final_project|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope
lcd_d[0] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[1] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[2] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[3] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[4] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[5] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[6] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_d[7] <> LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_d
lcd_rs <= LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_rs
lcd_rw <= LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_rw
lcd_e <= LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.lcd_e
clk => clk.IN1
InA[0] => InA[0].IN1
InA[1] => InA[1].IN1
InA[2] => InA[2].IN1
InA[3] => InA[3].IN1
InA[4] => InA[4].IN1
InA[5] => InA[5].IN1
InA[6] => InA[6].IN1
InA[7] => InA[7].IN1
InB[0] => InB[0].IN1
InB[1] => InB[1].IN1
InB[2] => InB[2].IN1
InB[3] => InB[3].IN1
InB[4] => InB[4].IN1
InB[5] => InB[5].IN1
InB[6] => InB[6].IN1
InB[7] => InB[7].IN1
InC[0] => InC[0].IN1
InC[1] => InC[1].IN1
InC[2] => InC[2].IN1
InC[3] => InC[3].IN1
InC[4] => InC[4].IN1
InC[5] => InC[5].IN1
InC[6] => InC[6].IN1
InC[7] => InC[7].IN1
InD[0] => InD[0].IN1
InD[1] => InD[1].IN1
InD[2] => InD[2].IN1
InD[3] => InD[3].IN1
InD[4] => InD[4].IN1
InD[5] => InD[5].IN1
InD[6] => InD[6].IN1
InD[7] => InD[7].IN1
InE[0] => InE[0].IN1
InE[1] => InE[1].IN1
InE[2] => InE[2].IN1
InE[3] => InE[3].IN1
InE[4] => InE[4].IN1
InE[5] => InE[5].IN1
InE[6] => InE[6].IN1
InE[7] => InE[7].IN1
InF[0] => InF[0].IN1
InF[1] => InF[1].IN1
InF[2] => InF[2].IN1
InF[3] => InF[3].IN1
InF[4] => InF[4].IN1
InF[5] => InF[5].IN1
InF[6] => InF[6].IN1
InF[7] => InF[7].IN1
InG[0] => InG[0].IN1
InG[1] => InG[1].IN1
InG[2] => InG[2].IN1
InG[3] => InG[3].IN1
InG[4] => InG[4].IN1
InG[5] => InG[5].IN1
InG[6] => InG[6].IN1
InG[7] => InG[7].IN1
InH[0] => InH[0].IN1
InH[1] => InH[1].IN1
InH[2] => InH[2].IN1
InH[3] => InH[3].IN1
InH[4] => InH[4].IN1
InH[5] => InH[5].IN1
InH[6] => InH[6].IN1
InH[7] => InH[7].IN1
InfoA[0] => InfoA[0].IN1
InfoA[1] => InfoA[1].IN1
InfoA[2] => InfoA[2].IN1
InfoA[3] => InfoA[3].IN1
InfoA[4] => InfoA[4].IN1
InfoA[5] => InfoA[5].IN1
InfoA[6] => InfoA[6].IN1
InfoA[7] => InfoA[7].IN1
InfoA[8] => InfoA[8].IN1
InfoA[9] => InfoA[9].IN1
InfoA[10] => InfoA[10].IN1
InfoA[11] => InfoA[11].IN1
InfoA[12] => InfoA[12].IN1
InfoA[13] => InfoA[13].IN1
InfoA[14] => InfoA[14].IN1
InfoA[15] => InfoA[15].IN1
InfoB[0] => InfoB[0].IN1
InfoB[1] => InfoB[1].IN1
InfoB[2] => InfoB[2].IN1
InfoB[3] => InfoB[3].IN1
InfoB[4] => InfoB[4].IN1
InfoB[5] => InfoB[5].IN1
InfoB[6] => InfoB[6].IN1
InfoB[7] => InfoB[7].IN1
InfoB[8] => InfoB[8].IN1
InfoB[9] => InfoB[9].IN1
InfoB[10] => InfoB[10].IN1
InfoB[11] => InfoB[11].IN1
InfoB[12] => InfoB[12].IN1
InfoB[13] => InfoB[13].IN1
InfoB[14] => InfoB[14].IN1
InfoB[15] => InfoB[15].IN1
InfoC[0] => InfoC[0].IN1
InfoC[1] => InfoC[1].IN1
InfoC[2] => InfoC[2].IN1
InfoC[3] => InfoC[3].IN1
InfoC[4] => InfoC[4].IN1
InfoC[5] => InfoC[5].IN1
InfoC[6] => InfoC[6].IN1
InfoC[7] => InfoC[7].IN1
InfoC[8] => InfoC[8].IN1
InfoC[9] => InfoC[9].IN1
InfoC[10] => InfoC[10].IN1
InfoC[11] => InfoC[11].IN1
InfoC[12] => InfoC[12].IN1
InfoC[13] => InfoC[13].IN1
InfoC[14] => InfoC[14].IN1
InfoC[15] => InfoC[15].IN1
InfoD[0] => InfoD[0].IN1
InfoD[1] => InfoD[1].IN1
InfoD[2] => InfoD[2].IN1
InfoD[3] => InfoD[3].IN1
InfoD[4] => InfoD[4].IN1
InfoD[5] => InfoD[5].IN1
InfoD[6] => InfoD[6].IN1
InfoD[7] => InfoD[7].IN1
InfoD[8] => InfoD[8].IN1
InfoD[9] => InfoD[9].IN1
InfoD[10] => InfoD[10].IN1
InfoD[11] => InfoD[11].IN1
InfoD[12] => InfoD[12].IN1
InfoD[13] => InfoD[13].IN1
InfoD[14] => InfoD[14].IN1
InfoD[15] => InfoD[15].IN1
InfoE[0] => InfoE[0].IN1
InfoE[1] => InfoE[1].IN1
InfoE[2] => InfoE[2].IN1
InfoE[3] => InfoE[3].IN1
InfoE[4] => InfoE[4].IN1
InfoE[5] => InfoE[5].IN1
InfoE[6] => InfoE[6].IN1
InfoE[7] => InfoE[7].IN1
InfoE[8] => InfoE[8].IN1
InfoE[9] => InfoE[9].IN1
InfoE[10] => InfoE[10].IN1
InfoE[11] => InfoE[11].IN1
InfoE[12] => InfoE[12].IN1
InfoE[13] => InfoE[13].IN1
InfoE[14] => InfoE[14].IN1
InfoE[15] => InfoE[15].IN1
InfoF[0] => InfoF[0].IN1
InfoF[1] => InfoF[1].IN1
InfoF[2] => InfoF[2].IN1
InfoF[3] => InfoF[3].IN1
InfoF[4] => InfoF[4].IN1
InfoF[5] => InfoF[5].IN1
InfoF[6] => InfoF[6].IN1
InfoF[7] => InfoF[7].IN1
InfoF[8] => InfoF[8].IN1
InfoF[9] => InfoF[9].IN1
InfoF[10] => InfoF[10].IN1
InfoF[11] => InfoF[11].IN1
InfoF[12] => InfoF[12].IN1
InfoF[13] => InfoF[13].IN1
InfoF[14] => InfoF[14].IN1
InfoF[15] => InfoF[15].IN1
InfoG[0] => InfoG[0].IN1
InfoG[1] => InfoG[1].IN1
InfoG[2] => InfoG[2].IN1
InfoG[3] => InfoG[3].IN1
InfoG[4] => InfoG[4].IN1
InfoG[5] => InfoG[5].IN1
InfoG[6] => InfoG[6].IN1
InfoG[7] => InfoG[7].IN1
InfoG[8] => InfoG[8].IN1
InfoG[9] => InfoG[9].IN1
InfoG[10] => InfoG[10].IN1
InfoG[11] => InfoG[11].IN1
InfoG[12] => InfoG[12].IN1
InfoG[13] => InfoG[13].IN1
InfoG[14] => InfoG[14].IN1
InfoG[15] => InfoG[15].IN1
InfoH[0] => InfoH[0].IN1
InfoH[1] => InfoH[1].IN1
InfoH[2] => InfoH[2].IN1
InfoH[3] => InfoH[3].IN1
InfoH[4] => InfoH[4].IN1
InfoH[5] => InfoH[5].IN1
InfoH[6] => InfoH[6].IN1
InfoH[7] => InfoH[7].IN1
InfoH[8] => InfoH[8].IN1
InfoH[9] => InfoH[9].IN1
InfoH[10] => InfoH[10].IN1
InfoH[11] => InfoH[11].IN1
InfoH[12] => InfoH[12].IN1
InfoH[13] => InfoH[13].IN1
InfoH[14] => InfoH[14].IN1
InfoH[15] => InfoH[15].IN1
ScopeInfoA[0] => ScopeInfoA[0].IN1
ScopeInfoA[1] => ScopeInfoA[1].IN1
ScopeInfoA[2] => ScopeInfoA[2].IN1
ScopeInfoA[3] => ScopeInfoA[3].IN1
ScopeInfoA[4] => ScopeInfoA[4].IN1
ScopeInfoA[5] => ScopeInfoA[5].IN1
ScopeInfoA[6] => ScopeInfoA[6].IN1
ScopeInfoA[7] => ScopeInfoA[7].IN1
ScopeInfoA[8] => ScopeInfoA[8].IN1
ScopeInfoA[9] => ScopeInfoA[9].IN1
ScopeInfoA[10] => ScopeInfoA[10].IN1
ScopeInfoA[11] => ScopeInfoA[11].IN1
ScopeInfoA[12] => ScopeInfoA[12].IN1
ScopeInfoA[13] => ScopeInfoA[13].IN1
ScopeInfoA[14] => ScopeInfoA[14].IN1
ScopeInfoA[15] => ScopeInfoA[15].IN1
ScopeInfoA[16] => ScopeInfoA[16].IN1
ScopeInfoA[17] => ScopeInfoA[17].IN1
ScopeInfoA[18] => ScopeInfoA[18].IN1
ScopeInfoA[19] => ScopeInfoA[19].IN1
ScopeInfoA[20] => ScopeInfoA[20].IN1
ScopeInfoA[21] => ScopeInfoA[21].IN1
ScopeInfoA[22] => ScopeInfoA[22].IN1
ScopeInfoA[23] => ScopeInfoA[23].IN1
ScopeInfoA[24] => ScopeInfoA[24].IN1
ScopeInfoA[25] => ScopeInfoA[25].IN1
ScopeInfoA[26] => ScopeInfoA[26].IN1
ScopeInfoA[27] => ScopeInfoA[27].IN1
ScopeInfoA[28] => ScopeInfoA[28].IN1
ScopeInfoA[29] => ScopeInfoA[29].IN1
ScopeInfoA[30] => ScopeInfoA[30].IN1
ScopeInfoA[31] => ScopeInfoA[31].IN1
ScopeInfoB[0] => ScopeInfoB[0].IN1
ScopeInfoB[1] => ScopeInfoB[1].IN1
ScopeInfoB[2] => ScopeInfoB[2].IN1
ScopeInfoB[3] => ScopeInfoB[3].IN1
ScopeInfoB[4] => ScopeInfoB[4].IN1
ScopeInfoB[5] => ScopeInfoB[5].IN1
ScopeInfoB[6] => ScopeInfoB[6].IN1
ScopeInfoB[7] => ScopeInfoB[7].IN1
ScopeInfoB[8] => ScopeInfoB[8].IN1
ScopeInfoB[9] => ScopeInfoB[9].IN1
ScopeInfoB[10] => ScopeInfoB[10].IN1
ScopeInfoB[11] => ScopeInfoB[11].IN1
ScopeInfoB[12] => ScopeInfoB[12].IN1
ScopeInfoB[13] => ScopeInfoB[13].IN1
ScopeInfoB[14] => ScopeInfoB[14].IN1
ScopeInfoB[15] => ScopeInfoB[15].IN1
ScopeInfoB[16] => ScopeInfoB[16].IN1
ScopeInfoB[17] => ScopeInfoB[17].IN1
ScopeInfoB[18] => ScopeInfoB[18].IN1
ScopeInfoB[19] => ScopeInfoB[19].IN1
ScopeInfoB[20] => ScopeInfoB[20].IN1
ScopeInfoB[21] => ScopeInfoB[21].IN1
ScopeInfoB[22] => ScopeInfoB[22].IN1
ScopeInfoB[23] => ScopeInfoB[23].IN1
ScopeInfoB[24] => ScopeInfoB[24].IN1
ScopeInfoB[25] => ScopeInfoB[25].IN1
ScopeInfoB[26] => ScopeInfoB[26].IN1
ScopeInfoB[27] => ScopeInfoB[27].IN1
ScopeInfoB[28] => ScopeInfoB[28].IN1
ScopeInfoB[29] => ScopeInfoB[29].IN1
ScopeInfoB[30] => ScopeInfoB[30].IN1
ScopeInfoB[31] => ScopeInfoB[31].IN1
choose_scope_or_LCD => choose_scope_or_LCD.IN1
scope_channelA[0] => scope_channelA[0].IN1
scope_channelA[1] => scope_channelA[1].IN1
scope_channelA[2] => scope_channelA[2].IN1
scope_channelA[3] => scope_channelA[3].IN1
scope_channelA[4] => scope_channelA[4].IN1
scope_channelA[5] => scope_channelA[5].IN1
scope_channelA[6] => scope_channelA[6].IN1
scope_channelA[7] => scope_channelA[7].IN1
scope_channelA[8] => scope_channelA[8].IN1
scope_channelA[9] => scope_channelA[9].IN1
scope_channelA[10] => scope_channelA[10].IN1
scope_channelA[11] => scope_channelA[11].IN1
scope_channelA[12] => scope_channelA[12].IN1
scope_channelA[13] => scope_channelA[13].IN1
scope_channelA[14] => scope_channelA[14].IN1
scope_channelA[15] => scope_channelA[15].IN1
scope_channelB[0] => scope_channelB[0].IN1
scope_channelB[1] => scope_channelB[1].IN1
scope_channelB[2] => scope_channelB[2].IN1
scope_channelB[3] => scope_channelB[3].IN1
scope_channelB[4] => scope_channelB[4].IN1
scope_channelB[5] => scope_channelB[5].IN1
scope_channelB[6] => scope_channelB[6].IN1
scope_channelB[7] => scope_channelB[7].IN1
scope_channelB[8] => scope_channelB[8].IN1
scope_channelB[9] => scope_channelB[9].IN1
scope_channelB[10] => scope_channelB[10].IN1
scope_channelB[11] => scope_channelB[11].IN1
scope_channelB[12] => scope_channelB[12].IN1
scope_channelB[13] => scope_channelB[13].IN1
scope_channelB[14] => scope_channelB[14].IN1
scope_channelB[15] => scope_channelB[15].IN1
enable_scope <= LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst.enable_scope


|Final_project|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst
lcd_d[0] <> <UNC>
lcd_d[1] <> <UNC>
lcd_d[2] <> <UNC>
lcd_d[3] <> <UNC>
lcd_d[4] <> <UNC>
lcd_d[5] <> <UNC>
lcd_d[6] <> <UNC>
lcd_d[7] <> <UNC>
lcd_rs <= <GND>
lcd_rw <= <GND>
lcd_e <= <GND>
clk => ~NO_FANOUT~
InA[0] => ~NO_FANOUT~
InA[1] => ~NO_FANOUT~
InA[2] => ~NO_FANOUT~
InA[3] => ~NO_FANOUT~
InA[4] => ~NO_FANOUT~
InA[5] => ~NO_FANOUT~
InA[6] => ~NO_FANOUT~
InA[7] => ~NO_FANOUT~
InB[0] => ~NO_FANOUT~
InB[1] => ~NO_FANOUT~
InB[2] => ~NO_FANOUT~
InB[3] => ~NO_FANOUT~
InB[4] => ~NO_FANOUT~
InB[5] => ~NO_FANOUT~
InB[6] => ~NO_FANOUT~
InB[7] => ~NO_FANOUT~
InC[0] => ~NO_FANOUT~
InC[1] => ~NO_FANOUT~
InC[2] => ~NO_FANOUT~
InC[3] => ~NO_FANOUT~
InC[4] => ~NO_FANOUT~
InC[5] => ~NO_FANOUT~
InC[6] => ~NO_FANOUT~
InC[7] => ~NO_FANOUT~
InD[0] => ~NO_FANOUT~
InD[1] => ~NO_FANOUT~
InD[2] => ~NO_FANOUT~
InD[3] => ~NO_FANOUT~
InD[4] => ~NO_FANOUT~
InD[5] => ~NO_FANOUT~
InD[6] => ~NO_FANOUT~
InD[7] => ~NO_FANOUT~
InE[0] => ~NO_FANOUT~
InE[1] => ~NO_FANOUT~
InE[2] => ~NO_FANOUT~
InE[3] => ~NO_FANOUT~
InE[4] => ~NO_FANOUT~
InE[5] => ~NO_FANOUT~
InE[6] => ~NO_FANOUT~
InE[7] => ~NO_FANOUT~
InF[0] => ~NO_FANOUT~
InF[1] => ~NO_FANOUT~
InF[2] => ~NO_FANOUT~
InF[3] => ~NO_FANOUT~
InF[4] => ~NO_FANOUT~
InF[5] => ~NO_FANOUT~
InF[6] => ~NO_FANOUT~
InF[7] => ~NO_FANOUT~
InG[0] => ~NO_FANOUT~
InG[1] => ~NO_FANOUT~
InG[2] => ~NO_FANOUT~
InG[3] => ~NO_FANOUT~
InG[4] => ~NO_FANOUT~
InG[5] => ~NO_FANOUT~
InG[6] => ~NO_FANOUT~
InG[7] => ~NO_FANOUT~
InH[0] => ~NO_FANOUT~
InH[1] => ~NO_FANOUT~
InH[2] => ~NO_FANOUT~
InH[3] => ~NO_FANOUT~
InH[4] => ~NO_FANOUT~
InH[5] => ~NO_FANOUT~
InH[6] => ~NO_FANOUT~
InH[7] => ~NO_FANOUT~
InfoA[0] => ~NO_FANOUT~
InfoA[1] => ~NO_FANOUT~
InfoA[2] => ~NO_FANOUT~
InfoA[3] => ~NO_FANOUT~
InfoA[4] => ~NO_FANOUT~
InfoA[5] => ~NO_FANOUT~
InfoA[6] => ~NO_FANOUT~
InfoA[7] => ~NO_FANOUT~
InfoA[8] => ~NO_FANOUT~
InfoA[9] => ~NO_FANOUT~
InfoA[10] => ~NO_FANOUT~
InfoA[11] => ~NO_FANOUT~
InfoA[12] => ~NO_FANOUT~
InfoA[13] => ~NO_FANOUT~
InfoA[14] => ~NO_FANOUT~
InfoA[15] => ~NO_FANOUT~
InfoB[0] => ~NO_FANOUT~
InfoB[1] => ~NO_FANOUT~
InfoB[2] => ~NO_FANOUT~
InfoB[3] => ~NO_FANOUT~
InfoB[4] => ~NO_FANOUT~
InfoB[5] => ~NO_FANOUT~
InfoB[6] => ~NO_FANOUT~
InfoB[7] => ~NO_FANOUT~
InfoB[8] => ~NO_FANOUT~
InfoB[9] => ~NO_FANOUT~
InfoB[10] => ~NO_FANOUT~
InfoB[11] => ~NO_FANOUT~
InfoB[12] => ~NO_FANOUT~
InfoB[13] => ~NO_FANOUT~
InfoB[14] => ~NO_FANOUT~
InfoB[15] => ~NO_FANOUT~
InfoC[0] => ~NO_FANOUT~
InfoC[1] => ~NO_FANOUT~
InfoC[2] => ~NO_FANOUT~
InfoC[3] => ~NO_FANOUT~
InfoC[4] => ~NO_FANOUT~
InfoC[5] => ~NO_FANOUT~
InfoC[6] => ~NO_FANOUT~
InfoC[7] => ~NO_FANOUT~
InfoC[8] => ~NO_FANOUT~
InfoC[9] => ~NO_FANOUT~
InfoC[10] => ~NO_FANOUT~
InfoC[11] => ~NO_FANOUT~
InfoC[12] => ~NO_FANOUT~
InfoC[13] => ~NO_FANOUT~
InfoC[14] => ~NO_FANOUT~
InfoC[15] => ~NO_FANOUT~
InfoD[0] => ~NO_FANOUT~
InfoD[1] => ~NO_FANOUT~
InfoD[2] => ~NO_FANOUT~
InfoD[3] => ~NO_FANOUT~
InfoD[4] => ~NO_FANOUT~
InfoD[5] => ~NO_FANOUT~
InfoD[6] => ~NO_FANOUT~
InfoD[7] => ~NO_FANOUT~
InfoD[8] => ~NO_FANOUT~
InfoD[9] => ~NO_FANOUT~
InfoD[10] => ~NO_FANOUT~
InfoD[11] => ~NO_FANOUT~
InfoD[12] => ~NO_FANOUT~
InfoD[13] => ~NO_FANOUT~
InfoD[14] => ~NO_FANOUT~
InfoD[15] => ~NO_FANOUT~
InfoE[0] => ~NO_FANOUT~
InfoE[1] => ~NO_FANOUT~
InfoE[2] => ~NO_FANOUT~
InfoE[3] => ~NO_FANOUT~
InfoE[4] => ~NO_FANOUT~
InfoE[5] => ~NO_FANOUT~
InfoE[6] => ~NO_FANOUT~
InfoE[7] => ~NO_FANOUT~
InfoE[8] => ~NO_FANOUT~
InfoE[9] => ~NO_FANOUT~
InfoE[10] => ~NO_FANOUT~
InfoE[11] => ~NO_FANOUT~
InfoE[12] => ~NO_FANOUT~
InfoE[13] => ~NO_FANOUT~
InfoE[14] => ~NO_FANOUT~
InfoE[15] => ~NO_FANOUT~
InfoF[0] => ~NO_FANOUT~
InfoF[1] => ~NO_FANOUT~
InfoF[2] => ~NO_FANOUT~
InfoF[3] => ~NO_FANOUT~
InfoF[4] => ~NO_FANOUT~
InfoF[5] => ~NO_FANOUT~
InfoF[6] => ~NO_FANOUT~
InfoF[7] => ~NO_FANOUT~
InfoF[8] => ~NO_FANOUT~
InfoF[9] => ~NO_FANOUT~
InfoF[10] => ~NO_FANOUT~
InfoF[11] => ~NO_FANOUT~
InfoF[12] => ~NO_FANOUT~
InfoF[13] => ~NO_FANOUT~
InfoF[14] => ~NO_FANOUT~
InfoF[15] => ~NO_FANOUT~
InfoG[0] => ~NO_FANOUT~
InfoG[1] => ~NO_FANOUT~
InfoG[2] => ~NO_FANOUT~
InfoG[3] => ~NO_FANOUT~
InfoG[4] => ~NO_FANOUT~
InfoG[5] => ~NO_FANOUT~
InfoG[6] => ~NO_FANOUT~
InfoG[7] => ~NO_FANOUT~
InfoG[8] => ~NO_FANOUT~
InfoG[9] => ~NO_FANOUT~
InfoG[10] => ~NO_FANOUT~
InfoG[11] => ~NO_FANOUT~
InfoG[12] => ~NO_FANOUT~
InfoG[13] => ~NO_FANOUT~
InfoG[14] => ~NO_FANOUT~
InfoG[15] => ~NO_FANOUT~
InfoH[0] => ~NO_FANOUT~
InfoH[1] => ~NO_FANOUT~
InfoH[2] => ~NO_FANOUT~
InfoH[3] => ~NO_FANOUT~
InfoH[4] => ~NO_FANOUT~
InfoH[5] => ~NO_FANOUT~
InfoH[6] => ~NO_FANOUT~
InfoH[7] => ~NO_FANOUT~
InfoH[8] => ~NO_FANOUT~
InfoH[9] => ~NO_FANOUT~
InfoH[10] => ~NO_FANOUT~
InfoH[11] => ~NO_FANOUT~
InfoH[12] => ~NO_FANOUT~
InfoH[13] => ~NO_FANOUT~
InfoH[14] => ~NO_FANOUT~
InfoH[15] => ~NO_FANOUT~
ScopeInfoA[0] => ~NO_FANOUT~
ScopeInfoA[1] => ~NO_FANOUT~
ScopeInfoA[2] => ~NO_FANOUT~
ScopeInfoA[3] => ~NO_FANOUT~
ScopeInfoA[4] => ~NO_FANOUT~
ScopeInfoA[5] => ~NO_FANOUT~
ScopeInfoA[6] => ~NO_FANOUT~
ScopeInfoA[7] => ~NO_FANOUT~
ScopeInfoA[8] => ~NO_FANOUT~
ScopeInfoA[9] => ~NO_FANOUT~
ScopeInfoA[10] => ~NO_FANOUT~
ScopeInfoA[11] => ~NO_FANOUT~
ScopeInfoA[12] => ~NO_FANOUT~
ScopeInfoA[13] => ~NO_FANOUT~
ScopeInfoA[14] => ~NO_FANOUT~
ScopeInfoA[15] => ~NO_FANOUT~
ScopeInfoA[16] => ~NO_FANOUT~
ScopeInfoA[17] => ~NO_FANOUT~
ScopeInfoA[18] => ~NO_FANOUT~
ScopeInfoA[19] => ~NO_FANOUT~
ScopeInfoA[20] => ~NO_FANOUT~
ScopeInfoA[21] => ~NO_FANOUT~
ScopeInfoA[22] => ~NO_FANOUT~
ScopeInfoA[23] => ~NO_FANOUT~
ScopeInfoA[24] => ~NO_FANOUT~
ScopeInfoA[25] => ~NO_FANOUT~
ScopeInfoA[26] => ~NO_FANOUT~
ScopeInfoA[27] => ~NO_FANOUT~
ScopeInfoA[28] => ~NO_FANOUT~
ScopeInfoA[29] => ~NO_FANOUT~
ScopeInfoA[30] => ~NO_FANOUT~
ScopeInfoA[31] => ~NO_FANOUT~
ScopeInfoB[0] => ~NO_FANOUT~
ScopeInfoB[1] => ~NO_FANOUT~
ScopeInfoB[2] => ~NO_FANOUT~
ScopeInfoB[3] => ~NO_FANOUT~
ScopeInfoB[4] => ~NO_FANOUT~
ScopeInfoB[5] => ~NO_FANOUT~
ScopeInfoB[6] => ~NO_FANOUT~
ScopeInfoB[7] => ~NO_FANOUT~
ScopeInfoB[8] => ~NO_FANOUT~
ScopeInfoB[9] => ~NO_FANOUT~
ScopeInfoB[10] => ~NO_FANOUT~
ScopeInfoB[11] => ~NO_FANOUT~
ScopeInfoB[12] => ~NO_FANOUT~
ScopeInfoB[13] => ~NO_FANOUT~
ScopeInfoB[14] => ~NO_FANOUT~
ScopeInfoB[15] => ~NO_FANOUT~
ScopeInfoB[16] => ~NO_FANOUT~
ScopeInfoB[17] => ~NO_FANOUT~
ScopeInfoB[18] => ~NO_FANOUT~
ScopeInfoB[19] => ~NO_FANOUT~
ScopeInfoB[20] => ~NO_FANOUT~
ScopeInfoB[21] => ~NO_FANOUT~
ScopeInfoB[22] => ~NO_FANOUT~
ScopeInfoB[23] => ~NO_FANOUT~
ScopeInfoB[24] => ~NO_FANOUT~
ScopeInfoB[25] => ~NO_FANOUT~
ScopeInfoB[26] => ~NO_FANOUT~
ScopeInfoB[27] => ~NO_FANOUT~
ScopeInfoB[28] => ~NO_FANOUT~
ScopeInfoB[29] => ~NO_FANOUT~
ScopeInfoB[30] => ~NO_FANOUT~
ScopeInfoB[31] => ~NO_FANOUT~
choose_scope_or_LCD => ~NO_FANOUT~
scope_channelA[0] => ~NO_FANOUT~
scope_channelA[1] => ~NO_FANOUT~
scope_channelA[2] => ~NO_FANOUT~
scope_channelA[3] => ~NO_FANOUT~
scope_channelA[4] => ~NO_FANOUT~
scope_channelA[5] => ~NO_FANOUT~
scope_channelA[6] => ~NO_FANOUT~
scope_channelA[7] => ~NO_FANOUT~
scope_channelA[8] => ~NO_FANOUT~
scope_channelA[9] => ~NO_FANOUT~
scope_channelA[10] => ~NO_FANOUT~
scope_channelA[11] => ~NO_FANOUT~
scope_channelA[12] => ~NO_FANOUT~
scope_channelA[13] => ~NO_FANOUT~
scope_channelA[14] => ~NO_FANOUT~
scope_channelA[15] => ~NO_FANOUT~
scope_channelB[0] => ~NO_FANOUT~
scope_channelB[1] => ~NO_FANOUT~
scope_channelB[2] => ~NO_FANOUT~
scope_channelB[3] => ~NO_FANOUT~
scope_channelB[4] => ~NO_FANOUT~
scope_channelB[5] => ~NO_FANOUT~
scope_channelB[6] => ~NO_FANOUT~
scope_channelB[7] => ~NO_FANOUT~
scope_channelB[8] => ~NO_FANOUT~
scope_channelB[9] => ~NO_FANOUT~
scope_channelB[10] => ~NO_FANOUT~
scope_channelB[11] => ~NO_FANOUT~
scope_channelB[12] => ~NO_FANOUT~
scope_channelB[13] => ~NO_FANOUT~
scope_channelB[14] => ~NO_FANOUT~
scope_channelB[15] => ~NO_FANOUT~
enable_scope <= <GND>


|Final_project|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk
inclk => inclk.IN1
outclk <= var_clk_div32:Div_Clk.outclk
outclk_Not <= var_clk_div32:Div_Clk.outclk_not
div_clk_count[0] => div_clk_count[0].IN1
div_clk_count[1] => div_clk_count[1].IN1
div_clk_count[2] => div_clk_count[2].IN1
div_clk_count[3] => div_clk_count[3].IN1
div_clk_count[4] => div_clk_count[4].IN1
div_clk_count[5] => div_clk_count[5].IN1
div_clk_count[6] => div_clk_count[6].IN1
div_clk_count[7] => div_clk_count[7].IN1
div_clk_count[8] => div_clk_count[8].IN1
div_clk_count[9] => div_clk_count[9].IN1
div_clk_count[10] => div_clk_count[10].IN1
div_clk_count[11] => div_clk_count[11].IN1
div_clk_count[12] => div_clk_count[12].IN1
div_clk_count[13] => div_clk_count[13].IN1
div_clk_count[14] => div_clk_count[14].IN1
div_clk_count[15] => div_clk_count[15].IN1
div_clk_count[16] => div_clk_count[16].IN1
div_clk_count[17] => div_clk_count[17].IN1
div_clk_count[18] => div_clk_count[18].IN1
div_clk_count[19] => div_clk_count[19].IN1
div_clk_count[20] => div_clk_count[20].IN1
div_clk_count[21] => div_clk_count[21].IN1
div_clk_count[22] => div_clk_count[22].IN1
div_clk_count[23] => div_clk_count[23].IN1
div_clk_count[24] => div_clk_count[24].IN1
div_clk_count[25] => div_clk_count[25].IN1
div_clk_count[26] => div_clk_count[26].IN1
div_clk_count[27] => div_clk_count[27].IN1
div_clk_count[28] => div_clk_count[28].IN1
div_clk_count[29] => div_clk_count[29].IN1
div_clk_count[30] => div_clk_count[30].IN1
div_clk_count[31] => div_clk_count[31].IN1
Reset => Reset.IN1


|Final_project|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk
inclk => ~NO_FANOUT~
outclk <= <GND>
outclk_not <= <GND>
clk_count[0] => ~NO_FANOUT~
clk_count[1] => ~NO_FANOUT~
clk_count[2] => ~NO_FANOUT~
clk_count[3] => ~NO_FANOUT~
clk_count[4] => ~NO_FANOUT~
clk_count[5] => ~NO_FANOUT~
clk_count[6] => ~NO_FANOUT~
clk_count[7] => ~NO_FANOUT~
clk_count[8] => ~NO_FANOUT~
clk_count[9] => ~NO_FANOUT~
clk_count[10] => ~NO_FANOUT~
clk_count[11] => ~NO_FANOUT~
clk_count[12] => ~NO_FANOUT~
clk_count[13] => ~NO_FANOUT~
clk_count[14] => ~NO_FANOUT~
clk_count[15] => ~NO_FANOUT~
clk_count[16] => ~NO_FANOUT~
clk_count[17] => ~NO_FANOUT~
clk_count[18] => ~NO_FANOUT~
clk_count[19] => ~NO_FANOUT~
clk_count[20] => ~NO_FANOUT~
clk_count[21] => ~NO_FANOUT~
clk_count[22] => ~NO_FANOUT~
clk_count[23] => ~NO_FANOUT~
clk_count[24] => ~NO_FANOUT~
clk_count[25] => ~NO_FANOUT~
clk_count[26] => ~NO_FANOUT~
clk_count[27] => ~NO_FANOUT~
clk_count[28] => ~NO_FANOUT~
clk_count[29] => ~NO_FANOUT~
clk_count[30] => ~NO_FANOUT~
clk_count[31] => ~NO_FANOUT~
Reset => ~NO_FANOUT~


|Final_project|doublesync:key0_doublsync
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|doublesync:key1_doublsync
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|async_trap_and_reset_gen_1_pulse:make_speedup_pulse
async_sig => ~NO_FANOUT~
outclk => ~NO_FANOUT~
out_sync_sig <= <GND>
auto_reset => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Final_project|async_trap_and_reset_gen_1_pulse:make_speedown_pulse
async_sig => ~NO_FANOUT~
outclk => ~NO_FANOUT~
out_sync_sig <= <GND>
auto_reset => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Final_project|doublesync:key2_doublsync
indata => reg1.DATAIN
outdata <= reg2.DB_MAX_OUTPUT_PORT_TYPE
clk => reg2.CLK
clk => reg1.CLK
reset => reg2.ACLR
reset => reg1.ACLR


|Final_project|speed_reg_control:speed_reg_control_inst
clk => ~NO_FANOUT~
up_event => ~NO_FANOUT~
down_event => ~NO_FANOUT~
reset_event => ~NO_FANOUT~
speed_control_val[0] <= <GND>
speed_control_val[1] <= <GND>
speed_control_val[2] <= <GND>
speed_control_val[3] <= <GND>
speed_control_val[4] <= <GND>
speed_control_val[5] <= <GND>
speed_control_val[6] <= <GND>
speed_control_val[7] <= <GND>
speed_control_val[8] <= <GND>
speed_control_val[9] <= <GND>
speed_control_val[10] <= <GND>
speed_control_val[11] <= <GND>
speed_control_val[12] <= <GND>
speed_control_val[13] <= <GND>
speed_control_val[14] <= <GND>
speed_control_val[15] <= <GND>


|Final_project|to_slow_clk_interface:interface_actual_audio_data_right
indata[0] => ~NO_FANOUT~
indata[1] => ~NO_FANOUT~
indata[2] => ~NO_FANOUT~
indata[3] => ~NO_FANOUT~
indata[4] => ~NO_FANOUT~
indata[5] => ~NO_FANOUT~
indata[6] => ~NO_FANOUT~
indata[7] => ~NO_FANOUT~
indata[8] => ~NO_FANOUT~
indata[9] => ~NO_FANOUT~
indata[10] => ~NO_FANOUT~
indata[11] => ~NO_FANOUT~
indata[12] => ~NO_FANOUT~
indata[13] => ~NO_FANOUT~
indata[14] => ~NO_FANOUT~
indata[15] => ~NO_FANOUT~
outdata[0] <= <GND>
outdata[1] <= <GND>
outdata[2] <= <GND>
outdata[3] <= <GND>
outdata[4] <= <GND>
outdata[5] <= <GND>
outdata[6] <= <GND>
outdata[7] <= <GND>
outdata[8] <= <GND>
outdata[9] <= <GND>
outdata[10] <= <GND>
outdata[11] <= <GND>
outdata[12] <= <GND>
outdata[13] <= <GND>
outdata[14] <= <GND>
outdata[15] <= <GND>
inclk => ~NO_FANOUT~
outclk => ~NO_FANOUT~


|Final_project|to_slow_clk_interface:interface_actual_audio_data_left
indata[0] => ~NO_FANOUT~
indata[1] => ~NO_FANOUT~
indata[2] => ~NO_FANOUT~
indata[3] => ~NO_FANOUT~
indata[4] => ~NO_FANOUT~
indata[5] => ~NO_FANOUT~
indata[6] => ~NO_FANOUT~
indata[7] => ~NO_FANOUT~
indata[8] => ~NO_FANOUT~
indata[9] => ~NO_FANOUT~
indata[10] => ~NO_FANOUT~
indata[11] => ~NO_FANOUT~
indata[12] => ~NO_FANOUT~
indata[13] => ~NO_FANOUT~
indata[14] => ~NO_FANOUT~
indata[15] => ~NO_FANOUT~
outdata[0] <= <GND>
outdata[1] <= <GND>
outdata[2] <= <GND>
outdata[3] <= <GND>
outdata[4] <= <GND>
outdata[5] <= <GND>
outdata[6] <= <GND>
outdata[7] <= <GND>
outdata[8] <= <GND>
outdata[9] <= <GND>
outdata[10] <= <GND>
outdata[11] <= <GND>
outdata[12] <= <GND>
outdata[13] <= <GND>
outdata[14] <= <GND>
outdata[15] <= <GND>
inclk => ~NO_FANOUT~
outclk => ~NO_FANOUT~


|Final_project|audio_controller:audio_control
iCLK_50 => ~NO_FANOUT~
iCLK_28 => ~NO_FANOUT~
I2C_SDAT <> <UNC>
oI2C_SCLK <= <GND>
AUD_ADCLRCK <= <GND>
iAUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= <GND>
oAUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
oAUD_XCK <= <GND>
audio_outL[0] => ~NO_FANOUT~
audio_outL[1] => ~NO_FANOUT~
audio_outL[2] => ~NO_FANOUT~
audio_outL[3] => ~NO_FANOUT~
audio_outL[4] => ~NO_FANOUT~
audio_outL[5] => ~NO_FANOUT~
audio_outL[6] => ~NO_FANOUT~
audio_outL[7] => ~NO_FANOUT~
audio_outL[8] => ~NO_FANOUT~
audio_outL[9] => ~NO_FANOUT~
audio_outL[10] => ~NO_FANOUT~
audio_outL[11] => ~NO_FANOUT~
audio_outL[12] => ~NO_FANOUT~
audio_outL[13] => ~NO_FANOUT~
audio_outL[14] => ~NO_FANOUT~
audio_outL[15] => ~NO_FANOUT~
audio_outR[0] => ~NO_FANOUT~
audio_outR[1] => ~NO_FANOUT~
audio_outR[2] => ~NO_FANOUT~
audio_outR[3] => ~NO_FANOUT~
audio_outR[4] => ~NO_FANOUT~
audio_outR[5] => ~NO_FANOUT~
audio_outR[6] => ~NO_FANOUT~
audio_outR[7] => ~NO_FANOUT~
audio_outR[8] => ~NO_FANOUT~
audio_outR[9] => ~NO_FANOUT~
audio_outR[10] => ~NO_FANOUT~
audio_outR[11] => ~NO_FANOUT~
audio_outR[12] => ~NO_FANOUT~
audio_outR[13] => ~NO_FANOUT~
audio_outR[14] => ~NO_FANOUT~
audio_outR[15] => ~NO_FANOUT~
audio_right_clock <= <GND>
audio_left_clock <= <GND>


