INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ulloaroach2/design/test_adc/snapshot_roach2/sysgen/snapshot_roach2_cw.
   vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ulloaroach2/design/test_adc/snapshot_roach2/sysgen/snapshot_roach2.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
