Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_test_behav xil_defaultlib.pipeline_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v" Line 1. Module pipelinedPS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v" Line 1. Module hazardUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v" Line 2. Module ID(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v" Line 1. Module CTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v" Line 1. Module reg_file(DEPTH=16,ADDR=4,WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v" Line 1. Module EX(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v" Line 1. Module MEM(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v" Line 1. Module WB(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/pipelinedPS.v" Line 1. Module pipelinedPS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/hazardUnit.v" Line 1. Module hazardUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/ID.v" Line 2. Module ID(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/CTR.v" Line 1. Module CTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/reg_file.v" Line 1. Module reg_file(DEPTH=16,ADDR=4,WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/EX.v" Line 1. Module EX(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/MEM.v" Line 1. Module MEM(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/cad_project/16-bit-Pipelined-processor/src/WB.v" Line 1. Module WB(CV_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardUnit
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.CTR
Compiling module xil_defaultlib.ID(CV_WIDTH=10)
Compiling module xil_defaultlib.reg_file(DEPTH=16,ADDR=4,WIDTH=1...
Compiling module xil_defaultlib.EX(CV_WIDTH=10)
Compiling module xil_defaultlib.MEM(CV_WIDTH=10)
Compiling module xil_defaultlib.WB(CV_WIDTH=10)
Compiling module xil_defaultlib.pipelinedPS
Compiling module xil_defaultlib.pipeline_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_test_behav
