// Seed: 1452845045
module module_0;
  logic [-1 : ""] id_1;
  ;
  assign module_1.id_1 = 0;
  logic [7:0] id_2;
  assign module_2.id_0  = 0;
  assign id_2[-1|-1'b0] = id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  string id_4 = "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
