[Scintilla]
Verilog\style0\color=B7975D
Verilog\style0\eolfill=false
Verilog\style0\font=Consolas, 12, 0, 0, 0
Verilog\style0\paper=2B0F01
Verilog\style1\color=208008
Verilog\style1\eolfill=false
Verilog\style1\font=Consolas, 12, 0, 0, 0
Verilog\style1\paper=2B0F01
Verilog\style2\color=208008
Verilog\style2\eolfill=false
Verilog\style2\font=Consolas, 12, 0, 0, 0
Verilog\style2\paper=2B0F01
Verilog\style3\color=208008
Verilog\style3\eolfill=false
Verilog\style3\font=Consolas, 12, 0, 0, 0
Verilog\style3\paper=2B0F01
Verilog\style4\color=AFA7D6
Verilog\style4\eolfill=false
Verilog\style4\font=Consolas, 12, 0, 0, 0
Verilog\style4\paper=2B0F01
Verilog\style5\color=4AD231
Verilog\style5\eolfill=false
Verilog\style5\font=Consolas, 12, 0, 0, 0
Verilog\style5\paper=2B0F01
Verilog\style6\color=BCBB80
Verilog\style6\eolfill=false
Verilog\style6\font=Consolas, 12, 0, 0, 0
Verilog\style6\paper=2B0F01
Verilog\style7\color=7578DB
Verilog\style7\eolfill=false
Verilog\style7\font=Consolas, 12, 0, 0, 0
Verilog\style7\paper=2B0F01
Verilog\style9\color=C11418
Verilog\style9\eolfill=false
Verilog\style9\font=Consolas, 12, 0, 0, 0
Verilog\style9\paper=2B0F01
Verilog\style10\color=D6C479
Verilog\style10\eolfill=false
Verilog\style10\font=Consolas, 12, 0, 0, 0
Verilog\style10\paper=2B0F01
Verilog\style11\color=CFBA28
Verilog\style11\eolfill=false
Verilog\style11\font=Consolas, 12, 0, 0, 0
Verilog\style11\paper=2B0F01
Verilog\style12\color=208008
Verilog\style12\eolfill=false
Verilog\style12\font=Consolas, 12, 0, 0, 0
Verilog\style12\paper=2B0F01
Verilog\style19\color=B7975D
Verilog\style19\eolfill=false
Verilog\style19\font=Consolas, 12, 0, 0, 0
Verilog\style19\paper=2B0F01
Verilog\defaultcolor=B7975D
Verilog\defaultpaper=2B0F01
Verilog\defaultfont=Consolas, 12, 0, 0, 0
Verilog\autoindentstyle=-1